var searchIndex = {};
searchIndex["aligned"] = {"doc":"Statically allocated arrays with guaranteed memory alignments","items":[[3,"Aligned","aligned","An `ARRAY` aligned to `mem::align_of::<ALIGNMENT>()` bytes",null,null],[12,"array","","The array",0,null],[5,"Aligned","","`Aligned` constructor",null,{"i":[{"n":"array"}],"o":{"n":"aligned"}}],[8,"Alignment","","IMPLEMENTATION DETAIL",null,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null],[11,"deref","","",0,null],[11,"deref_mut","","",0,null],[11,"index","","",0,null],[11,"index_mut","","",0,null]],"paths":[[3,"Aligned"]]};
searchIndex["bare_metal"] = {"doc":"Abstractions common to bare metal systems","items":[[3,"Peripheral","bare_metal","A peripheral",null,null],[3,"CriticalSection","","Critical section token",null,null],[3,"Mutex","","A \"mutex\" based on critical sections",null,null],[8,"Nr","","Interrupt number",null,null],[10,"nr","","Returns the number associated with an interrupt",0,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"fmt","","",1,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"new","","Creates a new peripheral",1,{"i":[{"n":"usize"}],"o":{"n":"self"}}],[11,"borrow","","Borrows the peripheral for the duration of a critical section",1,{"i":[{"n":"self"},{"n":"criticalsection"}],"o":{"n":"t"}}],[11,"get","","Returns a pointer to the register block",1,null],[11,"new","","Creates a critical section token",2,{"o":{"n":"self"}}],[11,"new","","Creates a new mutex",3,{"i":[{"n":"t"}],"o":{"n":"self"}}],[11,"borrow","","Borrows the data for the duration of the critical section",3,{"i":[{"n":"self"},{"n":"criticalsection"}],"o":{"n":"t"}}]],"paths":[[8,"Nr"],[3,"Peripheral"],[3,"CriticalSection"],[3,"Mutex"]]};
searchIndex["cortex_m"] = {"doc":"Low level access to Cortex-M processors","items":[[0,"asm","cortex_m","Miscellaneous assembly instructions",null,null],[5,"bkpt","cortex_m::asm","Puts the processor in Debug state. Debuggers can pick this up as a \"breakpoint\".",null,{}],[5,"delay","","Blocks the program for at least `n` instruction cycles",null,{"i":[{"n":"u32"}]}],[5,"nop","","A no-operation. Useful to prevent delay loops from being optimized away.",null,{}],[5,"wfe","","Wait For Event",null,{}],[5,"wfi","","Wait For Interrupt",null,{}],[5,"sev","","Send Event",null,{}],[5,"isb","","Instruction Synchronization Barrier",null,{}],[5,"dsb","","Data Synchronization Barrier",null,{}],[5,"dmb","","Data Memory Barrier",null,{}],[0,"interrupt","cortex_m","Interrupts",null,null],[3,"CriticalSection","cortex_m::interrupt","Critical section token",null,null],[3,"Mutex","","A \"mutex\" based on critical sections",null,null],[8,"Nr","","Interrupt number",null,null],[10,"nr","","Returns the number associated with an interrupt",0,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[5,"disable","","Disables all interrupts",null,{}],[5,"enable","","Enables all the interrupts",null,{}],[5,"free","","Execute closure `f` in an interrupt-free context.",null,{"i":[{"n":"f"}],"o":{"n":"r"}}],[0,"itm","cortex_m","Instrumentation Trace Macrocell",null,null],[5,"write_all","cortex_m::itm","Writes a `buffer` to the ITM `port`",null,null],[5,"write_aligned","","Writes a 4-byte aligned `buffer` to the ITM `port`",null,{"i":[{"n":"stim"},{"n":"aligned"}]}],[5,"write_fmt","","Writes `fmt::Arguments` to the ITM `port`",null,{"i":[{"n":"stim"},{"n":"arguments"}]}],[5,"write_str","","Writes a string to the ITM `port`",null,{"i":[{"n":"stim"},{"n":"str"}]}],[0,"peripheral","cortex_m","Core peripherals",null,null],[3,"Peripherals","cortex_m::peripheral","Core peripherals",null,null],[12,"CBP","","Cache and branch predictor maintenance operations (not present on Cortex-M0 variants)",1,null],[12,"CPUID","","CPUID",1,null],[12,"DCB","","Debug Control Block",1,null],[12,"DWT","","Data Watchpoint and Trace unit",1,null],[12,"FPB","","Flash Patch and Breakpoint unit (not present on Cortex-M0 variants)",1,null],[12,"FPU","","Floating Point Unit (only present on `thumbv7em-none-eabihf`)",1,null],[12,"ITM","","Instrumentation Trace Macrocell (not present on Cortex-M0 variants)",1,null],[12,"MPU","","Memory Protection Unit",1,null],[12,"NVIC","","Nested Vector Interrupt Controller",1,null],[12,"SCB","","System Control Block",1,null],[12,"SYST","","SysTick: System Timer",1,null],[12,"TPIU","","Trace Port Interface Unit (not present on Cortex-M0 variants)",1,null],[3,"CBP","","Cache and branch predictor maintenance operations",null,null],[3,"CPUID","","CPUID",null,null],[3,"DCB","","Debug Control Block",null,null],[3,"DWT","","Data Watchpoint and Trace unit",null,null],[3,"FPB","","Flash Patch and Breakpoint unit",null,null],[3,"FPU","","Floating Point Unit",null,null],[3,"ITM","","Instrumentation Trace Macrocell",null,null],[3,"MPU","","Memory Protection Unit",null,null],[3,"NVIC","","Nested Vector Interrupt Controller",null,null],[3,"SCB","","System Control Block",null,null],[3,"SYST","","SysTick: System Timer",null,null],[3,"TPIU","","Trace Port Interface Unit",null,null],[0,"cbp","","Cache and branch predictor maintenance operations",null,null],[3,"RegisterBlock","cortex_m::peripheral::cbp","Register block",null,null],[12,"iciallu","","I-cache invalidate all to PoU",2,null],[12,"icimvau","","I-cache invalidate by MVA to PoU",2,null],[12,"dcimvac","","D-cache invalidate by MVA to PoC",2,null],[12,"dcisw","","D-cache invalidate by set-way",2,null],[12,"dccmvau","","D-cache clean by MVA to PoU",2,null],[12,"dccmvac","","D-cache clean by MVA to PoC",2,null],[12,"dccsw","","D-cache clean by set-way",2,null],[12,"dccimvac","","D-cache clean and invalidate by MVA to PoC",2,null],[12,"dccisw","","D-cache clean and invalidate by set-way",2,null],[12,"bpiall","","Branch predictor invalidate all",2,null],[11,"iciallu","cortex_m::peripheral","I-cache invalidate all to PoU",3,{"i":[{"n":"self"}]}],[11,"icimvau","","I-cache invalidate by MVA to PoU",3,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"dcimvac","","D-cache invalidate by MVA to PoC",3,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"dcisw","","D-cache invalidate by set-way",3,{"i":[{"n":"self"},{"n":"u16"},{"n":"u16"}]}],[11,"dccmvau","","D-cache clean by MVA to PoU",3,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"dccmvac","","D-cache clean by MVA to PoC",3,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"dccsw","","D-cache clean by set-way",3,{"i":[{"n":"self"},{"n":"u16"},{"n":"u16"}]}],[11,"dccimvac","","D-cache clean and invalidate by MVA to PoC",3,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"dccisw","","D-cache clean and invalidate by set-way",3,{"i":[{"n":"self"},{"n":"u16"},{"n":"u16"}]}],[11,"bpiall","","Branch predictor invalidate all",3,{"i":[{"n":"self"}]}],[0,"cpuid","","CPUID",null,null],[3,"RegisterBlock","cortex_m::peripheral::cpuid","Register block",null,null],[12,"base","","CPUID base",4,null],[12,"pfr","","Processor Feature (not present on Cortex-M0 variants)",4,null],[12,"dfr","","Debug Feature (not present on Cortex-M0 variants)",4,null],[12,"afr","","Auxiliary Feature (not present on Cortex-M0 variants)",4,null],[12,"mmfr","","Memory Model Feature (not present on Cortex-M0 variants)",4,null],[12,"isar","","Instruction Set Attribute (not present on Cortex-M0 variants)",4,null],[12,"clidr","","Cache Level ID (only present on Cortex-M7)",4,null],[12,"ctr","","Cache Type (only present on Cortex-M7)",4,null],[12,"ccsidr","","Cache Size ID (only present on Cortex-M7)",4,null],[12,"csselr","","Cache Size Selection (only present on Cortex-M7)",4,null],[4,"CsselrCacheType","","Type of cache to select on CSSELR writes.",null,null],[13,"DataOrUnified","","Select DCache or unified cache",5,null],[13,"Instruction","","Select ICache",5,null],[11,"select_cache","cortex_m::peripheral","Selects the current CCSIDR",6,{"i":[{"n":"self"},{"n":"u8"},{"n":"csselrcachetype"}]}],[11,"cache_num_sets_ways","","Returns the number of sets and ways in the selected cache",6,null],[0,"dcb","","Debug Control Block",null,null],[3,"RegisterBlock","cortex_m::peripheral::dcb","Register block",null,null],[12,"dhcsr","","Debug Halting Control and Status",7,null],[12,"dcrsr","","Debug Core Register Selector",7,null],[12,"dcrdr","","Debug Core Register Data",7,null],[12,"demcr","","Debug Exception and Monitor Control",7,null],[0,"dwt","cortex_m::peripheral","Data Watchpoint and Trace unit",null,null],[3,"RegisterBlock","cortex_m::peripheral::dwt","Register block",null,null],[12,"ctrl","","Control",8,null],[12,"cyccnt","","Cycle Count",8,null],[12,"cpicnt","","CPI Count",8,null],[12,"exccnt","","Exception Overhead Count",8,null],[12,"sleepcnt","","Sleep Count",8,null],[12,"lsucnt","","LSU Count",8,null],[12,"foldcnt","","Folded-instruction Count",8,null],[12,"pcsr","","Program Counter Sample",8,null],[12,"c","","Comparators",8,null],[12,"lar","","Lock Access",8,null],[12,"lsr","","Lock Status",8,null],[3,"Comparator","","Comparator",null,null],[12,"comp","","Comparator",9,null],[12,"mask","","Comparator Mask",9,null],[12,"function","","Comparator Function",9,null],[11,"enable_cycle_counter","cortex_m::peripheral","Enables the cycle counter",10,{"i":[{"n":"self"}]}],[11,"get_cycle_count","","Returns the current clock cycle count",10,{"o":{"n":"u32"}}],[0,"fpb","","Flash Patch and Breakpoint unit",null,null],[3,"RegisterBlock","cortex_m::peripheral::fpb","Register block",null,null],[12,"ctrl","","Control",11,null],[12,"remap","","Remap",11,null],[12,"comp","","Comparator",11,null],[12,"lar","","Lock Access",11,null],[12,"lsr","","Lock Status",11,null],[0,"itm","cortex_m::peripheral","Instrumentation Trace Macrocell",null,null],[3,"RegisterBlock","cortex_m::peripheral::itm","Register block",null,null],[12,"stim","","Stimulus Port",12,null],[12,"ter","","Trace Enable",12,null],[12,"tpr","","Trace Privilege",12,null],[12,"tcr","","Trace Control",12,null],[12,"lar","","Lock Access",12,null],[12,"lsr","","Lock Status",12,null],[3,"Stim","","Stimulus Port",null,null],[11,"write_u8","","Writes an `u8` payload into the stimulus port",13,{"i":[{"n":"self"},{"n":"u8"}]}],[11,"write_u16","","Writes an `u16` payload into the stimulus port",13,{"i":[{"n":"self"},{"n":"u16"}]}],[11,"write_u32","","Writes an `u32` payload into the stimulus port",13,{"i":[{"n":"self"},{"n":"u32"}]}],[11,"is_fifo_ready","","Returns `true` if the stimulus port is ready to accept more data",13,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[0,"mpu","cortex_m::peripheral","Memory Protection Unit",null,null],[3,"RegisterBlock","cortex_m::peripheral::mpu","Register block",null,null],[12,"_type","","Type",14,null],[12,"ctrl","","Control",14,null],[12,"rnr","","Region Number",14,null],[12,"rbar","","Region Base Address",14,null],[12,"rasr","","Region Attribute and Size",14,null],[12,"rbar_a1","","Alias 1 of RBAR",14,null],[12,"rsar_a1","","Alias 1 of RSAR",14,null],[12,"rbar_a2","","Alias 2 of RBAR",14,null],[12,"rsar_a2","","Alias 2 of RSAR",14,null],[12,"rbar_a3","","Alias 3 of RBAR",14,null],[12,"rsar_a3","","Alias 3 of RSAR",14,null],[0,"nvic","cortex_m::peripheral","Nested Vector Interrupt Controller",null,null],[3,"RegisterBlock","cortex_m::peripheral::nvic","Register block",null,null],[12,"iser","","Interrupt Set-Enable",15,null],[12,"icer","","Interrupt Clear-Enable",15,null],[12,"ispr","","Interrupt Set-Pending",15,null],[12,"icpr","","Interrupt Clear-Pending",15,null],[12,"iabr","","Interrupt Active Bit (not present on Cortex-M0 variants)",15,null],[12,"ipr","","Interrupt Priority",15,null],[11,"clear_pending","cortex_m::peripheral","Clears `interrupt`'s pending state",16,{"i":[{"n":"self"},{"n":"i"}]}],[11,"disable","","Disables `interrupt`",16,{"i":[{"n":"self"},{"n":"i"}]}],[11,"enable","","Enables `interrupt`",16,{"i":[{"n":"self"},{"n":"i"}]}],[11,"get_priority","","Returns the NVIC priority of `interrupt`",16,{"i":[{"n":"i"}],"o":{"n":"u8"}}],[11,"is_active","","Is `interrupt` active or pre-empted and stacked",16,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if `interrupt` is enabled",16,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"is_pending","","Checks if `interrupt` is pending",16,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"set_pending","","Forces `interrupt` into pending state",16,{"i":[{"n":"self"},{"n":"i"}]}],[11,"set_priority","","Sets the \"priority\" of `interrupt` to `prio`",16,{"i":[{"n":"self"},{"n":"i"},{"n":"u8"}]}],[0,"scb","","System Control Block",null,null],[3,"RegisterBlock","cortex_m::peripheral::scb","Register block",null,null],[12,"icsr","","Interrupt Control and State",17,null],[12,"vtor","","Vector Table Offset (not present on Cortex-M0 variants)",17,null],[12,"aircr","","Application Interrupt and Reset Control",17,null],[12,"scr","","System Control",17,null],[12,"ccr","","Configuration and Control",17,null],[12,"shpr","","System Handler Priority (word accessible only on Cortex-M0 variants)",17,null],[12,"shcrs","","System Handler Control and State",17,null],[12,"cfsr","","Configurable Fault Status (not present on Cortex-M0 variants)",17,null],[12,"hfsr","","HardFault Status (not present on Cortex-M0 variants)",17,null],[12,"dfsr","","Debug Fault Status (not present on Cortex-M0 variants)",17,null],[12,"mmfar","","MemManage Fault Address (not present on Cortex-M0 variants)",17,null],[12,"bfar","","BusFault Address (not present on Cortex-M0 variants)",17,null],[12,"afsr","","Auxiliary Fault Status (not present on Cortex-M0 variants)",17,null],[12,"cpacr","","Coprocessor Access Control (not present on Cortex-M0 variants)",17,null],[4,"Exception","","Processor core exceptions (internal interrupts)",null,null],[13,"NonMaskableInt","","Non maskable interrupt",18,null],[13,"HardFault","","Hard fault interrupt",18,null],[13,"MemoryManagement","","Memory management interrupt (not present on Cortex-M0 variants)",18,null],[13,"BusFault","","Bus fault interrupt (not present on Cortex-M0 variants)",18,null],[13,"UsageFault","","Usage fault interrupt (not present on Cortex-M0 variants)",18,null],[13,"SVCall","","SV call interrupt",18,null],[13,"DebugMonitor","","Debug monitor interrupt (not present on Cortex-M0 variants)",18,null],[13,"PendSV","","Pend SV interrupt",18,null],[13,"SysTick","","System Tick interrupt",18,null],[4,"VectActive","","Active exception number",null,null],[13,"ThreadMode","","Thread mode",19,null],[13,"Exception","","Processor core exception (internal interrupts)",19,null],[13,"Interrupt","","Device specific exception (external interrupts)",19,null],[12,"irqn","cortex_m::peripheral::scb::VectActive","Interrupt number. This number is always within half open range `[0, 240)`",19,null],[11,"vect_active","cortex_m::peripheral","Returns the active exception number",20,{"o":{"n":"vectactive"}}],[11,"clone","cortex_m::peripheral::scb","",18,{"i":[{"n":"self"}],"o":{"n":"exception"}}],[11,"fmt","","",18,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",18,{"i":[{"n":"self"},{"n":"exception"}],"o":{"n":"bool"}}],[11,"irqn","","Returns the IRQ number of this `Exception`",18,{"i":[{"n":"self"}],"o":{"n":"i8"}}],[11,"clone","","",19,{"i":[{"n":"self"}],"o":{"n":"vectactive"}}],[11,"fmt","","",19,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",19,{"i":[{"n":"self"},{"n":"vectactive"}],"o":{"n":"bool"}}],[11,"ne","","",19,{"i":[{"n":"self"},{"n":"vectactive"}],"o":{"n":"bool"}}],[11,"from","","Converts a `byte` into `VectActive`",19,{"i":[{"n":"u8"}],"o":{"n":"option"}}],[11,"enable_icache","cortex_m::peripheral","Enables I-Cache if currently disabled",20,{"i":[{"n":"self"}]}],[11,"disable_icache","","Disables I-Cache if currently enabled",20,{"i":[{"n":"self"}]}],[11,"icache_enabled","","Returns whether the I-Cache is currently enabled",20,{"o":{"n":"bool"}}],[11,"invalidate_icache","","Invalidates I-Cache",20,{"i":[{"n":"self"}]}],[11,"enable_dcache","","Enables D-cache if currently disabled",20,{"i":[{"n":"self"},{"n":"cpuid"}]}],[11,"disable_dcache","","Disables D-cache if currently enabled",20,{"i":[{"n":"self"},{"n":"cpuid"}]}],[11,"dcache_enabled","","Returns whether the D-Cache is currently enabled",20,{"o":{"n":"bool"}}],[11,"clean_dcache","","Cleans D-cache",20,{"i":[{"n":"self"},{"n":"cpuid"}]}],[11,"clean_invalidate_dcache","","Cleans and invalidates D-cache",20,{"i":[{"n":"self"},{"n":"cpuid"}]}],[11,"invalidate_dcache_by_address","","Invalidates D-cache by address",20,{"i":[{"n":"self"},{"n":"usize"},{"n":"usize"}]}],[11,"clean_dcache_by_address","","Cleans D-cache by address",20,{"i":[{"n":"self"},{"n":"usize"},{"n":"usize"}]}],[11,"clean_invalidate_dcache_by_address","","Cleans and invalidates D-cache by address",20,{"i":[{"n":"self"},{"n":"usize"},{"n":"usize"}]}],[11,"set_sleepdeep","","Set the SLEEPDEEP bit in the SCR register",20,{"i":[{"n":"self"}]}],[11,"clear_sleepdeep","","Clear the SLEEPDEEP bit in the SCR register",20,{"i":[{"n":"self"}]}],[0,"syst","","SysTick: System Timer",null,null],[3,"RegisterBlock","cortex_m::peripheral::syst","Register block",null,null],[12,"csr","","Control and Status",21,null],[12,"rvr","","Reload Value",21,null],[12,"cvr","","Current Value",21,null],[12,"calib","","Calibration Value",21,null],[4,"SystClkSource","","SysTick clock source",null,null],[13,"Core","","Core-provided clock",22,null],[13,"External","","External reference clock",22,null],[11,"clone","","",22,{"i":[{"n":"self"}],"o":{"n":"systclksource"}}],[11,"fmt","","",22,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"clear_current","cortex_m::peripheral","Clears current value to 0",23,{"i":[{"n":"self"}]}],[11,"disable_counter","","Disables counter",23,{"i":[{"n":"self"}]}],[11,"disable_interrupt","","Disables SysTick interrupt",23,{"i":[{"n":"self"}]}],[11,"enable_counter","","Enables counter",23,{"i":[{"n":"self"}]}],[11,"enable_interrupt","","Enables SysTick interrupt",23,{"i":[{"n":"self"}]}],[11,"get_clock_source","","Gets clock source",23,{"i":[{"n":"self"}],"o":{"n":"systclksource"}}],[11,"get_current","","Gets current value",23,{"o":{"n":"u32"}}],[11,"get_reload","","Gets reload value",23,{"o":{"n":"u32"}}],[11,"get_ticks_per_10ms","","Returns the reload value with which the counter would wrap once per 10 ms",23,{"o":{"n":"u32"}}],[11,"has_reference_clock","","Checks if an external reference clock is available",23,{"o":{"n":"bool"}}],[11,"has_wrapped","","Checks if the counter wrapped (underflowed) since the last check",23,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_counter_enabled","","Checks if counter is enabled",23,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt_enabled","","Checks if SysTick interrupt is enabled",23,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_precise","","Checks if the calibration value is precise",23,{"o":{"n":"bool"}}],[11,"set_clock_source","","Sets clock source",23,{"i":[{"n":"self"},{"n":"systclksource"}]}],[11,"set_reload","","Sets reload value",23,{"i":[{"n":"self"},{"n":"u32"}]}],[0,"tpiu","","Trace Port Interface Unit;",null,null],[3,"RegisterBlock","cortex_m::peripheral::tpiu","Register block",null,null],[12,"sspsr","","Supported Parallel Port Sizes",24,null],[12,"cspsr","","Current Parallel Port Size",24,null],[12,"acpr","","Asynchronous Clock Prescaler",24,null],[12,"sppr","","Selected Pin Control",24,null],[12,"ffcr","","Formatter and Flush Control",24,null],[12,"lar","","Lock Access",24,null],[12,"lsr","","Lock Status",24,null],[12,"_type","","TPIU Type",24,null],[11,"take","cortex_m::peripheral","Returns all the core peripherals once",1,{"o":{"n":"option"}}],[11,"steal","","Unchecked version of `Peripherals::take`",1,{"o":{"n":"self"}}],[11,"ptr","","Returns a pointer to the register block",3,null],[11,"deref","","",3,null],[11,"ptr","","Returns a pointer to the register block",6,null],[11,"deref","","",6,null],[11,"ptr","","Returns a pointer to the register block",25,null],[11,"deref","","",25,null],[11,"ptr","","Returns a pointer to the register block",10,null],[11,"deref","","",10,null],[11,"ptr","","Returns a pointer to the register block",26,null],[11,"deref","","",26,null],[11,"ptr","","Returns a pointer to the register block",27,null],[11,"deref","","",27,null],[11,"deref_mut","","",27,null],[11,"ptr","","Returns a pointer to the register block",28,null],[11,"deref","","",28,null],[11,"ptr","","Returns a pointer to the register block",16,null],[11,"deref","","",16,null],[11,"ptr","","Returns a pointer to the register block",20,null],[11,"deref","","",20,null],[11,"ptr","","Returns a pointer to the register block",23,null],[11,"deref","","",23,null],[11,"ptr","","Returns a pointer to the register block",29,null],[11,"deref","","",29,null],[0,"register","cortex_m","Processor core registers",null,null],[0,"basepri","cortex_m::register","Base Priority Mask Register",null,null],[5,"read","cortex_m::register::basepri","Reads the CPU register",null,{"o":{"n":"u8"}}],[5,"write","","Writes to the CPU register",null,{"i":[{"n":"u8"}]}],[0,"basepri_max","cortex_m::register","Base Priority Mask Register (conditional write)",null,null],[5,"write","cortex_m::register::basepri_max","Writes to BASEPRI if",null,{"i":[{"n":"u8"}]}],[0,"control","cortex_m::register","Control register",null,null],[3,"Control","cortex_m::register::control","Control register",null,null],[4,"Npriv","","Thread mode privilege level",null,null],[13,"Privileged","","Privileged",30,null],[13,"Unprivileged","","Unprivileged",30,null],[4,"Spsel","","Currently active stack pointer",null,null],[13,"Msp","","MSP is the current stack pointer",31,null],[13,"Psp","","PSP is the current stack pointer",31,null],[4,"Fpca","","Whether context floating-point is currently active",null,null],[13,"Active","","Floating-point context active.",32,null],[13,"NotActive","","No floating-point context active",32,null],[5,"read","","Reads the CPU register",null,{"o":{"n":"control"}}],[11,"clone","","",33,{"i":[{"n":"self"}],"o":{"n":"control"}}],[11,"fmt","","",33,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"bits","","Returns the contents of the register as raw bits",33,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"npriv","","Thread mode privilege level",33,{"i":[{"n":"self"}],"o":{"n":"npriv"}}],[11,"spsel","","Currently active stack pointer",33,{"i":[{"n":"self"}],"o":{"n":"spsel"}}],[11,"fpca","","Whether context floating-point is currently active",33,{"i":[{"n":"self"}],"o":{"n":"fpca"}}],[11,"clone","","",30,{"i":[{"n":"self"}],"o":{"n":"npriv"}}],[11,"fmt","","",30,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",30,{"i":[{"n":"self"},{"n":"npriv"}],"o":{"n":"bool"}}],[11,"is_privileged","","Is in privileged thread mode?",30,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_unprivileged","","Is in unprivileged thread mode?",30,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",31,{"i":[{"n":"self"}],"o":{"n":"spsel"}}],[11,"fmt","","",31,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",31,{"i":[{"n":"self"},{"n":"spsel"}],"o":{"n":"bool"}}],[11,"is_msp","","Is MSP the current stack pointer?",31,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_psp","","Is PSP the current stack pointer?",31,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",32,{"i":[{"n":"self"}],"o":{"n":"fpca"}}],[11,"fmt","","",32,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",32,{"i":[{"n":"self"},{"n":"fpca"}],"o":{"n":"bool"}}],[11,"is_active","","Is a floating-point context active?",32,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_not_active","","Is a floating-point context not active?",32,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[0,"faultmask","cortex_m::register","Fault Mask Register",null,null],[4,"Faultmask","cortex_m::register::faultmask","All exceptions are ...",null,null],[13,"Active","","Active",34,null],[13,"Inactive","","Inactive, expect for NMI",34,null],[5,"read","","Reads the CPU register",null,{"o":{"n":"faultmask"}}],[11,"clone","","",34,{"i":[{"n":"self"}],"o":{"n":"faultmask"}}],[11,"fmt","","",34,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",34,{"i":[{"n":"self"},{"n":"faultmask"}],"o":{"n":"bool"}}],[11,"is_active","","All exceptions are active",34,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_inactive","","All exceptions, except for NMI, are inactive",34,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[0,"msp","cortex_m::register","Main Stack Pointer",null,null],[5,"read","cortex_m::register::msp","Reads the CPU register",null,{"o":{"n":"u32"}}],[5,"write","","Writes `bits` to the CPU register",null,{"i":[{"n":"u32"}]}],[0,"primask","cortex_m::register","Priority mask register",null,null],[4,"Primask","cortex_m::register::primask","All exceptions with configurable priority are ...",null,null],[13,"Active","","Active",35,null],[13,"Inactive","","Inactive",35,null],[5,"read","","Reads the CPU register",null,{"o":{"n":"primask"}}],[11,"clone","","",35,{"i":[{"n":"self"}],"o":{"n":"primask"}}],[11,"fmt","","",35,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",35,{"i":[{"n":"self"},{"n":"primask"}],"o":{"n":"bool"}}],[11,"is_active","","All exceptions with configurable priority are active",35,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_inactive","","All exceptions with configurable priority are inactive",35,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[0,"psp","cortex_m::register","Process Stack Pointer",null,null],[5,"read","cortex_m::register::psp","Reads the CPU register",null,{"o":{"n":"u32"}}],[5,"write","","Writes `bits` to the CPU register",null,{"i":[{"n":"u32"}]}],[14,"iprint","cortex_m","Macro for sending a formatted string through an ITM channel",null,null],[14,"iprintln","","Macro for sending a formatted string through an ITM channel, with a newline.",null,null],[14,"singleton","","Macro to create a mutable reference to a statically allocated value",null,null],[11,"new","cortex_m::interrupt","Creates a critical section token",36,{"o":{"n":"criticalsection"}}],[11,"new","","Creates a new mutex",37,{"i":[{"n":"t"}],"o":{"n":"mutex"}}],[11,"borrow","","Borrows the data for the duration of the critical section",37,{"i":[{"n":"self"},{"n":"criticalsection"}],"o":{"n":"t"}}]],"paths":[[8,"Nr"],[3,"Peripherals"],[3,"RegisterBlock"],[3,"CBP"],[3,"RegisterBlock"],[4,"CsselrCacheType"],[3,"CPUID"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Comparator"],[3,"DWT"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Stim"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"NVIC"],[3,"RegisterBlock"],[4,"Exception"],[4,"VectActive"],[3,"SCB"],[3,"RegisterBlock"],[4,"SystClkSource"],[3,"SYST"],[3,"RegisterBlock"],[3,"DCB"],[3,"FPB"],[3,"ITM"],[3,"MPU"],[3,"TPIU"],[4,"Npriv"],[4,"Spsel"],[4,"Fpca"],[3,"Control"],[4,"Faultmask"],[4,"Primask"],[3,"CriticalSection"],[3,"Mutex"]]};
searchIndex["cortex_m_rt"] = {"doc":"Minimal startup / runtime for Cortex-M microcontrollers","items":[[3,"ExceptionFrame","cortex_m_rt","Registers stacked (pushed into the stack) during an exception",null,null],[12,"r0","","(General purpose) Register 0",0,null],[12,"r1","","(General purpose) Register 1",0,null],[12,"r2","","(General purpose) Register 2",0,null],[12,"r3","","(General purpose) Register 3",0,null],[12,"r12","","(General purpose) Register 12",0,null],[12,"lr","","Linker Register",0,null],[12,"pc","","Program Counter",0,null],[12,"xpsr","","Program Status Register",0,null],[5,"heap_start","","Returns a pointer to the start of the heap",null,null],[11,"clone","","",0,{"i":[{"n":"self"}],"o":{"n":"exceptionframe"}}],[11,"fmt","","",0,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[14,"entry","","Macro to define the entry point of the program",null,null],[14,"exception","","Macro to set or override a processor core exception handler",null,null]],"paths":[[3,"ExceptionFrame"]]};
searchIndex["embedded_hal"] = {"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","items":[[0,"blocking","embedded_hal","Blocking API",null,null],[0,"delay","embedded_hal::blocking","Delays",null,null],[8,"DelayMs","embedded_hal::blocking::delay","Millisecond delay",null,null],[10,"delay_ms","","Pauses execution for `ms` milliseconds",0,{"i":[{"n":"self"},{"n":"uxx"}]}],[8,"DelayUs","","Microsecond delay",null,null],[10,"delay_us","","Pauses execution for `us` microseconds",1,{"i":[{"n":"self"},{"n":"uxx"}]}],[0,"i2c","embedded_hal::blocking","Blocking I2C API",null,null],[8,"Read","embedded_hal::blocking::i2c","Blocking read",null,null],[16,"Error","","Error type",2,null],[10,"read","","Reads enough bytes from slave with `address` to fill `buffer`",2,null],[8,"Write","","Blocking write",null,null],[16,"Error","","Error type",3,null],[10,"write","","Sends bytes to slave with address `addr`",3,null],[8,"WriteRead","","Blocking write + read",null,null],[16,"Error","","Error type",4,null],[10,"write_read","","Sends bytes to slave with address `addr` and then reads enough bytes to fill `buffer` in a single transaction",4,null],[0,"serial","embedded_hal::blocking","Blocking serial API",null,null],[0,"write","embedded_hal::blocking::serial","Blocking serial write",null,null],[8,"Default","embedded_hal::blocking::serial::write","Marker trait to opt into default blocking write implementation",null,null],[8,"Write","embedded_hal::blocking::serial","Write half of a serial interface (blocking variant)",null,null],[16,"Error","","The type of error that can occur when writing",5,null],[10,"bwrite_all","","Writes a slice, blocking until everything has been written",5,null],[10,"bflush","","Block until the serial interface has sent all buffered words",5,{"i":[{"n":"self"}],"o":{"n":"result"}}],[0,"spi","embedded_hal::blocking","Blocking SPI API",null,null],[0,"transfer","embedded_hal::blocking::spi","Blocking transfer",null,null],[8,"Default","embedded_hal::blocking::spi::transfer","Default implementation of `blocking::spi::Transfer<W>` for implementers of `spi::FullDuplex<W>`",null,null],[0,"write","embedded_hal::blocking::spi","Blocking write",null,null],[8,"Default","embedded_hal::blocking::spi::write","Default implementation of `blocking::spi::Write<W>` for implementers of `spi::FullDuplex<W>`",null,null],[8,"Transfer","embedded_hal::blocking::spi","Blocking transfer",null,null],[16,"Error","","Error type",6,null],[10,"transfer","","Sends `words` to the slave. Returns the `words` received from the slave",6,null],[8,"Write","","Blocking write",null,null],[16,"Error","","Error type",7,null],[10,"write","","Sends `words` to the slave, ignoring all the incoming words",7,null],[0,"rng","embedded_hal::blocking","Blocking hardware random number generator",null,null],[0,"digital","embedded_hal","Digital I/O",null,null],[8,"OutputPin","embedded_hal::digital","Single digital push-pull output pin",null,null],[10,"set_low","","Drives the pin low",8,{"i":[{"n":"self"}]}],[10,"set_high","","Drives the pin high",8,{"i":[{"n":"self"}]}],[0,"prelude","embedded_hal","The prelude is a collection of all the traits in this crate",null,null],[0,"serial","","Serial interface",null,null],[8,"Read","embedded_hal::serial","Read half of a serial interface",null,null],[16,"Error","","Read error",9,null],[10,"read","","Reads a single word from the serial interface",9,{"i":[{"n":"self"}],"o":{"n":"result"}}],[8,"Write","","Write half of a serial interface",null,null],[16,"Error","","Write error",10,null],[10,"write","","Writes a single word to the serial interface",10,{"i":[{"n":"self"},{"n":"word"}],"o":{"n":"result"}}],[10,"flush","","Ensures that none of the previously written words are still buffered",10,{"i":[{"n":"self"}],"o":{"n":"result"}}],[0,"spi","embedded_hal","Serial Peripheral Interface",null,null],[3,"Mode","embedded_hal::spi","SPI mode",null,null],[12,"polarity","","Clock polarity",11,null],[12,"phase","","Clock phase",11,null],[4,"Polarity","","Clock polarity",null,null],[13,"IdleLow","","Clock signal low when idle",12,null],[13,"IdleHigh","","Clock signal high when idle",12,null],[4,"Phase","","Clock phase",null,null],[13,"CaptureOnFirstTransition","","Data in \"captured\" on the first clock transition",13,null],[13,"CaptureOnSecondTransition","","Data in \"captured\" on the second clock transition",13,null],[8,"FullDuplex","","Full duplex (master mode)",null,null],[16,"Error","","An enumeration of SPI errors",14,null],[10,"read","","Reads the word stored in the shift register",14,{"i":[{"n":"self"}],"o":{"n":"result"}}],[10,"send","","Sends a word to the slave",14,{"i":[{"n":"self"},{"n":"word"}],"o":{"n":"result"}}],[11,"clone","","",12,{"i":[{"n":"self"}],"o":{"n":"polarity"}}],[11,"eq","","",12,{"i":[{"n":"self"},{"n":"polarity"}],"o":{"n":"bool"}}],[11,"clone","","",13,{"i":[{"n":"self"}],"o":{"n":"phase"}}],[11,"eq","","",13,{"i":[{"n":"self"},{"n":"phase"}],"o":{"n":"bool"}}],[11,"clone","","",11,{"i":[{"n":"self"}],"o":{"n":"mode"}}],[11,"eq","","",11,{"i":[{"n":"self"},{"n":"mode"}],"o":{"n":"bool"}}],[11,"ne","","",11,{"i":[{"n":"self"},{"n":"mode"}],"o":{"n":"bool"}}],[0,"timer","embedded_hal","Timers",null,null],[8,"CountDown","embedded_hal::timer","A count down timer",null,null],[16,"Time","","The unit of time used by this timer",15,null],[10,"start","","Starts a new count down",15,{"i":[{"n":"self"},{"n":"t"}]}],[10,"wait","","Non-blockingly \"waits\" until the count down finishes",15,{"i":[{"n":"self"}],"o":{"g":["void"],"n":"result"}}],[8,"Periodic","","Marker trait that indicates that a timer is periodic",null,null],[8,"PwmPin","embedded_hal","A single PWM channel / pin",null,null],[16,"Duty","","Type for the `duty` methods",16,null],[10,"disable","","Disables a PWM `channel`",16,{"i":[{"n":"self"}]}],[10,"enable","","Enables a PWM `channel`",16,{"i":[{"n":"self"}]}],[10,"get_duty","","Returns the current duty cycle",16,null],[10,"get_max_duty","","Returns the maximum duty cycle value",16,null],[10,"set_duty","","Sets a new duty cycle",16,null]],"paths":[[8,"DelayMs"],[8,"DelayUs"],[8,"Read"],[8,"Write"],[8,"WriteRead"],[8,"Write"],[8,"Transfer"],[8,"Write"],[8,"OutputPin"],[8,"Read"],[8,"Write"],[3,"Mode"],[4,"Polarity"],[4,"Phase"],[8,"FullDuplex"],[8,"CountDown"],[8,"PwmPin"]]};
searchIndex["nb"] = {"doc":"Minimal and reusable non-blocking I/O layer","items":[[4,"Error","nb","A non-blocking error",null,null],[13,"Other","","A different kind of error",0,null],[13,"WouldBlock","","This operation requires blocking behavior to complete",0,null],[6,"Result","","A non-blocking result",null,null],[11,"clone","","",0,{"i":[{"n":"self"}],"o":{"n":"error"}}],[11,"eq","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"ne","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"partial_cmp","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"g":["ordering"],"n":"option"}}],[11,"lt","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"le","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"gt","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"ge","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"bool"}}],[11,"cmp","","",0,{"i":[{"n":"self"},{"n":"error"}],"o":{"n":"ordering"}}],[11,"hash","","",0,null],[11,"fmt","","",0,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[14,"block","","Turns the non-blocking expression `$e` into a blocking operation.",null,null]],"paths":[[4,"Error"]]};
searchIndex["r0"] = {"doc":"Initialization code (\"crt0\") written in Rust","items":[[5,"init_data","r0","Initializes the `.data` section",null,null],[5,"run_init_array","","",null,null],[5,"zero_bss","","Zeroes the `.bss` section",null,null],[14,"pre_init_array","","",null,null],[14,"init_array","","",null,null]],"paths":[]};
searchIndex["stm32f103xx"] = {"doc":"Peripheral access API for STM32F103XX microcontrollers (generated using svd2rust v0.13.0)","items":[[3,"CorePeripherals","stm32f103xx","Core peripherals",null,null],[12,"CBP","","Cache and branch predictor maintenance operations (not present on Cortex-M0 variants)",0,null],[12,"CPUID","","CPUID",0,null],[12,"DCB","","Debug Control Block",0,null],[12,"DWT","","Data Watchpoint and Trace unit",0,null],[12,"FPB","","Flash Patch and Breakpoint unit (not present on Cortex-M0 variants)",0,null],[12,"FPU","","Floating Point Unit (only present on `thumbv7em-none-eabihf`)",0,null],[12,"ITM","","Instrumentation Trace Macrocell (not present on Cortex-M0 variants)",0,null],[12,"MPU","","Memory Protection Unit",0,null],[12,"NVIC","","Nested Vector Interrupt Controller",0,null],[12,"SCB","","System Control Block",0,null],[12,"SYST","","SysTick: System Timer",0,null],[12,"TPIU","","Trace Port Interface Unit (not present on Cortex-M0 variants)",0,null],[3,"CBP","","Cache and branch predictor maintenance operations",null,null],[3,"CPUID","","CPUID",null,null],[3,"DCB","","Debug Control Block",null,null],[3,"DWT","","Data Watchpoint and Trace unit",null,null],[3,"FPB","","Flash Patch and Breakpoint unit",null,null],[3,"FPU","","Floating Point Unit",null,null],[3,"ITM","","Instrumentation Trace Macrocell",null,null],[3,"MPU","","Memory Protection Unit",null,null],[3,"NVIC","","Nested Vector Interrupt Controller",null,null],[3,"SCB","","System Control Block",null,null],[3,"SYST","","SysTick: System Timer",null,null],[3,"TPIU","","Trace Port Interface Unit",null,null],[3,"FSMC","","Flexible static memory controller",null,null],[3,"PWR","","Power control",null,null],[3,"RCC","","Reset and clock control",null,null],[3,"GPIOA","","General purpose I/O",null,null],[3,"GPIOB","","GPIOB",null,null],[3,"GPIOC","","GPIOC",null,null],[3,"GPIOD","","GPIOD",null,null],[3,"GPIOE","","GPIOE",null,null],[3,"GPIOF","","GPIOF",null,null],[3,"GPIOG","","GPIOG",null,null],[3,"AFIO","","Alternate function I/O",null,null],[3,"EXTI","","EXTI",null,null],[3,"DMA1","","DMA controller",null,null],[3,"DMA2","","DMA2",null,null],[3,"SDIO","","Secure digital input/output interface",null,null],[3,"RTC","","Real time clock",null,null],[3,"BKP","","Backup registers",null,null],[3,"IWDG","","Independent watchdog",null,null],[3,"WWDG","","Window watchdog",null,null],[3,"TIM1","","Advanced timer",null,null],[3,"TIM8","","TIM8",null,null],[3,"TIM2","","General purpose timer",null,null],[3,"TIM3","","TIM3",null,null],[3,"TIM4","","TIM4",null,null],[3,"TIM5","","TIM5",null,null],[3,"TIM9","","General purpose timer",null,null],[3,"TIM12","","TIM12",null,null],[3,"TIM10","","General purpose timer",null,null],[3,"TIM11","","TIM11",null,null],[3,"TIM13","","TIM13",null,null],[3,"TIM14","","TIM14",null,null],[3,"TIM6","","Basic timer",null,null],[3,"TIM7","","TIM7",null,null],[3,"I2C1","","Inter integrated circuit",null,null],[3,"I2C2","","I2C2",null,null],[3,"SPI1","","Serial peripheral interface",null,null],[3,"SPI2","","SPI2",null,null],[3,"SPI3","","SPI3",null,null],[3,"USART1","","Universal synchronous asynchronous receiver transmitter",null,null],[3,"USART2","","USART2",null,null],[3,"USART3","","USART3",null,null],[3,"ADC1","","Analog to digital converter",null,null],[3,"ADC2","","Analog to digital converter",null,null],[3,"ADC3","","ADC3",null,null],[3,"CAN","","Controller area network",null,null],[3,"DAC","","Digital to analog converter",null,null],[3,"DBG","","Debug support",null,null],[3,"UART4","","Universal asynchronous receiver transmitter",null,null],[3,"UART5","","Universal asynchronous receiver transmitter",null,null],[3,"CRC","","CRC calculation unit",null,null],[3,"FLASH","","FLASH",null,null],[3,"USB","","Universal serial bus full-speed device interface",null,null],[3,"Peripherals","","All the peripherals",null,null],[12,"FSMC","","FSMC",1,null],[12,"PWR","","PWR",1,null],[12,"RCC","","RCC",1,null],[12,"GPIOA","","GPIOA",1,null],[12,"GPIOB","","GPIOB",1,null],[12,"GPIOC","","GPIOC",1,null],[12,"GPIOD","","GPIOD",1,null],[12,"GPIOE","","GPIOE",1,null],[12,"GPIOF","","GPIOF",1,null],[12,"GPIOG","","GPIOG",1,null],[12,"AFIO","","AFIO",1,null],[12,"EXTI","","EXTI",1,null],[12,"DMA1","","DMA1",1,null],[12,"DMA2","","DMA2",1,null],[12,"SDIO","","SDIO",1,null],[12,"RTC","","RTC",1,null],[12,"BKP","","BKP",1,null],[12,"IWDG","","IWDG",1,null],[12,"WWDG","","WWDG",1,null],[12,"TIM1","","TIM1",1,null],[12,"TIM8","","TIM8",1,null],[12,"TIM2","","TIM2",1,null],[12,"TIM3","","TIM3",1,null],[12,"TIM4","","TIM4",1,null],[12,"TIM5","","TIM5",1,null],[12,"TIM9","","TIM9",1,null],[12,"TIM12","","TIM12",1,null],[12,"TIM10","","TIM10",1,null],[12,"TIM11","","TIM11",1,null],[12,"TIM13","","TIM13",1,null],[12,"TIM14","","TIM14",1,null],[12,"TIM6","","TIM6",1,null],[12,"TIM7","","TIM7",1,null],[12,"I2C1","","I2C1",1,null],[12,"I2C2","","I2C2",1,null],[12,"SPI1","","SPI1",1,null],[12,"SPI2","","SPI2",1,null],[12,"SPI3","","SPI3",1,null],[12,"USART1","","USART1",1,null],[12,"USART2","","USART2",1,null],[12,"USART3","","USART3",1,null],[12,"ADC1","","ADC1",1,null],[12,"ADC2","","ADC2",1,null],[12,"ADC3","","ADC3",1,null],[12,"CAN","","CAN",1,null],[12,"DAC","","DAC",1,null],[12,"DBG","","DBG",1,null],[12,"UART4","","UART4",1,null],[12,"UART5","","UART5",1,null],[12,"CRC","","CRC",1,null],[12,"FLASH","","FLASH",1,null],[12,"USB","","USB",1,null],[4,"Interrupt","","Enumeration of all the interrupts",null,null],[13,"WWDG","","0 - Window Watchdog interrupt",2,null],[13,"PVD","","1 - PVD through EXTI line detection interrupt",2,null],[13,"TAMPER","","2 - Tamper interrupt",2,null],[13,"RTC","","3 - RTC global interrupt",2,null],[13,"FLASH","","4 - Flash global interrupt",2,null],[13,"RCC","","5 - RCC global interrupt",2,null],[13,"EXTI0","","6 - EXTI Line0 interrupt",2,null],[13,"EXTI1","","7 - EXTI Line1 interrupt",2,null],[13,"EXTI2","","8 - EXTI Line2 interrupt",2,null],[13,"EXTI3","","9 - EXTI Line3 interrupt",2,null],[13,"EXTI4","","10 - EXTI Line4 interrupt",2,null],[13,"DMA1_CHANNEL1","","11 - DMA1 Channel1 global interrupt",2,null],[13,"DMA1_CHANNEL2","","12 - DMA1 Channel2 global interrupt",2,null],[13,"DMA1_CHANNEL3","","13 - DMA1 Channel3 global interrupt",2,null],[13,"DMA1_CHANNEL4","","14 - DMA1 Channel4 global interrupt",2,null],[13,"DMA1_CHANNEL5","","15 - DMA1 Channel5 global interrupt",2,null],[13,"DMA1_CHANNEL6","","16 - DMA1 Channel6 global interrupt",2,null],[13,"DMA1_CHANNEL7","","17 - DMA1 Channel7 global interrupt",2,null],[13,"ADC","","18 - ADC2 global interrupt",2,null],[13,"CAN1_TX","","19 - CAN1 TX interrupts",2,null],[13,"CAN1_RX0","","20 - CAN1 RX0 interrupts",2,null],[13,"CAN1_RX1","","21 - CAN1 RX1 interrupt",2,null],[13,"CAN1_SCE","","22 - CAN1 SCE interrupt",2,null],[13,"EXTI9_5","","23 - EXTI Line[9:5] interrupts",2,null],[13,"TIM1_BRK_TIM9","","24 - TIM1 Break interrupt and TIM9 global interrupt",2,null],[13,"TIM1_UP_TIM10","","25 - TIM1 Update interrupt and TIM10 global interrupt",2,null],[13,"TIM1_TRG_COM_TIM11","","26 - TIM1 Trigger and Commutation interrupts and TIM11 global interrupt",2,null],[13,"TIM1_CC","","27 - TIM1 Capture Compare interrupt",2,null],[13,"TIM2","","28 - TIM2 global interrupt",2,null],[13,"TIM3","","29 - TIM3 global interrupt",2,null],[13,"TIM4","","30 - TIM4 global interrupt",2,null],[13,"I2C1_EV","","31 - I2C1 event interrupt",2,null],[13,"I2C1_ER","","32 - I2C1 error interrupt",2,null],[13,"I2C2_EV","","33 - I2C2 event interrupt",2,null],[13,"I2C2_ER","","34 - I2C2 error interrupt",2,null],[13,"SPI1","","35 - SPI1 global interrupt",2,null],[13,"SPI2","","36 - SPI2 global interrupt",2,null],[13,"USART1","","37 - USART1 global interrupt",2,null],[13,"USART2","","38 - USART2 global interrupt",2,null],[13,"USART3","","39 - USART3 global interrupt",2,null],[13,"EXTI15_10","","40 - EXTI Line[15:10] interrupts",2,null],[13,"RTCALARM","","41 - RTC Alarms through EXTI line interrupt",2,null],[13,"USB_FS_WKUP","","42 - USB Device FS Wakeup through EXTI line interrupt",2,null],[13,"TIM8_BRK_TIM12","","43 - TIM8 Break interrupt and TIM12 global interrupt",2,null],[13,"TIM8_UP_TIM13","","44 - TIM8 Update interrupt and TIM13 global interrupt",2,null],[13,"TIM8_TRG_COM_TIM14","","45 - TIM8 Trigger and Commutation interrupts and TIM14 global interrupt",2,null],[13,"TIM8_CC","","46 - TIM8 Capture Compare interrupt",2,null],[13,"ADC3","","47 - ADC3 global interrupt",2,null],[13,"FSMC","","48 - FSMC global interrupt",2,null],[13,"SDIO","","49 - SDIO global interrupt",2,null],[13,"TIM5","","50 - TIM5 global interrupt",2,null],[13,"SPI3","","51 - SPI3 global interrupt",2,null],[13,"UART4","","52 - UART4 global interrupt",2,null],[13,"UART5","","53 - UART5 global interrupt",2,null],[13,"TIM6","","54 - TIM6 global interrupt",2,null],[13,"TIM7","","55 - TIM7 global interrupt",2,null],[13,"DMA2_CHANNEL1","","56 - DMA2 Channel1 global interrupt",2,null],[13,"DMA2_CHANNEL2","","57 - DMA2 Channel2 global interrupt",2,null],[13,"DMA2_CHANNEL3","","58 - DMA2 Channel3 global interrupt",2,null],[13,"DMA2_CHANNEL4_5","","59 - DMA2 Channel4 and DMA2 Channel5 global interrupt",2,null],[0,"fsmc","","Flexible static memory controller",null,null],[3,"RegisterBlock","stm32f103xx::fsmc","Register block",null,null],[12,"bcr1","","0x00 - SRAM/NOR-Flash chip-select control register 1",3,null],[12,"btr1","","0x04 - SRAM/NOR-Flash chip-select timing register 1",3,null],[12,"bcr2","","0x08 - SRAM/NOR-Flash chip-select control register 2",3,null],[12,"btr2","","0x0c - SRAM/NOR-Flash chip-select timing register 2",3,null],[12,"bcr3","","0x10 - SRAM/NOR-Flash chip-select control register 3",3,null],[12,"btr3","","0x14 - SRAM/NOR-Flash chip-select timing register 3",3,null],[12,"bcr4","","0x18 - SRAM/NOR-Flash chip-select control register 4",3,null],[12,"btr4","","0x1c - SRAM/NOR-Flash chip-select timing register 4",3,null],[12,"pcr2","","0x60 - PC Card/NAND Flash control register 2",3,null],[12,"sr2","","0x64 - FIFO status and interrupt register 2",3,null],[12,"pmem2","","0x68 - Common memory space timing register 2",3,null],[12,"patt2","","0x6c - Attribute memory space timing register 2",3,null],[12,"eccr2","","0x74 - ECC result register 2",3,null],[12,"pcr3","","0x80 - PC Card/NAND Flash control register 3",3,null],[12,"sr3","","0x84 - FIFO status and interrupt register 3",3,null],[12,"pmem3","","0x88 - Common memory space timing register 3",3,null],[12,"patt3","","0x8c - Attribute memory space timing register 3",3,null],[12,"eccr3","","0x94 - ECC result register 3",3,null],[12,"pcr4","","0xa0 - PC Card/NAND Flash control register 4",3,null],[12,"sr4","","0xa4 - FIFO status and interrupt register 4",3,null],[12,"pmem4","","0xa8 - Common memory space timing register 4",3,null],[12,"patt4","","0xac - Attribute memory space timing register 4",3,null],[12,"pio4","","0xb0 - I/O space timing register 4",3,null],[12,"bwtr1","","0x104 - SRAM/NOR-Flash write timing registers 1",3,null],[12,"bwtr2","","0x10c - SRAM/NOR-Flash write timing registers 2",3,null],[12,"bwtr3","","0x114 - SRAM/NOR-Flash write timing registers 3",3,null],[12,"bwtr4","","0x11c - SRAM/NOR-Flash write timing registers 4",3,null],[3,"BCR1","","SRAM/NOR-Flash chip-select control register 1",null,null],[3,"BTR1","","SRAM/NOR-Flash chip-select timing register 1",null,null],[3,"BCR2","","SRAM/NOR-Flash chip-select control register 2",null,null],[3,"BTR2","","SRAM/NOR-Flash chip-select timing register 2",null,null],[3,"BCR3","","SRAM/NOR-Flash chip-select control register 3",null,null],[3,"BTR3","","SRAM/NOR-Flash chip-select timing register 3",null,null],[3,"BCR4","","SRAM/NOR-Flash chip-select control register 4",null,null],[3,"BTR4","","SRAM/NOR-Flash chip-select timing register 4",null,null],[3,"PCR2","","PC Card/NAND Flash control register 2",null,null],[3,"SR2","","FIFO status and interrupt register 2",null,null],[3,"PMEM2","","Common memory space timing register 2",null,null],[3,"PATT2","","Attribute memory space timing register 2",null,null],[3,"ECCR2","","ECC result register 2",null,null],[3,"PCR3","","PC Card/NAND Flash control register 3",null,null],[3,"SR3","","FIFO status and interrupt register 3",null,null],[3,"PMEM3","","Common memory space timing register 3",null,null],[3,"PATT3","","Attribute memory space timing register 3",null,null],[3,"ECCR3","","ECC result register 3",null,null],[3,"PCR4","","PC Card/NAND Flash control register 4",null,null],[3,"SR4","","FIFO status and interrupt register 4",null,null],[3,"PMEM4","","Common memory space timing register 4",null,null],[3,"PATT4","","Attribute memory space timing register 4",null,null],[3,"PIO4","","I/O space timing register 4",null,null],[3,"BWTR1","","SRAM/NOR-Flash write timing registers 1",null,null],[3,"BWTR2","","SRAM/NOR-Flash write timing registers 2",null,null],[3,"BWTR3","","SRAM/NOR-Flash write timing registers 3",null,null],[3,"BWTR4","","SRAM/NOR-Flash write timing registers 4",null,null],[0,"bcr1","","SRAM/NOR-Flash chip-select control register 1",null,null],[3,"R","stm32f103xx::fsmc::bcr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CBURSTRWR","","Value of the field",null,null],[3,"ASYNCWAITR","","Value of the field",null,null],[3,"EXTMODR","","Value of the field",null,null],[3,"WAITENR","","Value of the field",null,null],[3,"WRENR","","Value of the field",null,null],[3,"WAITCFGR","","Value of the field",null,null],[3,"WAITPOLR","","Value of the field",null,null],[3,"BURSTENR","","Value of the field",null,null],[3,"FACCENR","","Value of the field",null,null],[3,"MWIDR","","Value of the field",null,null],[3,"MTYPR","","Value of the field",null,null],[3,"MUXENR","","Value of the field",null,null],[3,"MBKENR","","Value of the field",null,null],[3,"_CBURSTRWW","","Proxy",null,null],[3,"_ASYNCWAITW","","Proxy",null,null],[3,"_EXTMODW","","Proxy",null,null],[3,"_WAITENW","","Proxy",null,null],[3,"_WRENW","","Proxy",null,null],[3,"_WAITCFGW","","Proxy",null,null],[3,"_WAITPOLW","","Proxy",null,null],[3,"_BURSTENW","","Proxy",null,null],[3,"_FACCENW","","Proxy",null,null],[3,"_MWIDW","","Proxy",null,null],[3,"_MTYPW","","Proxy",null,null],[3,"_MUXENW","","Proxy",null,null],[3,"_MBKENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",4,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::bcr1","Value of the field as raw bits",5,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",7,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",7,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",7,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",8,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",8,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",8,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",9,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",9,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",9,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",10,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",10,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",10,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",11,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",11,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",11,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",12,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",12,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",12,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",13,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",13,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",13,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",14,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",15,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",16,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",16,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",16,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",17,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",17,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",17,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",18,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",18,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",18,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",19,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",19,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",19,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",20,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",20,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",20,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",21,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",21,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",21,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",22,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",22,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",22,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",23,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",23,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",23,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",24,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",24,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",24,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",25,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",25,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",25,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",26,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",26,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",26,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",27,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",28,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",29,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",29,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",29,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",30,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",30,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",30,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",31,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",31,{"i":[{"n":"self"}],"o":{"n":"cburstrwr"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",31,{"i":[{"n":"self"}],"o":{"n":"asyncwaitr"}}],[11,"extmod","","Bit 14 - EXTMOD",31,{"i":[{"n":"self"}],"o":{"n":"extmodr"}}],[11,"waiten","","Bit 13 - WAITEN",31,{"i":[{"n":"self"}],"o":{"n":"waitenr"}}],[11,"wren","","Bit 12 - WREN",31,{"i":[{"n":"self"}],"o":{"n":"wrenr"}}],[11,"waitcfg","","Bit 11 - WAITCFG",31,{"i":[{"n":"self"}],"o":{"n":"waitcfgr"}}],[11,"waitpol","","Bit 9 - WAITPOL",31,{"i":[{"n":"self"}],"o":{"n":"waitpolr"}}],[11,"bursten","","Bit 8 - BURSTEN",31,{"i":[{"n":"self"}],"o":{"n":"burstenr"}}],[11,"faccen","","Bit 6 - FACCEN",31,{"i":[{"n":"self"}],"o":{"n":"faccenr"}}],[11,"mwid","","Bits 4:5 - MWID",31,{"i":[{"n":"self"}],"o":{"n":"mwidr"}}],[11,"mtyp","","Bits 2:3 - MTYP",31,{"i":[{"n":"self"}],"o":{"n":"mtypr"}}],[11,"muxen","","Bit 1 - MUXEN",31,{"i":[{"n":"self"}],"o":{"n":"muxenr"}}],[11,"mbken","","Bit 0 - MBKEN",31,{"i":[{"n":"self"}],"o":{"n":"mbkenr"}}],[11,"reset_value","","Reset value of the register",32,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",32,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",32,{"i":[{"n":"self"}],"o":{"n":"_cburstrww"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",32,{"i":[{"n":"self"}],"o":{"n":"_asyncwaitw"}}],[11,"extmod","","Bit 14 - EXTMOD",32,{"i":[{"n":"self"}],"o":{"n":"_extmodw"}}],[11,"waiten","","Bit 13 - WAITEN",32,{"i":[{"n":"self"}],"o":{"n":"_waitenw"}}],[11,"wren","","Bit 12 - WREN",32,{"i":[{"n":"self"}],"o":{"n":"_wrenw"}}],[11,"waitcfg","","Bit 11 - WAITCFG",32,{"i":[{"n":"self"}],"o":{"n":"_waitcfgw"}}],[11,"waitpol","","Bit 9 - WAITPOL",32,{"i":[{"n":"self"}],"o":{"n":"_waitpolw"}}],[11,"bursten","","Bit 8 - BURSTEN",32,{"i":[{"n":"self"}],"o":{"n":"_burstenw"}}],[11,"faccen","","Bit 6 - FACCEN",32,{"i":[{"n":"self"}],"o":{"n":"_faccenw"}}],[11,"mwid","","Bits 4:5 - MWID",32,{"i":[{"n":"self"}],"o":{"n":"_mwidw"}}],[11,"mtyp","","Bits 2:3 - MTYP",32,{"i":[{"n":"self"}],"o":{"n":"_mtypw"}}],[11,"muxen","","Bit 1 - MUXEN",32,{"i":[{"n":"self"}],"o":{"n":"_muxenw"}}],[11,"mbken","","Bit 0 - MBKEN",32,{"i":[{"n":"self"}],"o":{"n":"_mbkenw"}}],[0,"btr1","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select timing register 1",null,null],[3,"R","stm32f103xx::fsmc::btr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"BUSTURNR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_BUSTURNW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",33,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",33,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",33,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",33,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::btr1","Value of the field as raw bits",34,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",35,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",36,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",37,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",38,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",39,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",40,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",41,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",42,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",43,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",44,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",45,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",46,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",47,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",48,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",48,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",48,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",48,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"busturn","","Bits 16:19 - BUSTURN",48,{"i":[{"n":"self"}],"o":{"n":"busturnr"}}],[11,"datast","","Bits 8:15 - DATAST",48,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",48,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",48,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",49,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",49,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",49,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",49,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",49,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"busturn","","Bits 16:19 - BUSTURN",49,{"i":[{"n":"self"}],"o":{"n":"_busturnw"}}],[11,"datast","","Bits 8:15 - DATAST",49,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",49,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",49,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bcr2","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select control register 2",null,null],[3,"R","stm32f103xx::fsmc::bcr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CBURSTRWR","","Value of the field",null,null],[3,"ASYNCWAITR","","Value of the field",null,null],[3,"EXTMODR","","Value of the field",null,null],[3,"WAITENR","","Value of the field",null,null],[3,"WRENR","","Value of the field",null,null],[3,"WAITCFGR","","Value of the field",null,null],[3,"WRAPMODR","","Value of the field",null,null],[3,"WAITPOLR","","Value of the field",null,null],[3,"BURSTENR","","Value of the field",null,null],[3,"FACCENR","","Value of the field",null,null],[3,"MWIDR","","Value of the field",null,null],[3,"MTYPR","","Value of the field",null,null],[3,"MUXENR","","Value of the field",null,null],[3,"MBKENR","","Value of the field",null,null],[3,"_CBURSTRWW","","Proxy",null,null],[3,"_ASYNCWAITW","","Proxy",null,null],[3,"_EXTMODW","","Proxy",null,null],[3,"_WAITENW","","Proxy",null,null],[3,"_WRENW","","Proxy",null,null],[3,"_WAITCFGW","","Proxy",null,null],[3,"_WRAPMODW","","Proxy",null,null],[3,"_WAITPOLW","","Proxy",null,null],[3,"_BURSTENW","","Proxy",null,null],[3,"_FACCENW","","Proxy",null,null],[3,"_MWIDW","","Proxy",null,null],[3,"_MTYPW","","Proxy",null,null],[3,"_MUXENW","","Proxy",null,null],[3,"_MBKENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",50,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",50,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",50,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",50,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::bcr2","Value of the field as raw bits",51,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",51,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",51,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",52,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",52,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",52,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",53,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",53,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",53,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",54,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",54,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",54,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",55,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",55,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",55,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",56,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",56,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",56,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",57,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",57,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",57,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",58,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",58,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",58,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",59,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",59,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",59,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",60,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",60,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",60,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",61,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",62,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",63,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",63,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",63,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",64,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",64,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",64,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",65,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",65,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",65,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",66,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",66,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",66,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",67,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",67,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",67,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",68,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",68,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",68,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",69,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",69,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",69,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",70,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",70,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",70,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",71,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",71,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",71,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",72,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",72,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",72,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",73,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",73,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",73,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",74,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",74,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",74,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",75,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",76,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",77,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",77,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",77,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",78,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",78,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",78,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",79,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",79,{"i":[{"n":"self"}],"o":{"n":"cburstrwr"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",79,{"i":[{"n":"self"}],"o":{"n":"asyncwaitr"}}],[11,"extmod","","Bit 14 - EXTMOD",79,{"i":[{"n":"self"}],"o":{"n":"extmodr"}}],[11,"waiten","","Bit 13 - WAITEN",79,{"i":[{"n":"self"}],"o":{"n":"waitenr"}}],[11,"wren","","Bit 12 - WREN",79,{"i":[{"n":"self"}],"o":{"n":"wrenr"}}],[11,"waitcfg","","Bit 11 - WAITCFG",79,{"i":[{"n":"self"}],"o":{"n":"waitcfgr"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",79,{"i":[{"n":"self"}],"o":{"n":"wrapmodr"}}],[11,"waitpol","","Bit 9 - WAITPOL",79,{"i":[{"n":"self"}],"o":{"n":"waitpolr"}}],[11,"bursten","","Bit 8 - BURSTEN",79,{"i":[{"n":"self"}],"o":{"n":"burstenr"}}],[11,"faccen","","Bit 6 - FACCEN",79,{"i":[{"n":"self"}],"o":{"n":"faccenr"}}],[11,"mwid","","Bits 4:5 - MWID",79,{"i":[{"n":"self"}],"o":{"n":"mwidr"}}],[11,"mtyp","","Bits 2:3 - MTYP",79,{"i":[{"n":"self"}],"o":{"n":"mtypr"}}],[11,"muxen","","Bit 1 - MUXEN",79,{"i":[{"n":"self"}],"o":{"n":"muxenr"}}],[11,"mbken","","Bit 0 - MBKEN",79,{"i":[{"n":"self"}],"o":{"n":"mbkenr"}}],[11,"reset_value","","Reset value of the register",80,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",80,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",80,{"i":[{"n":"self"}],"o":{"n":"_cburstrww"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",80,{"i":[{"n":"self"}],"o":{"n":"_asyncwaitw"}}],[11,"extmod","","Bit 14 - EXTMOD",80,{"i":[{"n":"self"}],"o":{"n":"_extmodw"}}],[11,"waiten","","Bit 13 - WAITEN",80,{"i":[{"n":"self"}],"o":{"n":"_waitenw"}}],[11,"wren","","Bit 12 - WREN",80,{"i":[{"n":"self"}],"o":{"n":"_wrenw"}}],[11,"waitcfg","","Bit 11 - WAITCFG",80,{"i":[{"n":"self"}],"o":{"n":"_waitcfgw"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",80,{"i":[{"n":"self"}],"o":{"n":"_wrapmodw"}}],[11,"waitpol","","Bit 9 - WAITPOL",80,{"i":[{"n":"self"}],"o":{"n":"_waitpolw"}}],[11,"bursten","","Bit 8 - BURSTEN",80,{"i":[{"n":"self"}],"o":{"n":"_burstenw"}}],[11,"faccen","","Bit 6 - FACCEN",80,{"i":[{"n":"self"}],"o":{"n":"_faccenw"}}],[11,"mwid","","Bits 4:5 - MWID",80,{"i":[{"n":"self"}],"o":{"n":"_mwidw"}}],[11,"mtyp","","Bits 2:3 - MTYP",80,{"i":[{"n":"self"}],"o":{"n":"_mtypw"}}],[11,"muxen","","Bit 1 - MUXEN",80,{"i":[{"n":"self"}],"o":{"n":"_muxenw"}}],[11,"mbken","","Bit 0 - MBKEN",80,{"i":[{"n":"self"}],"o":{"n":"_mbkenw"}}],[0,"btr2","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select timing register 2",null,null],[3,"R","stm32f103xx::fsmc::btr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"BUSTURNR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_BUSTURNW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",81,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",81,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",81,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",81,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::btr2","Value of the field as raw bits",82,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",83,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",84,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",85,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",86,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",87,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",88,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",89,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",90,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",91,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",92,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",93,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",94,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",95,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",96,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",96,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",96,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",96,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"busturn","","Bits 16:19 - BUSTURN",96,{"i":[{"n":"self"}],"o":{"n":"busturnr"}}],[11,"datast","","Bits 8:15 - DATAST",96,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",96,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",96,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",97,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",97,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",97,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",97,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",97,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"busturn","","Bits 16:19 - BUSTURN",97,{"i":[{"n":"self"}],"o":{"n":"_busturnw"}}],[11,"datast","","Bits 8:15 - DATAST",97,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",97,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",97,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bcr3","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select control register 3",null,null],[3,"R","stm32f103xx::fsmc::bcr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CBURSTRWR","","Value of the field",null,null],[3,"ASYNCWAITR","","Value of the field",null,null],[3,"EXTMODR","","Value of the field",null,null],[3,"WAITENR","","Value of the field",null,null],[3,"WRENR","","Value of the field",null,null],[3,"WAITCFGR","","Value of the field",null,null],[3,"WRAPMODR","","Value of the field",null,null],[3,"WAITPOLR","","Value of the field",null,null],[3,"BURSTENR","","Value of the field",null,null],[3,"FACCENR","","Value of the field",null,null],[3,"MWIDR","","Value of the field",null,null],[3,"MTYPR","","Value of the field",null,null],[3,"MUXENR","","Value of the field",null,null],[3,"MBKENR","","Value of the field",null,null],[3,"_CBURSTRWW","","Proxy",null,null],[3,"_ASYNCWAITW","","Proxy",null,null],[3,"_EXTMODW","","Proxy",null,null],[3,"_WAITENW","","Proxy",null,null],[3,"_WRENW","","Proxy",null,null],[3,"_WAITCFGW","","Proxy",null,null],[3,"_WRAPMODW","","Proxy",null,null],[3,"_WAITPOLW","","Proxy",null,null],[3,"_BURSTENW","","Proxy",null,null],[3,"_FACCENW","","Proxy",null,null],[3,"_MWIDW","","Proxy",null,null],[3,"_MTYPW","","Proxy",null,null],[3,"_MUXENW","","Proxy",null,null],[3,"_MBKENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",98,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",98,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",98,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",98,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::bcr3","Value of the field as raw bits",99,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",99,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",99,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",104,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",104,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",104,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",105,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",105,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",105,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",109,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",110,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",113,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",114,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",115,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",116,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",117,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",118,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",118,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",118,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",119,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",119,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",119,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",120,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",120,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",120,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",121,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",121,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",121,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",122,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",122,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",122,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",123,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",124,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",125,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",126,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",126,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",126,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",127,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",127,{"i":[{"n":"self"}],"o":{"n":"cburstrwr"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",127,{"i":[{"n":"self"}],"o":{"n":"asyncwaitr"}}],[11,"extmod","","Bit 14 - EXTMOD",127,{"i":[{"n":"self"}],"o":{"n":"extmodr"}}],[11,"waiten","","Bit 13 - WAITEN",127,{"i":[{"n":"self"}],"o":{"n":"waitenr"}}],[11,"wren","","Bit 12 - WREN",127,{"i":[{"n":"self"}],"o":{"n":"wrenr"}}],[11,"waitcfg","","Bit 11 - WAITCFG",127,{"i":[{"n":"self"}],"o":{"n":"waitcfgr"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",127,{"i":[{"n":"self"}],"o":{"n":"wrapmodr"}}],[11,"waitpol","","Bit 9 - WAITPOL",127,{"i":[{"n":"self"}],"o":{"n":"waitpolr"}}],[11,"bursten","","Bit 8 - BURSTEN",127,{"i":[{"n":"self"}],"o":{"n":"burstenr"}}],[11,"faccen","","Bit 6 - FACCEN",127,{"i":[{"n":"self"}],"o":{"n":"faccenr"}}],[11,"mwid","","Bits 4:5 - MWID",127,{"i":[{"n":"self"}],"o":{"n":"mwidr"}}],[11,"mtyp","","Bits 2:3 - MTYP",127,{"i":[{"n":"self"}],"o":{"n":"mtypr"}}],[11,"muxen","","Bit 1 - MUXEN",127,{"i":[{"n":"self"}],"o":{"n":"muxenr"}}],[11,"mbken","","Bit 0 - MBKEN",127,{"i":[{"n":"self"}],"o":{"n":"mbkenr"}}],[11,"reset_value","","Reset value of the register",128,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",128,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",128,{"i":[{"n":"self"}],"o":{"n":"_cburstrww"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",128,{"i":[{"n":"self"}],"o":{"n":"_asyncwaitw"}}],[11,"extmod","","Bit 14 - EXTMOD",128,{"i":[{"n":"self"}],"o":{"n":"_extmodw"}}],[11,"waiten","","Bit 13 - WAITEN",128,{"i":[{"n":"self"}],"o":{"n":"_waitenw"}}],[11,"wren","","Bit 12 - WREN",128,{"i":[{"n":"self"}],"o":{"n":"_wrenw"}}],[11,"waitcfg","","Bit 11 - WAITCFG",128,{"i":[{"n":"self"}],"o":{"n":"_waitcfgw"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",128,{"i":[{"n":"self"}],"o":{"n":"_wrapmodw"}}],[11,"waitpol","","Bit 9 - WAITPOL",128,{"i":[{"n":"self"}],"o":{"n":"_waitpolw"}}],[11,"bursten","","Bit 8 - BURSTEN",128,{"i":[{"n":"self"}],"o":{"n":"_burstenw"}}],[11,"faccen","","Bit 6 - FACCEN",128,{"i":[{"n":"self"}],"o":{"n":"_faccenw"}}],[11,"mwid","","Bits 4:5 - MWID",128,{"i":[{"n":"self"}],"o":{"n":"_mwidw"}}],[11,"mtyp","","Bits 2:3 - MTYP",128,{"i":[{"n":"self"}],"o":{"n":"_mtypw"}}],[11,"muxen","","Bit 1 - MUXEN",128,{"i":[{"n":"self"}],"o":{"n":"_muxenw"}}],[11,"mbken","","Bit 0 - MBKEN",128,{"i":[{"n":"self"}],"o":{"n":"_mbkenw"}}],[0,"btr3","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select timing register 3",null,null],[3,"R","stm32f103xx::fsmc::btr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"BUSTURNR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_BUSTURNW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",129,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",129,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",129,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",129,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::btr3","Value of the field as raw bits",130,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",131,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",132,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",133,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",134,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",135,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",136,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",137,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",138,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",139,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",140,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",141,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",142,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",143,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",144,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",144,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",144,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",144,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"busturn","","Bits 16:19 - BUSTURN",144,{"i":[{"n":"self"}],"o":{"n":"busturnr"}}],[11,"datast","","Bits 8:15 - DATAST",144,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",144,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",144,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",145,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",145,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",145,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",145,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",145,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"busturn","","Bits 16:19 - BUSTURN",145,{"i":[{"n":"self"}],"o":{"n":"_busturnw"}}],[11,"datast","","Bits 8:15 - DATAST",145,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",145,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",145,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bcr4","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select control register 4",null,null],[3,"R","stm32f103xx::fsmc::bcr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CBURSTRWR","","Value of the field",null,null],[3,"ASYNCWAITR","","Value of the field",null,null],[3,"EXTMODR","","Value of the field",null,null],[3,"WAITENR","","Value of the field",null,null],[3,"WRENR","","Value of the field",null,null],[3,"WAITCFGR","","Value of the field",null,null],[3,"WRAPMODR","","Value of the field",null,null],[3,"WAITPOLR","","Value of the field",null,null],[3,"BURSTENR","","Value of the field",null,null],[3,"FACCENR","","Value of the field",null,null],[3,"MWIDR","","Value of the field",null,null],[3,"MTYPR","","Value of the field",null,null],[3,"MUXENR","","Value of the field",null,null],[3,"MBKENR","","Value of the field",null,null],[3,"_CBURSTRWW","","Proxy",null,null],[3,"_ASYNCWAITW","","Proxy",null,null],[3,"_EXTMODW","","Proxy",null,null],[3,"_WAITENW","","Proxy",null,null],[3,"_WRENW","","Proxy",null,null],[3,"_WAITCFGW","","Proxy",null,null],[3,"_WRAPMODW","","Proxy",null,null],[3,"_WAITPOLW","","Proxy",null,null],[3,"_BURSTENW","","Proxy",null,null],[3,"_FACCENW","","Proxy",null,null],[3,"_MWIDW","","Proxy",null,null],[3,"_MTYPW","","Proxy",null,null],[3,"_MUXENW","","Proxy",null,null],[3,"_MBKENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",146,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",146,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",146,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",146,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::bcr4","Value of the field as raw bits",147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",157,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",158,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",161,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",162,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",163,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",164,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",164,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",164,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",165,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",166,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",167,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",168,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",169,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",170,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",171,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",172,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",173,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",174,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",175,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",175,{"i":[{"n":"self"}],"o":{"n":"cburstrwr"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",175,{"i":[{"n":"self"}],"o":{"n":"asyncwaitr"}}],[11,"extmod","","Bit 14 - EXTMOD",175,{"i":[{"n":"self"}],"o":{"n":"extmodr"}}],[11,"waiten","","Bit 13 - WAITEN",175,{"i":[{"n":"self"}],"o":{"n":"waitenr"}}],[11,"wren","","Bit 12 - WREN",175,{"i":[{"n":"self"}],"o":{"n":"wrenr"}}],[11,"waitcfg","","Bit 11 - WAITCFG",175,{"i":[{"n":"self"}],"o":{"n":"waitcfgr"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",175,{"i":[{"n":"self"}],"o":{"n":"wrapmodr"}}],[11,"waitpol","","Bit 9 - WAITPOL",175,{"i":[{"n":"self"}],"o":{"n":"waitpolr"}}],[11,"bursten","","Bit 8 - BURSTEN",175,{"i":[{"n":"self"}],"o":{"n":"burstenr"}}],[11,"faccen","","Bit 6 - FACCEN",175,{"i":[{"n":"self"}],"o":{"n":"faccenr"}}],[11,"mwid","","Bits 4:5 - MWID",175,{"i":[{"n":"self"}],"o":{"n":"mwidr"}}],[11,"mtyp","","Bits 2:3 - MTYP",175,{"i":[{"n":"self"}],"o":{"n":"mtypr"}}],[11,"muxen","","Bit 1 - MUXEN",175,{"i":[{"n":"self"}],"o":{"n":"muxenr"}}],[11,"mbken","","Bit 0 - MBKEN",175,{"i":[{"n":"self"}],"o":{"n":"mbkenr"}}],[11,"reset_value","","Reset value of the register",176,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",176,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cburstrw","","Bit 19 - CBURSTRW",176,{"i":[{"n":"self"}],"o":{"n":"_cburstrww"}}],[11,"asyncwait","","Bit 15 - ASYNCWAIT",176,{"i":[{"n":"self"}],"o":{"n":"_asyncwaitw"}}],[11,"extmod","","Bit 14 - EXTMOD",176,{"i":[{"n":"self"}],"o":{"n":"_extmodw"}}],[11,"waiten","","Bit 13 - WAITEN",176,{"i":[{"n":"self"}],"o":{"n":"_waitenw"}}],[11,"wren","","Bit 12 - WREN",176,{"i":[{"n":"self"}],"o":{"n":"_wrenw"}}],[11,"waitcfg","","Bit 11 - WAITCFG",176,{"i":[{"n":"self"}],"o":{"n":"_waitcfgw"}}],[11,"wrapmod","","Bit 10 - WRAPMOD",176,{"i":[{"n":"self"}],"o":{"n":"_wrapmodw"}}],[11,"waitpol","","Bit 9 - WAITPOL",176,{"i":[{"n":"self"}],"o":{"n":"_waitpolw"}}],[11,"bursten","","Bit 8 - BURSTEN",176,{"i":[{"n":"self"}],"o":{"n":"_burstenw"}}],[11,"faccen","","Bit 6 - FACCEN",176,{"i":[{"n":"self"}],"o":{"n":"_faccenw"}}],[11,"mwid","","Bits 4:5 - MWID",176,{"i":[{"n":"self"}],"o":{"n":"_mwidw"}}],[11,"mtyp","","Bits 2:3 - MTYP",176,{"i":[{"n":"self"}],"o":{"n":"_mtypw"}}],[11,"muxen","","Bit 1 - MUXEN",176,{"i":[{"n":"self"}],"o":{"n":"_muxenw"}}],[11,"mbken","","Bit 0 - MBKEN",176,{"i":[{"n":"self"}],"o":{"n":"_mbkenw"}}],[0,"btr4","stm32f103xx::fsmc","SRAM/NOR-Flash chip-select timing register 4",null,null],[3,"R","stm32f103xx::fsmc::btr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"BUSTURNR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_BUSTURNW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",177,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",177,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",177,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",177,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::btr4","Value of the field as raw bits",178,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",179,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",180,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",181,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",182,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",183,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",184,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",185,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",186,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",187,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",188,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",189,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",190,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",191,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",192,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",192,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",192,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",192,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"busturn","","Bits 16:19 - BUSTURN",192,{"i":[{"n":"self"}],"o":{"n":"busturnr"}}],[11,"datast","","Bits 8:15 - DATAST",192,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",192,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",192,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",193,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",193,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",193,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",193,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",193,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"busturn","","Bits 16:19 - BUSTURN",193,{"i":[{"n":"self"}],"o":{"n":"_busturnw"}}],[11,"datast","","Bits 8:15 - DATAST",193,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",193,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",193,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"pcr2","stm32f103xx::fsmc","PC Card/NAND Flash control register 2",null,null],[3,"R","stm32f103xx::fsmc::pcr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ECCPSR","","Value of the field",null,null],[3,"TARR","","Value of the field",null,null],[3,"TCLRR","","Value of the field",null,null],[3,"ECCENR","","Value of the field",null,null],[3,"PWIDR","","Value of the field",null,null],[3,"PTYPR","","Value of the field",null,null],[3,"PBKENR","","Value of the field",null,null],[3,"PWAITENR","","Value of the field",null,null],[3,"_ECCPSW","","Proxy",null,null],[3,"_TARW","","Proxy",null,null],[3,"_TCLRW","","Proxy",null,null],[3,"_ECCENW","","Proxy",null,null],[3,"_PWIDW","","Proxy",null,null],[3,"_PTYPW","","Proxy",null,null],[3,"_PBKENW","","Proxy",null,null],[3,"_PWAITENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",194,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",194,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",194,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",194,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pcr2","Value of the field as raw bits",195,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",196,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",197,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",199,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",203,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",204,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",205,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",206,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",206,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",206,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",207,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",208,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",209,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",210,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",211,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eccps","","Bits 17:19 - ECCPS",211,{"i":[{"n":"self"}],"o":{"n":"eccpsr"}}],[11,"tar","","Bits 13:16 - TAR",211,{"i":[{"n":"self"}],"o":{"n":"tarr"}}],[11,"tclr","","Bits 9:12 - TCLR",211,{"i":[{"n":"self"}],"o":{"n":"tclrr"}}],[11,"eccen","","Bit 6 - ECCEN",211,{"i":[{"n":"self"}],"o":{"n":"eccenr"}}],[11,"pwid","","Bits 4:5 - PWID",211,{"i":[{"n":"self"}],"o":{"n":"pwidr"}}],[11,"ptyp","","Bit 3 - PTYP",211,{"i":[{"n":"self"}],"o":{"n":"ptypr"}}],[11,"pbken","","Bit 2 - PBKEN",211,{"i":[{"n":"self"}],"o":{"n":"pbkenr"}}],[11,"pwaiten","","Bit 1 - PWAITEN",211,{"i":[{"n":"self"}],"o":{"n":"pwaitenr"}}],[11,"reset_value","","Reset value of the register",212,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",212,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eccps","","Bits 17:19 - ECCPS",212,{"i":[{"n":"self"}],"o":{"n":"_eccpsw"}}],[11,"tar","","Bits 13:16 - TAR",212,{"i":[{"n":"self"}],"o":{"n":"_tarw"}}],[11,"tclr","","Bits 9:12 - TCLR",212,{"i":[{"n":"self"}],"o":{"n":"_tclrw"}}],[11,"eccen","","Bit 6 - ECCEN",212,{"i":[{"n":"self"}],"o":{"n":"_eccenw"}}],[11,"pwid","","Bits 4:5 - PWID",212,{"i":[{"n":"self"}],"o":{"n":"_pwidw"}}],[11,"ptyp","","Bit 3 - PTYP",212,{"i":[{"n":"self"}],"o":{"n":"_ptypw"}}],[11,"pbken","","Bit 2 - PBKEN",212,{"i":[{"n":"self"}],"o":{"n":"_pbkenw"}}],[11,"pwaiten","","Bit 1 - PWAITEN",212,{"i":[{"n":"self"}],"o":{"n":"_pwaitenw"}}],[0,"sr2","stm32f103xx::fsmc","FIFO status and interrupt register 2",null,null],[3,"R","stm32f103xx::fsmc::sr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FEMPTR","","Value of the field",null,null],[3,"IFENR","","Value of the field",null,null],[3,"ILENR","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"IFSR","","Value of the field",null,null],[3,"ILSR","","Value of the field",null,null],[3,"IRSR","","Value of the field",null,null],[3,"_IFENW","","Proxy",null,null],[3,"_ILENW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_IFSW","","Proxy",null,null],[3,"_ILSW","","Proxy",null,null],[3,"_IRSW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",213,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",213,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",213,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",213,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::sr2","Value of the field as raw bits",214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",221,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",222,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",223,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",224,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",225,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",226,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",227,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fempt","","Bit 6 - FEMPT",227,{"i":[{"n":"self"}],"o":{"n":"femptr"}}],[11,"ifen","","Bit 5 - IFEN",227,{"i":[{"n":"self"}],"o":{"n":"ifenr"}}],[11,"ilen","","Bit 4 - ILEN",227,{"i":[{"n":"self"}],"o":{"n":"ilenr"}}],[11,"iren","","Bit 3 - IREN",227,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"ifs","","Bit 2 - IFS",227,{"i":[{"n":"self"}],"o":{"n":"ifsr"}}],[11,"ils","","Bit 1 - ILS",227,{"i":[{"n":"self"}],"o":{"n":"ilsr"}}],[11,"irs","","Bit 0 - IRS",227,{"i":[{"n":"self"}],"o":{"n":"irsr"}}],[11,"reset_value","","Reset value of the register",228,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",228,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ifen","","Bit 5 - IFEN",228,{"i":[{"n":"self"}],"o":{"n":"_ifenw"}}],[11,"ilen","","Bit 4 - ILEN",228,{"i":[{"n":"self"}],"o":{"n":"_ilenw"}}],[11,"iren","","Bit 3 - IREN",228,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"ifs","","Bit 2 - IFS",228,{"i":[{"n":"self"}],"o":{"n":"_ifsw"}}],[11,"ils","","Bit 1 - ILS",228,{"i":[{"n":"self"}],"o":{"n":"_ilsw"}}],[11,"irs","","Bit 0 - IRS",228,{"i":[{"n":"self"}],"o":{"n":"_irsw"}}],[0,"pmem2","stm32f103xx::fsmc","Common memory space timing register 2",null,null],[3,"R","stm32f103xx::fsmc::pmem2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MEMHIZXR","","Value of the field",null,null],[3,"MEMHOLDXR","","Value of the field",null,null],[3,"MEMWAITXR","","Value of the field",null,null],[3,"MEMSETXR","","Value of the field",null,null],[3,"_MEMHIZXW","","Proxy",null,null],[3,"_MEMHOLDXW","","Proxy",null,null],[3,"_MEMWAITXW","","Proxy",null,null],[3,"_MEMSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",229,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",229,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",229,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",229,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pmem2","Value of the field as raw bits",230,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",231,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",232,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",233,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",234,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",235,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",236,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",237,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",238,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",238,{"i":[{"n":"self"}],"o":{"n":"memhizxr"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",238,{"i":[{"n":"self"}],"o":{"n":"memholdxr"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",238,{"i":[{"n":"self"}],"o":{"n":"memwaitxr"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",238,{"i":[{"n":"self"}],"o":{"n":"memsetxr"}}],[11,"reset_value","","Reset value of the register",239,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",239,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",239,{"i":[{"n":"self"}],"o":{"n":"_memhizxw"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",239,{"i":[{"n":"self"}],"o":{"n":"_memholdxw"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",239,{"i":[{"n":"self"}],"o":{"n":"_memwaitxw"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",239,{"i":[{"n":"self"}],"o":{"n":"_memsetxw"}}],[0,"patt2","stm32f103xx::fsmc","Attribute memory space timing register 2",null,null],[3,"R","stm32f103xx::fsmc::patt2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ATTHIZXR","","Value of the field",null,null],[3,"ATTHOLDXR","","Value of the field",null,null],[3,"ATTWAITXR","","Value of the field",null,null],[3,"ATTSETXR","","Value of the field",null,null],[3,"_ATTHIZXW","","Proxy",null,null],[3,"_ATTHOLDXW","","Proxy",null,null],[3,"_ATTWAITXW","","Proxy",null,null],[3,"_ATTSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",240,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",240,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",240,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",240,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::patt2","Value of the field as raw bits",241,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",242,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",243,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",244,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",245,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",246,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",247,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",248,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",249,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"atthizx","","Bits 24:31 - Attribute memory x databus HiZ time",249,{"i":[{"n":"self"}],"o":{"n":"atthizxr"}}],[11,"attholdx","","Bits 16:23 - Attribute memory x hold time",249,{"i":[{"n":"self"}],"o":{"n":"attholdxr"}}],[11,"attwaitx","","Bits 8:15 - Attribute memory x wait time",249,{"i":[{"n":"self"}],"o":{"n":"attwaitxr"}}],[11,"attsetx","","Bits 0:7 - Attribute memory x setup time",249,{"i":[{"n":"self"}],"o":{"n":"attsetxr"}}],[11,"reset_value","","Reset value of the register",250,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",250,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"atthizx","","Bits 24:31 - Attribute memory x databus HiZ time",250,{"i":[{"n":"self"}],"o":{"n":"_atthizxw"}}],[11,"attholdx","","Bits 16:23 - Attribute memory x hold time",250,{"i":[{"n":"self"}],"o":{"n":"_attholdxw"}}],[11,"attwaitx","","Bits 8:15 - Attribute memory x wait time",250,{"i":[{"n":"self"}],"o":{"n":"_attwaitxw"}}],[11,"attsetx","","Bits 0:7 - Attribute memory x setup time",250,{"i":[{"n":"self"}],"o":{"n":"_attsetxw"}}],[0,"eccr2","stm32f103xx::fsmc","ECC result register 2",null,null],[3,"R","stm32f103xx::fsmc::eccr2","Value read from the register",null,null],[3,"ECCXR","","Value of the field",null,null],[11,"read","stm32f103xx::fsmc","Reads the contents of the register",251,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::fsmc::eccr2","Value of the field as raw bits",252,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",253,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eccx","","Bits 0:31 - ECC result",253,{"i":[{"n":"self"}],"o":{"n":"eccxr"}}],[0,"pcr3","stm32f103xx::fsmc","PC Card/NAND Flash control register 3",null,null],[3,"R","stm32f103xx::fsmc::pcr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ECCPSR","","Value of the field",null,null],[3,"TARR","","Value of the field",null,null],[3,"TCLRR","","Value of the field",null,null],[3,"ECCENR","","Value of the field",null,null],[3,"PWIDR","","Value of the field",null,null],[3,"PTYPR","","Value of the field",null,null],[3,"PBKENR","","Value of the field",null,null],[3,"PWAITENR","","Value of the field",null,null],[3,"_ECCPSW","","Proxy",null,null],[3,"_TARW","","Proxy",null,null],[3,"_TCLRW","","Proxy",null,null],[3,"_ECCENW","","Proxy",null,null],[3,"_PWIDW","","Proxy",null,null],[3,"_PTYPW","","Proxy",null,null],[3,"_PBKENW","","Proxy",null,null],[3,"_PWAITENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",254,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",254,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",254,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",254,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pcr3","Value of the field as raw bits",255,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",256,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",257,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",259,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",263,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",264,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",265,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",266,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",267,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",268,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",268,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",268,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",269,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",269,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",269,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",270,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",270,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",270,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",271,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eccps","","Bits 17:19 - ECCPS",271,{"i":[{"n":"self"}],"o":{"n":"eccpsr"}}],[11,"tar","","Bits 13:16 - TAR",271,{"i":[{"n":"self"}],"o":{"n":"tarr"}}],[11,"tclr","","Bits 9:12 - TCLR",271,{"i":[{"n":"self"}],"o":{"n":"tclrr"}}],[11,"eccen","","Bit 6 - ECCEN",271,{"i":[{"n":"self"}],"o":{"n":"eccenr"}}],[11,"pwid","","Bits 4:5 - PWID",271,{"i":[{"n":"self"}],"o":{"n":"pwidr"}}],[11,"ptyp","","Bit 3 - PTYP",271,{"i":[{"n":"self"}],"o":{"n":"ptypr"}}],[11,"pbken","","Bit 2 - PBKEN",271,{"i":[{"n":"self"}],"o":{"n":"pbkenr"}}],[11,"pwaiten","","Bit 1 - PWAITEN",271,{"i":[{"n":"self"}],"o":{"n":"pwaitenr"}}],[11,"reset_value","","Reset value of the register",272,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",272,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eccps","","Bits 17:19 - ECCPS",272,{"i":[{"n":"self"}],"o":{"n":"_eccpsw"}}],[11,"tar","","Bits 13:16 - TAR",272,{"i":[{"n":"self"}],"o":{"n":"_tarw"}}],[11,"tclr","","Bits 9:12 - TCLR",272,{"i":[{"n":"self"}],"o":{"n":"_tclrw"}}],[11,"eccen","","Bit 6 - ECCEN",272,{"i":[{"n":"self"}],"o":{"n":"_eccenw"}}],[11,"pwid","","Bits 4:5 - PWID",272,{"i":[{"n":"self"}],"o":{"n":"_pwidw"}}],[11,"ptyp","","Bit 3 - PTYP",272,{"i":[{"n":"self"}],"o":{"n":"_ptypw"}}],[11,"pbken","","Bit 2 - PBKEN",272,{"i":[{"n":"self"}],"o":{"n":"_pbkenw"}}],[11,"pwaiten","","Bit 1 - PWAITEN",272,{"i":[{"n":"self"}],"o":{"n":"_pwaitenw"}}],[0,"sr3","stm32f103xx::fsmc","FIFO status and interrupt register 3",null,null],[3,"R","stm32f103xx::fsmc::sr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FEMPTR","","Value of the field",null,null],[3,"IFENR","","Value of the field",null,null],[3,"ILENR","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"IFSR","","Value of the field",null,null],[3,"ILSR","","Value of the field",null,null],[3,"IRSR","","Value of the field",null,null],[3,"_IFENW","","Proxy",null,null],[3,"_ILENW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_IFSW","","Proxy",null,null],[3,"_ILSW","","Proxy",null,null],[3,"_IRSW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",273,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",273,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",273,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",273,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::sr3","Value of the field as raw bits",274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",281,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",282,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",282,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",282,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",283,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",283,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",283,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",284,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",284,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",284,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",285,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",285,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",285,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",286,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",286,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",286,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",287,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fempt","","Bit 6 - FEMPT",287,{"i":[{"n":"self"}],"o":{"n":"femptr"}}],[11,"ifen","","Bit 5 - IFEN",287,{"i":[{"n":"self"}],"o":{"n":"ifenr"}}],[11,"ilen","","Bit 4 - ILEN",287,{"i":[{"n":"self"}],"o":{"n":"ilenr"}}],[11,"iren","","Bit 3 - IREN",287,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"ifs","","Bit 2 - IFS",287,{"i":[{"n":"self"}],"o":{"n":"ifsr"}}],[11,"ils","","Bit 1 - ILS",287,{"i":[{"n":"self"}],"o":{"n":"ilsr"}}],[11,"irs","","Bit 0 - IRS",287,{"i":[{"n":"self"}],"o":{"n":"irsr"}}],[11,"reset_value","","Reset value of the register",288,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",288,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ifen","","Bit 5 - IFEN",288,{"i":[{"n":"self"}],"o":{"n":"_ifenw"}}],[11,"ilen","","Bit 4 - ILEN",288,{"i":[{"n":"self"}],"o":{"n":"_ilenw"}}],[11,"iren","","Bit 3 - IREN",288,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"ifs","","Bit 2 - IFS",288,{"i":[{"n":"self"}],"o":{"n":"_ifsw"}}],[11,"ils","","Bit 1 - ILS",288,{"i":[{"n":"self"}],"o":{"n":"_ilsw"}}],[11,"irs","","Bit 0 - IRS",288,{"i":[{"n":"self"}],"o":{"n":"_irsw"}}],[0,"pmem3","stm32f103xx::fsmc","Common memory space timing register 3",null,null],[3,"R","stm32f103xx::fsmc::pmem3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MEMHIZXR","","Value of the field",null,null],[3,"MEMHOLDXR","","Value of the field",null,null],[3,"MEMWAITXR","","Value of the field",null,null],[3,"MEMSETXR","","Value of the field",null,null],[3,"_MEMHIZXW","","Proxy",null,null],[3,"_MEMHOLDXW","","Proxy",null,null],[3,"_MEMWAITXW","","Proxy",null,null],[3,"_MEMSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",289,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",289,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",289,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",289,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pmem3","Value of the field as raw bits",290,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",291,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",292,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",293,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",294,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",295,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",296,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",297,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",298,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",298,{"i":[{"n":"self"}],"o":{"n":"memhizxr"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",298,{"i":[{"n":"self"}],"o":{"n":"memholdxr"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",298,{"i":[{"n":"self"}],"o":{"n":"memwaitxr"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",298,{"i":[{"n":"self"}],"o":{"n":"memsetxr"}}],[11,"reset_value","","Reset value of the register",299,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",299,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",299,{"i":[{"n":"self"}],"o":{"n":"_memhizxw"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",299,{"i":[{"n":"self"}],"o":{"n":"_memholdxw"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",299,{"i":[{"n":"self"}],"o":{"n":"_memwaitxw"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",299,{"i":[{"n":"self"}],"o":{"n":"_memsetxw"}}],[0,"patt3","stm32f103xx::fsmc","Attribute memory space timing register 3",null,null],[3,"R","stm32f103xx::fsmc::patt3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ATTHIZXR","","Value of the field",null,null],[3,"ATTHOLDXR","","Value of the field",null,null],[3,"ATTWAITXR","","Value of the field",null,null],[3,"ATTSETXR","","Value of the field",null,null],[3,"_ATTHIZXW","","Proxy",null,null],[3,"_ATTHOLDXW","","Proxy",null,null],[3,"_ATTWAITXW","","Proxy",null,null],[3,"_ATTSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",300,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",300,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",300,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",300,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::patt3","Value of the field as raw bits",301,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",302,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",303,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",304,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",305,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",306,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",307,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",308,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",309,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"atthizx","","Bits 24:31 - ATTHIZx",309,{"i":[{"n":"self"}],"o":{"n":"atthizxr"}}],[11,"attholdx","","Bits 16:23 - ATTHOLDx",309,{"i":[{"n":"self"}],"o":{"n":"attholdxr"}}],[11,"attwaitx","","Bits 8:15 - ATTWAITx",309,{"i":[{"n":"self"}],"o":{"n":"attwaitxr"}}],[11,"attsetx","","Bits 0:7 - ATTSETx",309,{"i":[{"n":"self"}],"o":{"n":"attsetxr"}}],[11,"reset_value","","Reset value of the register",310,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",310,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"atthizx","","Bits 24:31 - ATTHIZx",310,{"i":[{"n":"self"}],"o":{"n":"_atthizxw"}}],[11,"attholdx","","Bits 16:23 - ATTHOLDx",310,{"i":[{"n":"self"}],"o":{"n":"_attholdxw"}}],[11,"attwaitx","","Bits 8:15 - ATTWAITx",310,{"i":[{"n":"self"}],"o":{"n":"_attwaitxw"}}],[11,"attsetx","","Bits 0:7 - ATTSETx",310,{"i":[{"n":"self"}],"o":{"n":"_attsetxw"}}],[0,"eccr3","stm32f103xx::fsmc","ECC result register 3",null,null],[3,"R","stm32f103xx::fsmc::eccr3","Value read from the register",null,null],[3,"ECCXR","","Value of the field",null,null],[11,"read","stm32f103xx::fsmc","Reads the contents of the register",311,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::fsmc::eccr3","Value of the field as raw bits",312,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",313,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eccx","","Bits 0:31 - ECCx",313,{"i":[{"n":"self"}],"o":{"n":"eccxr"}}],[0,"pcr4","stm32f103xx::fsmc","PC Card/NAND Flash control register 4",null,null],[3,"R","stm32f103xx::fsmc::pcr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ECCPSR","","Value of the field",null,null],[3,"TARR","","Value of the field",null,null],[3,"TCLRR","","Value of the field",null,null],[3,"ECCENR","","Value of the field",null,null],[3,"PWIDR","","Value of the field",null,null],[3,"PTYPR","","Value of the field",null,null],[3,"PBKENR","","Value of the field",null,null],[3,"PWAITENR","","Value of the field",null,null],[3,"_ECCPSW","","Proxy",null,null],[3,"_TARW","","Proxy",null,null],[3,"_TCLRW","","Proxy",null,null],[3,"_ECCENW","","Proxy",null,null],[3,"_PWIDW","","Proxy",null,null],[3,"_PTYPW","","Proxy",null,null],[3,"_PBKENW","","Proxy",null,null],[3,"_PWAITENW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",314,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",314,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",314,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",314,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pcr4","Value of the field as raw bits",315,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",316,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",317,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",319,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",323,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",324,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",325,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",326,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",327,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",328,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",329,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",330,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",331,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eccps","","Bits 17:19 - ECCPS",331,{"i":[{"n":"self"}],"o":{"n":"eccpsr"}}],[11,"tar","","Bits 13:16 - TAR",331,{"i":[{"n":"self"}],"o":{"n":"tarr"}}],[11,"tclr","","Bits 9:12 - TCLR",331,{"i":[{"n":"self"}],"o":{"n":"tclrr"}}],[11,"eccen","","Bit 6 - ECCEN",331,{"i":[{"n":"self"}],"o":{"n":"eccenr"}}],[11,"pwid","","Bits 4:5 - PWID",331,{"i":[{"n":"self"}],"o":{"n":"pwidr"}}],[11,"ptyp","","Bit 3 - PTYP",331,{"i":[{"n":"self"}],"o":{"n":"ptypr"}}],[11,"pbken","","Bit 2 - PBKEN",331,{"i":[{"n":"self"}],"o":{"n":"pbkenr"}}],[11,"pwaiten","","Bit 1 - PWAITEN",331,{"i":[{"n":"self"}],"o":{"n":"pwaitenr"}}],[11,"reset_value","","Reset value of the register",332,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",332,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eccps","","Bits 17:19 - ECCPS",332,{"i":[{"n":"self"}],"o":{"n":"_eccpsw"}}],[11,"tar","","Bits 13:16 - TAR",332,{"i":[{"n":"self"}],"o":{"n":"_tarw"}}],[11,"tclr","","Bits 9:12 - TCLR",332,{"i":[{"n":"self"}],"o":{"n":"_tclrw"}}],[11,"eccen","","Bit 6 - ECCEN",332,{"i":[{"n":"self"}],"o":{"n":"_eccenw"}}],[11,"pwid","","Bits 4:5 - PWID",332,{"i":[{"n":"self"}],"o":{"n":"_pwidw"}}],[11,"ptyp","","Bit 3 - PTYP",332,{"i":[{"n":"self"}],"o":{"n":"_ptypw"}}],[11,"pbken","","Bit 2 - PBKEN",332,{"i":[{"n":"self"}],"o":{"n":"_pbkenw"}}],[11,"pwaiten","","Bit 1 - PWAITEN",332,{"i":[{"n":"self"}],"o":{"n":"_pwaitenw"}}],[0,"sr4","stm32f103xx::fsmc","FIFO status and interrupt register 4",null,null],[3,"R","stm32f103xx::fsmc::sr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FEMPTR","","Value of the field",null,null],[3,"IFENR","","Value of the field",null,null],[3,"ILENR","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"IFSR","","Value of the field",null,null],[3,"ILSR","","Value of the field",null,null],[3,"IRSR","","Value of the field",null,null],[3,"_IFENW","","Proxy",null,null],[3,"_ILENW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_IFSW","","Proxy",null,null],[3,"_ILSW","","Proxy",null,null],[3,"_IRSW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",333,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",333,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",333,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",333,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::fsmc::sr4","Value of the field as raw bits",334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",341,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",341,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",341,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",342,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",342,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",342,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",343,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",344,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",344,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",344,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",345,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",345,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",345,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",346,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",346,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",346,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",347,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fempt","","Bit 6 - FEMPT",347,{"i":[{"n":"self"}],"o":{"n":"femptr"}}],[11,"ifen","","Bit 5 - IFEN",347,{"i":[{"n":"self"}],"o":{"n":"ifenr"}}],[11,"ilen","","Bit 4 - ILEN",347,{"i":[{"n":"self"}],"o":{"n":"ilenr"}}],[11,"iren","","Bit 3 - IREN",347,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"ifs","","Bit 2 - IFS",347,{"i":[{"n":"self"}],"o":{"n":"ifsr"}}],[11,"ils","","Bit 1 - ILS",347,{"i":[{"n":"self"}],"o":{"n":"ilsr"}}],[11,"irs","","Bit 0 - IRS",347,{"i":[{"n":"self"}],"o":{"n":"irsr"}}],[11,"reset_value","","Reset value of the register",348,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",348,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ifen","","Bit 5 - IFEN",348,{"i":[{"n":"self"}],"o":{"n":"_ifenw"}}],[11,"ilen","","Bit 4 - ILEN",348,{"i":[{"n":"self"}],"o":{"n":"_ilenw"}}],[11,"iren","","Bit 3 - IREN",348,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"ifs","","Bit 2 - IFS",348,{"i":[{"n":"self"}],"o":{"n":"_ifsw"}}],[11,"ils","","Bit 1 - ILS",348,{"i":[{"n":"self"}],"o":{"n":"_ilsw"}}],[11,"irs","","Bit 0 - IRS",348,{"i":[{"n":"self"}],"o":{"n":"_irsw"}}],[0,"pmem4","stm32f103xx::fsmc","Common memory space timing register 4",null,null],[3,"R","stm32f103xx::fsmc::pmem4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MEMHIZXR","","Value of the field",null,null],[3,"MEMHOLDXR","","Value of the field",null,null],[3,"MEMWAITXR","","Value of the field",null,null],[3,"MEMSETXR","","Value of the field",null,null],[3,"_MEMHIZXW","","Proxy",null,null],[3,"_MEMHOLDXW","","Proxy",null,null],[3,"_MEMWAITXW","","Proxy",null,null],[3,"_MEMSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",349,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",349,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",349,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",349,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pmem4","Value of the field as raw bits",350,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",351,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",352,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",353,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",354,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",355,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",356,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",357,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",358,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",358,{"i":[{"n":"self"}],"o":{"n":"memhizxr"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",358,{"i":[{"n":"self"}],"o":{"n":"memholdxr"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",358,{"i":[{"n":"self"}],"o":{"n":"memwaitxr"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",358,{"i":[{"n":"self"}],"o":{"n":"memsetxr"}}],[11,"reset_value","","Reset value of the register",359,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",359,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"memhizx","","Bits 24:31 - MEMHIZx",359,{"i":[{"n":"self"}],"o":{"n":"_memhizxw"}}],[11,"memholdx","","Bits 16:23 - MEMHOLDx",359,{"i":[{"n":"self"}],"o":{"n":"_memholdxw"}}],[11,"memwaitx","","Bits 8:15 - MEMWAITx",359,{"i":[{"n":"self"}],"o":{"n":"_memwaitxw"}}],[11,"memsetx","","Bits 0:7 - MEMSETx",359,{"i":[{"n":"self"}],"o":{"n":"_memsetxw"}}],[0,"patt4","stm32f103xx::fsmc","Attribute memory space timing register 4",null,null],[3,"R","stm32f103xx::fsmc::patt4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ATTHIZXR","","Value of the field",null,null],[3,"ATTHOLDXR","","Value of the field",null,null],[3,"ATTWAITXR","","Value of the field",null,null],[3,"ATTSETXR","","Value of the field",null,null],[3,"_ATTHIZXW","","Proxy",null,null],[3,"_ATTHOLDXW","","Proxy",null,null],[3,"_ATTWAITXW","","Proxy",null,null],[3,"_ATTSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",360,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",360,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",360,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",360,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::patt4","Value of the field as raw bits",361,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",362,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",363,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",364,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",365,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",366,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",367,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",368,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",369,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"atthizx","","Bits 24:31 - ATTHIZx",369,{"i":[{"n":"self"}],"o":{"n":"atthizxr"}}],[11,"attholdx","","Bits 16:23 - ATTHOLDx",369,{"i":[{"n":"self"}],"o":{"n":"attholdxr"}}],[11,"attwaitx","","Bits 8:15 - ATTWAITx",369,{"i":[{"n":"self"}],"o":{"n":"attwaitxr"}}],[11,"attsetx","","Bits 0:7 - ATTSETx",369,{"i":[{"n":"self"}],"o":{"n":"attsetxr"}}],[11,"reset_value","","Reset value of the register",370,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",370,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"atthizx","","Bits 24:31 - ATTHIZx",370,{"i":[{"n":"self"}],"o":{"n":"_atthizxw"}}],[11,"attholdx","","Bits 16:23 - ATTHOLDx",370,{"i":[{"n":"self"}],"o":{"n":"_attholdxw"}}],[11,"attwaitx","","Bits 8:15 - ATTWAITx",370,{"i":[{"n":"self"}],"o":{"n":"_attwaitxw"}}],[11,"attsetx","","Bits 0:7 - ATTSETx",370,{"i":[{"n":"self"}],"o":{"n":"_attsetxw"}}],[0,"pio4","stm32f103xx::fsmc","I/O space timing register 4",null,null],[3,"R","stm32f103xx::fsmc::pio4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IOHIZXR","","Value of the field",null,null],[3,"IOHOLDXR","","Value of the field",null,null],[3,"IOWAITXR","","Value of the field",null,null],[3,"IOSETXR","","Value of the field",null,null],[3,"_IOHIZXW","","Proxy",null,null],[3,"_IOHOLDXW","","Proxy",null,null],[3,"_IOWAITXW","","Proxy",null,null],[3,"_IOSETXW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",371,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",371,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",371,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",371,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::pio4","Value of the field as raw bits",372,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",373,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",374,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",375,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",376,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",377,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",378,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",379,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",380,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"iohizx","","Bits 24:31 - IOHIZx",380,{"i":[{"n":"self"}],"o":{"n":"iohizxr"}}],[11,"ioholdx","","Bits 16:23 - IOHOLDx",380,{"i":[{"n":"self"}],"o":{"n":"ioholdxr"}}],[11,"iowaitx","","Bits 8:15 - IOWAITx",380,{"i":[{"n":"self"}],"o":{"n":"iowaitxr"}}],[11,"iosetx","","Bits 0:7 - IOSETx",380,{"i":[{"n":"self"}],"o":{"n":"iosetxr"}}],[11,"reset_value","","Reset value of the register",381,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",381,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"iohizx","","Bits 24:31 - IOHIZx",381,{"i":[{"n":"self"}],"o":{"n":"_iohizxw"}}],[11,"ioholdx","","Bits 16:23 - IOHOLDx",381,{"i":[{"n":"self"}],"o":{"n":"_ioholdxw"}}],[11,"iowaitx","","Bits 8:15 - IOWAITx",381,{"i":[{"n":"self"}],"o":{"n":"_iowaitxw"}}],[11,"iosetx","","Bits 0:7 - IOSETx",381,{"i":[{"n":"self"}],"o":{"n":"_iosetxw"}}],[0,"bwtr1","stm32f103xx::fsmc","SRAM/NOR-Flash write timing registers 1",null,null],[3,"R","stm32f103xx::fsmc::bwtr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",382,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",382,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",382,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",382,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::bwtr1","Value of the field as raw bits",383,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",384,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",385,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",386,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",387,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",388,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",389,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",390,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",391,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",392,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",393,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",394,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",395,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",395,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",395,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",395,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"datast","","Bits 8:15 - DATAST",395,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",395,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",395,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",396,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",396,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",396,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",396,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",396,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"datast","","Bits 8:15 - DATAST",396,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",396,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",396,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bwtr2","stm32f103xx::fsmc","SRAM/NOR-Flash write timing registers 2",null,null],[3,"R","stm32f103xx::fsmc::bwtr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",397,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",397,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",397,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",397,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::bwtr2","Value of the field as raw bits",398,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",399,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",400,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",401,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",402,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",403,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",404,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",405,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",406,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",407,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",408,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",409,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",410,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",410,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",410,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",410,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"datast","","Bits 8:15 - DATAST",410,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",410,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",410,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",411,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",411,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",411,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",411,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",411,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"datast","","Bits 8:15 - DATAST",411,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",411,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",411,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bwtr3","stm32f103xx::fsmc","SRAM/NOR-Flash write timing registers 3",null,null],[3,"R","stm32f103xx::fsmc::bwtr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",412,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",412,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",412,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",412,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::bwtr3","Value of the field as raw bits",413,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",414,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",415,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",416,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",417,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",418,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",419,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",420,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",421,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",422,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",423,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",424,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",425,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",425,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",425,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",425,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"datast","","Bits 8:15 - DATAST",425,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",425,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",425,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",426,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",426,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",426,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",426,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",426,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"datast","","Bits 8:15 - DATAST",426,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",426,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",426,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"bwtr4","stm32f103xx::fsmc","SRAM/NOR-Flash write timing registers 4",null,null],[3,"R","stm32f103xx::fsmc::bwtr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ACCMODR","","Value of the field",null,null],[3,"DATLATR","","Value of the field",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"DATASTR","","Value of the field",null,null],[3,"ADDHLDR","","Value of the field",null,null],[3,"ADDSETR","","Value of the field",null,null],[3,"_ACCMODW","","Proxy",null,null],[3,"_DATLATW","","Proxy",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_DATASTW","","Proxy",null,null],[3,"_ADDHLDW","","Proxy",null,null],[3,"_ADDSETW","","Proxy",null,null],[11,"modify","stm32f103xx::fsmc","Modifies the contents of the register",427,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",427,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",427,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",427,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::fsmc::bwtr4","Value of the field as raw bits",428,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",429,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",430,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",431,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",432,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",433,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",434,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",435,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",436,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",437,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",438,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",439,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",440,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"accmod","","Bits 28:29 - ACCMOD",440,{"i":[{"n":"self"}],"o":{"n":"accmodr"}}],[11,"datlat","","Bits 24:27 - DATLAT",440,{"i":[{"n":"self"}],"o":{"n":"datlatr"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",440,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"datast","","Bits 8:15 - DATAST",440,{"i":[{"n":"self"}],"o":{"n":"datastr"}}],[11,"addhld","","Bits 4:7 - ADDHLD",440,{"i":[{"n":"self"}],"o":{"n":"addhldr"}}],[11,"addset","","Bits 0:3 - ADDSET",440,{"i":[{"n":"self"}],"o":{"n":"addsetr"}}],[11,"reset_value","","Reset value of the register",441,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",441,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"accmod","","Bits 28:29 - ACCMOD",441,{"i":[{"n":"self"}],"o":{"n":"_accmodw"}}],[11,"datlat","","Bits 24:27 - DATLAT",441,{"i":[{"n":"self"}],"o":{"n":"_datlatw"}}],[11,"clkdiv","","Bits 20:23 - CLKDIV",441,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"datast","","Bits 8:15 - DATAST",441,{"i":[{"n":"self"}],"o":{"n":"_datastw"}}],[11,"addhld","","Bits 4:7 - ADDHLD",441,{"i":[{"n":"self"}],"o":{"n":"_addhldw"}}],[11,"addset","","Bits 0:3 - ADDSET",441,{"i":[{"n":"self"}],"o":{"n":"_addsetw"}}],[0,"pwr","stm32f103xx","Power control",null,null],[3,"RegisterBlock","stm32f103xx::pwr","Register block",null,null],[12,"cr","","0x00 - Power control register (PWR_CR)",442,null],[12,"csr","","0x04 - Power control register (PWR_CR)",442,null],[3,"CR","","Power control register (PWR_CR)",null,null],[3,"CSR","","Power control register (PWR_CR)",null,null],[0,"cr","","Power control register (PWR_CR)",null,null],[3,"R","stm32f103xx::pwr::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LPDSR","","Value of the field",null,null],[3,"PDDSR","","Value of the field",null,null],[3,"CWUFR","","Value of the field",null,null],[3,"CSBFR","","Value of the field",null,null],[3,"PVDER","","Value of the field",null,null],[3,"PLSR","","Value of the field",null,null],[3,"DBPR","","Value of the field",null,null],[3,"_LPDSW","","Proxy",null,null],[3,"_PDDSW","","Proxy",null,null],[3,"_CWUFW","","Proxy",null,null],[3,"_CSBFW","","Proxy",null,null],[3,"_PVDEW","","Proxy",null,null],[3,"_PLSW","","Proxy",null,null],[3,"_DBPW","","Proxy",null,null],[11,"modify","stm32f103xx::pwr","Modifies the contents of the register",443,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",443,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",443,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",443,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::pwr::cr","Value of the field as raw bits",444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",447,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",447,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",447,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",448,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",448,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",448,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",449,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",451,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",452,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",453,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",453,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",453,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",454,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",454,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",454,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",455,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",455,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",455,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",456,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",457,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",458,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lpds","","Bit 0 - Low Power Deep Sleep",458,{"i":[{"n":"self"}],"o":{"n":"lpdsr"}}],[11,"pdds","","Bit 1 - Power Down Deep Sleep",458,{"i":[{"n":"self"}],"o":{"n":"pddsr"}}],[11,"cwuf","","Bit 2 - Clear Wake-up Flag",458,{"i":[{"n":"self"}],"o":{"n":"cwufr"}}],[11,"csbf","","Bit 3 - Clear STANDBY Flag",458,{"i":[{"n":"self"}],"o":{"n":"csbfr"}}],[11,"pvde","","Bit 4 - Power Voltage Detector Enable",458,{"i":[{"n":"self"}],"o":{"n":"pvder"}}],[11,"pls","","Bits 5:7 - PVD Level Selection",458,{"i":[{"n":"self"}],"o":{"n":"plsr"}}],[11,"dbp","","Bit 8 - Disable Backup Domain write protection",458,{"i":[{"n":"self"}],"o":{"n":"dbpr"}}],[11,"reset_value","","Reset value of the register",459,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",459,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lpds","","Bit 0 - Low Power Deep Sleep",459,{"i":[{"n":"self"}],"o":{"n":"_lpdsw"}}],[11,"pdds","","Bit 1 - Power Down Deep Sleep",459,{"i":[{"n":"self"}],"o":{"n":"_pddsw"}}],[11,"cwuf","","Bit 2 - Clear Wake-up Flag",459,{"i":[{"n":"self"}],"o":{"n":"_cwufw"}}],[11,"csbf","","Bit 3 - Clear STANDBY Flag",459,{"i":[{"n":"self"}],"o":{"n":"_csbfw"}}],[11,"pvde","","Bit 4 - Power Voltage Detector Enable",459,{"i":[{"n":"self"}],"o":{"n":"_pvdew"}}],[11,"pls","","Bits 5:7 - PVD Level Selection",459,{"i":[{"n":"self"}],"o":{"n":"_plsw"}}],[11,"dbp","","Bit 8 - Disable Backup Domain write protection",459,{"i":[{"n":"self"}],"o":{"n":"_dbpw"}}],[0,"csr","stm32f103xx::pwr","Power control register (PWR_CR)",null,null],[3,"R","stm32f103xx::pwr::csr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"WUFR","","Value of the field",null,null],[3,"SBFR","","Value of the field",null,null],[3,"PVDOR","","Value of the field",null,null],[3,"EWUPR","","Value of the field",null,null],[3,"_EWUPW","","Proxy",null,null],[11,"modify","stm32f103xx::pwr","Modifies the contents of the register",460,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",460,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",460,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",460,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::pwr::csr","Value of the field as raw bits",461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",465,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",466,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"wuf","","Bit 0 - Wake-Up Flag",466,{"i":[{"n":"self"}],"o":{"n":"wufr"}}],[11,"sbf","","Bit 1 - STANDBY Flag",466,{"i":[{"n":"self"}],"o":{"n":"sbfr"}}],[11,"pvdo","","Bit 2 - PVD Output",466,{"i":[{"n":"self"}],"o":{"n":"pvdor"}}],[11,"ewup","","Bit 8 - Enable WKUP pin",466,{"i":[{"n":"self"}],"o":{"n":"ewupr"}}],[11,"reset_value","","Reset value of the register",467,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",467,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ewup","","Bit 8 - Enable WKUP pin",467,{"i":[{"n":"self"}],"o":{"n":"_ewupw"}}],[0,"rcc","stm32f103xx","Reset and clock control",null,null],[3,"RegisterBlock","stm32f103xx::rcc","Register block",null,null],[12,"cr","","0x00 - Clock control register",468,null],[12,"cfgr","","0x04 - Clock configuration register (RCC_CFGR)",468,null],[12,"cir","","0x08 - Clock interrupt register (RCC_CIR)",468,null],[12,"apb2rstr","","0x0c - APB2 peripheral reset register (RCC_APB2RSTR)",468,null],[12,"apb1rstr","","0x10 - APB1 peripheral reset register (RCC_APB1RSTR)",468,null],[12,"ahbenr","","0x14 - AHB Peripheral Clock enable register (RCC_AHBENR)",468,null],[12,"apb2enr","","0x18 - APB2 peripheral clock enable register (RCC_APB2ENR)",468,null],[12,"apb1enr","","0x1c - APB1 peripheral clock enable register (RCC_APB1ENR)",468,null],[12,"bdcr","","0x20 - Backup domain control register (RCC_BDCR)",468,null],[12,"csr","","0x24 - Control/status register (RCC_CSR)",468,null],[3,"CR","","Clock control register",null,null],[3,"CFGR","","Clock configuration register (RCC_CFGR)",null,null],[3,"CIR","","Clock interrupt register (RCC_CIR)",null,null],[3,"APB2RSTR","","APB2 peripheral reset register (RCC_APB2RSTR)",null,null],[3,"APB1RSTR","","APB1 peripheral reset register (RCC_APB1RSTR)",null,null],[3,"AHBENR","","AHB Peripheral Clock enable register (RCC_AHBENR)",null,null],[3,"APB2ENR","","APB2 peripheral clock enable register (RCC_APB2ENR)",null,null],[3,"APB1ENR","","APB1 peripheral clock enable register (RCC_APB1ENR)",null,null],[3,"BDCR","","Backup domain control register (RCC_BDCR)",null,null],[3,"CSR","","Control/status register (RCC_CSR)",null,null],[0,"cr","","Clock control register",null,null],[3,"R","stm32f103xx::rcc::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"HSIONR","","Value of the field",null,null],[3,"HSIRDYR","","Value of the field",null,null],[3,"HSITRIMR","","Value of the field",null,null],[3,"HSICALR","","Value of the field",null,null],[3,"CSSONR","","Value of the field",null,null],[3,"_HSIONW","","Proxy",null,null],[3,"_HSITRIMW","","Proxy",null,null],[3,"_HSEONW","","Proxy",null,null],[3,"_HSEBYPW","","Proxy",null,null],[3,"_CSSONW","","Proxy",null,null],[3,"_PLLONW","","Proxy",null,null],[4,"HSEONR","","Possible values of the field `HSEON`",null,null],[13,"DISABLED","","HSE disabled",469,null],[13,"ENABLED","","HSE enabled",469,null],[4,"HSERDYR","","Possible values of the field `HSERDY`",null,null],[13,"NOTREADY","","HSE Not Ready",470,null],[13,"READY","","HSE Ready",470,null],[4,"HSEBYPR","","Possible values of the field `HSEBYP`",null,null],[13,"DISABLED","","external 4-16 MHz oscillator not bypassed",471,null],[13,"ENABLED","","external 4-16 MHz oscillator bypassed with external clock",471,null],[4,"PLLONR","","Possible values of the field `PLLON`",null,null],[13,"DISABLED","","PLL disabled",472,null],[13,"ENABLED","","Pll enabled",472,null],[4,"PLLRDYR","","Possible values of the field `PLLRDY`",null,null],[13,"UNLOCKED","","PLL Unlocked",473,null],[13,"LOCKED","","PLL Locked",473,null],[4,"HSEONW","","Values that can be written to the field `HSEON`",null,null],[13,"DISABLED","","HSE disabled",474,null],[13,"ENABLED","","HSE enabled",474,null],[4,"HSEBYPW","","Values that can be written to the field `HSEBYP`",null,null],[13,"DISABLED","","external 4-16 MHz oscillator not bypassed",475,null],[13,"ENABLED","","external 4-16 MHz oscillator bypassed with external clock",475,null],[4,"PLLONW","","Values that can be written to the field `PLLON`",null,null],[13,"DISABLED","","PLL disabled",476,null],[13,"ENABLED","","Pll enabled",476,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",477,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",477,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",477,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",477,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::cr","Value of the field as raw bits",478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",480,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",481,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"clone","","",469,{"i":[{"n":"self"}],"o":{"n":"hseonr"}}],[11,"fmt","","",469,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",469,{"i":[{"n":"self"},{"n":"hseonr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",470,{"i":[{"n":"self"}],"o":{"n":"hserdyr"}}],[11,"fmt","","",470,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",470,{"i":[{"n":"self"},{"n":"hserdyr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_notready","","Checks if the value of the field is `NOTREADY`",470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ready","","Checks if the value of the field is `READY`",470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",471,{"i":[{"n":"self"}],"o":{"n":"hsebypr"}}],[11,"fmt","","",471,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",471,{"i":[{"n":"self"},{"n":"hsebypr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",472,{"i":[{"n":"self"}],"o":{"n":"pllonr"}}],[11,"fmt","","",472,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",472,{"i":[{"n":"self"},{"n":"pllonr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",473,{"i":[{"n":"self"}],"o":{"n":"pllrdyr"}}],[11,"fmt","","",473,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",473,{"i":[{"n":"self"},{"n":"pllrdyr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_unlocked","","Checks if the value of the field is `UNLOCKED`",473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_locked","","Checks if the value of the field is `LOCKED`",473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",483,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",483,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",483,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",484,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",485,{"i":[{"n":"self"},{"n":"hseonw"}],"o":{"n":"w"}}],[11,"disabled","","HSE disabled",485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","HSE enabled",485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",485,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",486,{"i":[{"n":"self"},{"n":"hsebypw"}],"o":{"n":"w"}}],[11,"disabled","","external 4-16 MHz oscillator not bypassed",486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","external 4-16 MHz oscillator bypassed with external clock",486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",486,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",487,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",487,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",487,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",488,{"i":[{"n":"self"},{"n":"pllonw"}],"o":{"n":"w"}}],[11,"disabled","","PLL disabled",488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Pll enabled",488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",488,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",489,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"hsion","","Bit 0 - Internal High Speed clock enable",489,{"i":[{"n":"self"}],"o":{"n":"hsionr"}}],[11,"hsirdy","","Bit 1 - Internal High Speed clock ready flag",489,{"i":[{"n":"self"}],"o":{"n":"hsirdyr"}}],[11,"hsitrim","","Bits 3:7 - Internal High Speed clock trimming",489,{"i":[{"n":"self"}],"o":{"n":"hsitrimr"}}],[11,"hsical","","Bits 8:15 - Internal High Speed clock Calibration",489,{"i":[{"n":"self"}],"o":{"n":"hsicalr"}}],[11,"hseon","","Bit 16 - External High Speed clock enable",489,{"i":[{"n":"self"}],"o":{"n":"hseonr"}}],[11,"hserdy","","Bit 17 - External High Speed clock ready flag",489,{"i":[{"n":"self"}],"o":{"n":"hserdyr"}}],[11,"hsebyp","","Bit 18 - External High Speed clock Bypass",489,{"i":[{"n":"self"}],"o":{"n":"hsebypr"}}],[11,"csson","","Bit 19 - Clock Security System enable",489,{"i":[{"n":"self"}],"o":{"n":"cssonr"}}],[11,"pllon","","Bit 24 - PLL enable",489,{"i":[{"n":"self"}],"o":{"n":"pllonr"}}],[11,"pllrdy","","Bit 25 - PLL clock ready flag",489,{"i":[{"n":"self"}],"o":{"n":"pllrdyr"}}],[11,"reset_value","","Reset value of the register",490,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",490,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"hsion","","Bit 0 - Internal High Speed clock enable",490,{"i":[{"n":"self"}],"o":{"n":"_hsionw"}}],[11,"hsitrim","","Bits 3:7 - Internal High Speed clock trimming",490,{"i":[{"n":"self"}],"o":{"n":"_hsitrimw"}}],[11,"hseon","","Bit 16 - External High Speed clock enable",490,{"i":[{"n":"self"}],"o":{"n":"_hseonw"}}],[11,"hsebyp","","Bit 18 - External High Speed clock Bypass",490,{"i":[{"n":"self"}],"o":{"n":"_hsebypw"}}],[11,"csson","","Bit 19 - Clock Security System enable",490,{"i":[{"n":"self"}],"o":{"n":"_cssonw"}}],[11,"pllon","","Bit 24 - PLL enable",490,{"i":[{"n":"self"}],"o":{"n":"_pllonw"}}],[0,"cfgr","stm32f103xx::rcc","Clock configuration register (RCC_CFGR)",null,null],[3,"R","stm32f103xx::rcc::cfgr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MCOR","","Value of the field",null,null],[3,"_SWW","","Proxy",null,null],[3,"_HPREW","","Proxy",null,null],[3,"_PPRE1W","","Proxy",null,null],[3,"_PPRE2W","","Proxy",null,null],[3,"_ADCPREW","","Proxy",null,null],[3,"_PLLSRCW","","Proxy",null,null],[3,"_PLLXTPREW","","Proxy",null,null],[3,"_PLLMULW","","Proxy",null,null],[3,"_USBPREW","","Proxy",null,null],[3,"_MCOW","","Proxy",null,null],[4,"SWR","","Possible values of the field `SW`",null,null],[13,"HSI","","HSI selected as system clock",491,null],[13,"HSE","","HSE selected as system clock",491,null],[13,"PLL","","PLL selected as system clock",491,null],[13,"_Reserved","","Reserved",491,null],[4,"SWSR","","Possible values of the field `SWS`",null,null],[13,"HSI","","HSI selected as system clock",492,null],[13,"HSE","","HSE selected as system clock",492,null],[13,"PLL","","PLL selected as system clock",492,null],[13,"_Reserved","","Reserved",492,null],[4,"HPRER","","Possible values of the field `HPRE`",null,null],[13,"NODIV","","SYSCLK not divided",493,null],[13,"DIV2","","SYSCLK divided by 2",493,null],[13,"DIV4","","SYSCLK divided by 4",493,null],[13,"DIV8","","SYSCLK divided by 8",493,null],[13,"DIV16","","SYSCLK divided by 16",493,null],[13,"DIV64","","SYSCLK divided by 64",493,null],[13,"DIV128","","SYSCLK divided by 128",493,null],[13,"DIV256","","SYSCLK divided by 256",493,null],[13,"DIV512","","SYSCLK divided by 512",493,null],[13,"_Reserved","","Reserved",493,null],[4,"PPRE1R","","Possible values of the field `PPRE1`",null,null],[13,"NODIV","","HCLK not divided",494,null],[13,"DIV2","","HCLK divided by 2",494,null],[13,"DIV4","","HCLK divided by 4",494,null],[13,"DIV8","","HCLK divided by 8",494,null],[13,"DIV16","","HCLK divided by 16",494,null],[13,"_Reserved","","Reserved",494,null],[4,"PPRE2R","","Possible values of the field `PPRE2`",null,null],[13,"NODIV","","HCLK not divided",495,null],[13,"DIV2","","HCLK divided by 2",495,null],[13,"DIV4","","HCLK divided by 4",495,null],[13,"DIV8","","HCLK divided by 8",495,null],[13,"DIV16","","HCLK divided by 16",495,null],[13,"_Reserved","","Reserved",495,null],[4,"ADCPRER","","Possible values of the field `ADCPRE`",null,null],[13,"DIV2","","PCLK2 divided by 2",496,null],[13,"DIV4","","PCLK2 divided by 4",496,null],[13,"DIV6","","PCLK2 divided by 6",496,null],[13,"DIV8","","PCLK2 divided by 8",496,null],[4,"PLLSRCR","","Possible values of the field `PLLSRC`",null,null],[13,"INTERNAL","","HSI oscillator clock / 2 ",497,null],[13,"EXTERNAL","","HSE oscillator clock ",497,null],[4,"PLLXTPRER","","Possible values of the field `PLLXTPRE`",null,null],[13,"NODIV","","HSE not divided",498,null],[13,"DIV2","","HSE divided by 2",498,null],[4,"PLLMULR","","Possible values of the field `PLLMUL`",null,null],[13,"MUL2","","PLL input clock x 2",499,null],[13,"MUL3","","PLL input clock x 3",499,null],[13,"MUL4","","PLL input clock x 4",499,null],[13,"MUL5","","PLL input clock x 5",499,null],[13,"MUL6","","PLL input clock x 6",499,null],[13,"MUL7","","PLL input clock x 7",499,null],[13,"MUL8","","PLL input clock x 8",499,null],[13,"MUL9","","PLL input clock x 9",499,null],[13,"MUL10","","PLL input clock x 10",499,null],[13,"MUL11","","PLL input clock x 11",499,null],[13,"MUL12","","PLL input clock x 12",499,null],[13,"MUL13","","PLL input clock x 13",499,null],[13,"MUL14","","PLL input clock x 14",499,null],[13,"MUL15","","PLL input clock x 15",499,null],[13,"MUL16","","PLL input clock x 16",499,null],[13,"_Reserved","","Reserved",499,null],[4,"USBPRER","","Possible values of the field `USBPRE`",null,null],[13,"DIV15","","PLL clock is divided by 1.5",500,null],[13,"NODIV","","PLL clock is not divided",500,null],[4,"SWW","","Values that can be written to the field `SW`",null,null],[13,"HSI","","HSI selected as system clock",501,null],[13,"HSE","","HSE selected as system clock",501,null],[13,"PLL","","PLL selected as system clock",501,null],[4,"HPREW","","Values that can be written to the field `HPRE`",null,null],[13,"NODIV","","SYSCLK not divided",502,null],[13,"DIV2","","SYSCLK divided by 2",502,null],[13,"DIV4","","SYSCLK divided by 4",502,null],[13,"DIV8","","SYSCLK divided by 8",502,null],[13,"DIV16","","SYSCLK divided by 16",502,null],[13,"DIV64","","SYSCLK divided by 64",502,null],[13,"DIV128","","SYSCLK divided by 128",502,null],[13,"DIV256","","SYSCLK divided by 256",502,null],[13,"DIV512","","SYSCLK divided by 512",502,null],[4,"PPRE1W","","Values that can be written to the field `PPRE1`",null,null],[13,"NODIV","","HCLK not divided",503,null],[13,"DIV2","","HCLK divided by 2",503,null],[13,"DIV4","","HCLK divided by 4",503,null],[13,"DIV8","","HCLK divided by 8",503,null],[13,"DIV16","","HCLK divided by 16",503,null],[4,"PPRE2W","","Values that can be written to the field `PPRE2`",null,null],[13,"NODIV","","HCLK not divided",504,null],[13,"DIV2","","HCLK divided by 2",504,null],[13,"DIV4","","HCLK divided by 4",504,null],[13,"DIV8","","HCLK divided by 8",504,null],[13,"DIV16","","HCLK divided by 16",504,null],[4,"ADCPREW","","Values that can be written to the field `ADCPRE`",null,null],[13,"DIV2","","PCLK2 divided by 2",505,null],[13,"DIV4","","PCLK2 divided by 4",505,null],[13,"DIV6","","PCLK2 divided by 6",505,null],[13,"DIV8","","PCLK2 divided by 8",505,null],[4,"PLLSRCW","","Values that can be written to the field `PLLSRC`",null,null],[13,"INTERNAL","","HSI oscillator clock / 2 ",506,null],[13,"EXTERNAL","","HSE oscillator clock ",506,null],[4,"PLLXTPREW","","Values that can be written to the field `PLLXTPRE`",null,null],[13,"NODIV","","HSE not divided",507,null],[13,"DIV2","","HSE divided by 2",507,null],[4,"PLLMULW","","Values that can be written to the field `PLLMUL`",null,null],[13,"MUL2","","PLL input clock x 2",508,null],[13,"MUL3","","PLL input clock x 3",508,null],[13,"MUL4","","PLL input clock x 4",508,null],[13,"MUL5","","PLL input clock x 5",508,null],[13,"MUL6","","PLL input clock x 6",508,null],[13,"MUL7","","PLL input clock x 7",508,null],[13,"MUL8","","PLL input clock x 8",508,null],[13,"MUL9","","PLL input clock x 9",508,null],[13,"MUL10","","PLL input clock x 10",508,null],[13,"MUL11","","PLL input clock x 11",508,null],[13,"MUL12","","PLL input clock x 12",508,null],[13,"MUL13","","PLL input clock x 13",508,null],[13,"MUL14","","PLL input clock x 14",508,null],[13,"MUL15","","PLL input clock x 15",508,null],[13,"MUL16","","PLL input clock x 16",508,null],[4,"USBPREW","","Values that can be written to the field `USBPRE`",null,null],[13,"DIV15","","PLL clock is divided by 1.5",509,null],[13,"NODIV","","PLL clock is not divided",509,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",510,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",510,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",510,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",510,{"i":[{"n":"self"}]}],[11,"clone","stm32f103xx::rcc::cfgr","",491,{"i":[{"n":"self"}],"o":{"n":"swr"}}],[11,"fmt","","",491,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",491,{"i":[{"n":"self"},{"n":"swr"}],"o":{"n":"bool"}}],[11,"ne","","",491,{"i":[{"n":"self"},{"n":"swr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",491,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_hsi","","Checks if the value of the field is `HSI`",491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_hse","","Checks if the value of the field is `HSE`",491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_pll","","Checks if the value of the field is `PLL`",491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",492,{"i":[{"n":"self"}],"o":{"n":"swsr"}}],[11,"fmt","","",492,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",492,{"i":[{"n":"self"},{"n":"swsr"}],"o":{"n":"bool"}}],[11,"ne","","",492,{"i":[{"n":"self"},{"n":"swsr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",492,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_hsi","","Checks if the value of the field is `HSI`",492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_hse","","Checks if the value of the field is `HSE`",492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_pll","","Checks if the value of the field is `PLL`",492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",493,{"i":[{"n":"self"}],"o":{"n":"hprer"}}],[11,"fmt","","",493,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",493,{"i":[{"n":"self"},{"n":"hprer"}],"o":{"n":"bool"}}],[11,"ne","","",493,{"i":[{"n":"self"},{"n":"hprer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",493,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div8","","Checks if the value of the field is `DIV8`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div16","","Checks if the value of the field is `DIV16`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div64","","Checks if the value of the field is `DIV64`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div128","","Checks if the value of the field is `DIV128`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div256","","Checks if the value of the field is `DIV256`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div512","","Checks if the value of the field is `DIV512`",493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",494,{"i":[{"n":"self"}],"o":{"n":"ppre1r"}}],[11,"fmt","","",494,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",494,{"i":[{"n":"self"},{"n":"ppre1r"}],"o":{"n":"bool"}}],[11,"ne","","",494,{"i":[{"n":"self"},{"n":"ppre1r"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",494,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div8","","Checks if the value of the field is `DIV8`",494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div16","","Checks if the value of the field is `DIV16`",494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",495,{"i":[{"n":"self"}],"o":{"n":"ppre2r"}}],[11,"fmt","","",495,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",495,{"i":[{"n":"self"},{"n":"ppre2r"}],"o":{"n":"bool"}}],[11,"ne","","",495,{"i":[{"n":"self"},{"n":"ppre2r"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",495,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",495,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",495,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",495,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div8","","Checks if the value of the field is `DIV8`",495,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div16","","Checks if the value of the field is `DIV16`",495,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",496,{"i":[{"n":"self"}],"o":{"n":"adcprer"}}],[11,"fmt","","",496,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",496,{"i":[{"n":"self"},{"n":"adcprer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",496,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",496,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",496,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div6","","Checks if the value of the field is `DIV6`",496,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div8","","Checks if the value of the field is `DIV8`",496,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",497,{"i":[{"n":"self"}],"o":{"n":"pllsrcr"}}],[11,"fmt","","",497,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",497,{"i":[{"n":"self"},{"n":"pllsrcr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",497,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",497,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",497,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_internal","","Checks if the value of the field is `INTERNAL`",497,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_external","","Checks if the value of the field is `EXTERNAL`",497,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",498,{"i":[{"n":"self"}],"o":{"n":"pllxtprer"}}],[11,"fmt","","",498,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",498,{"i":[{"n":"self"},{"n":"pllxtprer"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",498,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",498,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",498,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",498,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",498,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",499,{"i":[{"n":"self"}],"o":{"n":"pllmulr"}}],[11,"fmt","","",499,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",499,{"i":[{"n":"self"},{"n":"pllmulr"}],"o":{"n":"bool"}}],[11,"ne","","",499,{"i":[{"n":"self"},{"n":"pllmulr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",499,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_mul2","","Checks if the value of the field is `MUL2`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul3","","Checks if the value of the field is `MUL3`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul4","","Checks if the value of the field is `MUL4`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul5","","Checks if the value of the field is `MUL5`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul6","","Checks if the value of the field is `MUL6`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul7","","Checks if the value of the field is `MUL7`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul8","","Checks if the value of the field is `MUL8`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul9","","Checks if the value of the field is `MUL9`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul10","","Checks if the value of the field is `MUL10`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul11","","Checks if the value of the field is `MUL11`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul12","","Checks if the value of the field is `MUL12`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul13","","Checks if the value of the field is `MUL13`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul14","","Checks if the value of the field is `MUL14`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul15","","Checks if the value of the field is `MUL15`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_mul16","","Checks if the value of the field is `MUL16`",499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",500,{"i":[{"n":"self"}],"o":{"n":"usbprer"}}],[11,"fmt","","",500,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",500,{"i":[{"n":"self"},{"n":"usbprer"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div15","","Checks if the value of the field is `DIV15`",500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",511,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"variant","","Writes `variant` to the field",512,{"i":[{"n":"self"},{"n":"sww"}],"o":{"n":"w"}}],[11,"hsi","","HSI selected as system clock",512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"hse","","HSE selected as system clock",512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pll","","PLL selected as system clock",512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",512,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",513,{"i":[{"n":"self"},{"n":"hprew"}],"o":{"n":"w"}}],[11,"no_div","","SYSCLK not divided",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","SYSCLK divided by 2",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","SYSCLK divided by 4",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div8","","SYSCLK divided by 8",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div16","","SYSCLK divided by 16",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div64","","SYSCLK divided by 64",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div128","","SYSCLK divided by 128",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div256","","SYSCLK divided by 256",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div512","","SYSCLK divided by 512",513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",513,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",514,{"i":[{"n":"self"},{"n":"ppre1w"}],"o":{"n":"w"}}],[11,"no_div","","HCLK not divided",514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","HCLK divided by 2",514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","HCLK divided by 4",514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div8","","HCLK divided by 8",514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div16","","HCLK divided by 16",514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",514,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",515,{"i":[{"n":"self"},{"n":"ppre2w"}],"o":{"n":"w"}}],[11,"no_div","","HCLK not divided",515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","HCLK divided by 2",515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","HCLK divided by 4",515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div8","","HCLK divided by 8",515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div16","","HCLK divided by 16",515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",515,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",516,{"i":[{"n":"self"},{"n":"adcprew"}],"o":{"n":"w"}}],[11,"div2","","PCLK2 divided by 2",516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","PCLK2 divided by 4",516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div6","","PCLK2 divided by 6",516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div8","","PCLK2 divided by 8",516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",516,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",517,{"i":[{"n":"self"},{"n":"pllsrcw"}],"o":{"n":"w"}}],[11,"internal","","HSI oscillator clock / 2",517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"external","","HSE oscillator clock",517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",517,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",518,{"i":[{"n":"self"},{"n":"pllxtprew"}],"o":{"n":"w"}}],[11,"no_div","","HSE not divided",518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","HSE divided by 2",518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",518,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",519,{"i":[{"n":"self"},{"n":"pllmulw"}],"o":{"n":"w"}}],[11,"mul2","","PLL input clock x 2",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul3","","PLL input clock x 3",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul4","","PLL input clock x 4",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul5","","PLL input clock x 5",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul6","","PLL input clock x 6",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul7","","PLL input clock x 7",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul8","","PLL input clock x 8",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul9","","PLL input clock x 9",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul10","","PLL input clock x 10",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul11","","PLL input clock x 11",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul12","","PLL input clock x 12",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul13","","PLL input clock x 13",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul14","","PLL input clock x 14",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul15","","PLL input clock x 15",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"mul16","","PLL input clock x 16",519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",519,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",520,{"i":[{"n":"self"},{"n":"usbprew"}],"o":{"n":"w"}}],[11,"div15","","PLL clock is divided by 1.5",520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"no_div","","PLL clock is not divided",520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",520,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",521,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",522,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sw","","Bits 0:1 - System clock Switch",522,{"i":[{"n":"self"}],"o":{"n":"swr"}}],[11,"sws","","Bits 2:3 - System Clock Switch Status",522,{"i":[{"n":"self"}],"o":{"n":"swsr"}}],[11,"hpre","","Bits 4:7 - AHB prescaler",522,{"i":[{"n":"self"}],"o":{"n":"hprer"}}],[11,"ppre1","","Bits 8:10 - APB Low speed prescaler (APB1)",522,{"i":[{"n":"self"}],"o":{"n":"ppre1r"}}],[11,"ppre2","","Bits 11:13 - APB High speed prescaler (APB2)",522,{"i":[{"n":"self"}],"o":{"n":"ppre2r"}}],[11,"adcpre","","Bits 14:15 - ADC prescaler",522,{"i":[{"n":"self"}],"o":{"n":"adcprer"}}],[11,"pllsrc","","Bit 16 - PLL entry clock source",522,{"i":[{"n":"self"}],"o":{"n":"pllsrcr"}}],[11,"pllxtpre","","Bit 17 - HSE divider for PLL entry",522,{"i":[{"n":"self"}],"o":{"n":"pllxtprer"}}],[11,"pllmul","","Bits 18:21 - PLL Multiplication Factor",522,{"i":[{"n":"self"}],"o":{"n":"pllmulr"}}],[11,"usbpre","","Bit 22 - USB prescaler",522,{"i":[{"n":"self"}],"o":{"n":"usbprer"}}],[11,"mco","","Bits 24:26 - Microcontroller clock output",522,{"i":[{"n":"self"}],"o":{"n":"mcor"}}],[11,"reset_value","","Reset value of the register",523,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",523,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sw","","Bits 0:1 - System clock Switch",523,{"i":[{"n":"self"}],"o":{"n":"_sww"}}],[11,"hpre","","Bits 4:7 - AHB prescaler",523,{"i":[{"n":"self"}],"o":{"n":"_hprew"}}],[11,"ppre1","","Bits 8:10 - APB Low speed prescaler (APB1)",523,{"i":[{"n":"self"}],"o":{"n":"_ppre1w"}}],[11,"ppre2","","Bits 11:13 - APB High speed prescaler (APB2)",523,{"i":[{"n":"self"}],"o":{"n":"_ppre2w"}}],[11,"adcpre","","Bits 14:15 - ADC prescaler",523,{"i":[{"n":"self"}],"o":{"n":"_adcprew"}}],[11,"pllsrc","","Bit 16 - PLL entry clock source",523,{"i":[{"n":"self"}],"o":{"n":"_pllsrcw"}}],[11,"pllxtpre","","Bit 17 - HSE divider for PLL entry",523,{"i":[{"n":"self"}],"o":{"n":"_pllxtprew"}}],[11,"pllmul","","Bits 18:21 - PLL Multiplication Factor",523,{"i":[{"n":"self"}],"o":{"n":"_pllmulw"}}],[11,"usbpre","","Bit 22 - USB prescaler",523,{"i":[{"n":"self"}],"o":{"n":"_usbprew"}}],[11,"mco","","Bits 24:26 - Microcontroller clock output",523,{"i":[{"n":"self"}],"o":{"n":"_mcow"}}],[0,"cir","stm32f103xx::rcc","Clock interrupt register (RCC_CIR)",null,null],[3,"R","stm32f103xx::rcc::cir","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LSIRDYFR","","Value of the field",null,null],[3,"LSERDYFR","","Value of the field",null,null],[3,"HSIRDYFR","","Value of the field",null,null],[3,"HSERDYFR","","Value of the field",null,null],[3,"PLLRDYFR","","Value of the field",null,null],[3,"CSSFR","","Value of the field",null,null],[3,"LSIRDYIER","","Value of the field",null,null],[3,"LSERDYIER","","Value of the field",null,null],[3,"HSIRDYIER","","Value of the field",null,null],[3,"HSERDYIER","","Value of the field",null,null],[3,"PLLRDYIER","","Value of the field",null,null],[3,"_LSIRDYIEW","","Proxy",null,null],[3,"_LSERDYIEW","","Proxy",null,null],[3,"_HSIRDYIEW","","Proxy",null,null],[3,"_HSERDYIEW","","Proxy",null,null],[3,"_PLLRDYIEW","","Proxy",null,null],[3,"_LSIRDYCW","","Proxy",null,null],[3,"_LSERDYCW","","Proxy",null,null],[3,"_HSIRDYCW","","Proxy",null,null],[3,"_HSERDYCW","","Proxy",null,null],[3,"_PLLRDYCW","","Proxy",null,null],[3,"_CSSCW","","Proxy",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",524,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",524,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",524,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",524,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::cir","Value of the field as raw bits",525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",536,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",537,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",538,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",539,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",540,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",541,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",542,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",543,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",544,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",545,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",545,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",545,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",546,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",546,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",546,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",547,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lsirdyf","","Bit 0 - LSI Ready Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"lsirdyfr"}}],[11,"lserdyf","","Bit 1 - LSE Ready Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"lserdyfr"}}],[11,"hsirdyf","","Bit 2 - HSI Ready Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"hsirdyfr"}}],[11,"hserdyf","","Bit 3 - HSE Ready Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"hserdyfr"}}],[11,"pllrdyf","","Bit 4 - PLL Ready Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"pllrdyfr"}}],[11,"cssf","","Bit 7 - Clock Security System Interrupt flag",547,{"i":[{"n":"self"}],"o":{"n":"cssfr"}}],[11,"lsirdyie","","Bit 8 - LSI Ready Interrupt Enable",547,{"i":[{"n":"self"}],"o":{"n":"lsirdyier"}}],[11,"lserdyie","","Bit 9 - LSE Ready Interrupt Enable",547,{"i":[{"n":"self"}],"o":{"n":"lserdyier"}}],[11,"hsirdyie","","Bit 10 - HSI Ready Interrupt Enable",547,{"i":[{"n":"self"}],"o":{"n":"hsirdyier"}}],[11,"hserdyie","","Bit 11 - HSE Ready Interrupt Enable",547,{"i":[{"n":"self"}],"o":{"n":"hserdyier"}}],[11,"pllrdyie","","Bit 12 - PLL Ready Interrupt Enable",547,{"i":[{"n":"self"}],"o":{"n":"pllrdyier"}}],[11,"reset_value","","Reset value of the register",548,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",548,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lsirdyie","","Bit 8 - LSI Ready Interrupt Enable",548,{"i":[{"n":"self"}],"o":{"n":"_lsirdyiew"}}],[11,"lserdyie","","Bit 9 - LSE Ready Interrupt Enable",548,{"i":[{"n":"self"}],"o":{"n":"_lserdyiew"}}],[11,"hsirdyie","","Bit 10 - HSI Ready Interrupt Enable",548,{"i":[{"n":"self"}],"o":{"n":"_hsirdyiew"}}],[11,"hserdyie","","Bit 11 - HSE Ready Interrupt Enable",548,{"i":[{"n":"self"}],"o":{"n":"_hserdyiew"}}],[11,"pllrdyie","","Bit 12 - PLL Ready Interrupt Enable",548,{"i":[{"n":"self"}],"o":{"n":"_pllrdyiew"}}],[11,"lsirdyc","","Bit 16 - LSI Ready Interrupt Clear",548,{"i":[{"n":"self"}],"o":{"n":"_lsirdycw"}}],[11,"lserdyc","","Bit 17 - LSE Ready Interrupt Clear",548,{"i":[{"n":"self"}],"o":{"n":"_lserdycw"}}],[11,"hsirdyc","","Bit 18 - HSI Ready Interrupt Clear",548,{"i":[{"n":"self"}],"o":{"n":"_hsirdycw"}}],[11,"hserdyc","","Bit 19 - HSE Ready Interrupt Clear",548,{"i":[{"n":"self"}],"o":{"n":"_hserdycw"}}],[11,"pllrdyc","","Bit 20 - PLL Ready Interrupt Clear",548,{"i":[{"n":"self"}],"o":{"n":"_pllrdycw"}}],[11,"cssc","","Bit 23 - Clock security system interrupt clear",548,{"i":[{"n":"self"}],"o":{"n":"_csscw"}}],[0,"apb2rstr","stm32f103xx::rcc","APB2 peripheral reset register (RCC_APB2RSTR)",null,null],[3,"R","stm32f103xx::rcc::apb2rstr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"AFIORSTR","","Value of the field",null,null],[3,"IOPARSTR","","Value of the field",null,null],[3,"IOPBRSTR","","Value of the field",null,null],[3,"IOPCRSTR","","Value of the field",null,null],[3,"IOPDRSTR","","Value of the field",null,null],[3,"IOPERSTR","","Value of the field",null,null],[3,"IOPFRSTR","","Value of the field",null,null],[3,"IOPGRSTR","","Value of the field",null,null],[3,"ADC1RSTR","","Value of the field",null,null],[3,"ADC2RSTR","","Value of the field",null,null],[3,"TIM1RSTR","","Value of the field",null,null],[3,"SPI1RSTR","","Value of the field",null,null],[3,"TIM8RSTR","","Value of the field",null,null],[3,"USART1RSTR","","Value of the field",null,null],[3,"ADC3RSTR","","Value of the field",null,null],[3,"TIM9RSTR","","Value of the field",null,null],[3,"TIM10RSTR","","Value of the field",null,null],[3,"TIM11RSTR","","Value of the field",null,null],[3,"_AFIORSTW","","Proxy",null,null],[3,"_IOPARSTW","","Proxy",null,null],[3,"_IOPBRSTW","","Proxy",null,null],[3,"_IOPCRSTW","","Proxy",null,null],[3,"_IOPDRSTW","","Proxy",null,null],[3,"_IOPERSTW","","Proxy",null,null],[3,"_IOPFRSTW","","Proxy",null,null],[3,"_IOPGRSTW","","Proxy",null,null],[3,"_ADC1RSTW","","Proxy",null,null],[3,"_ADC2RSTW","","Proxy",null,null],[3,"_TIM1RSTW","","Proxy",null,null],[3,"_SPI1RSTW","","Proxy",null,null],[3,"_TIM8RSTW","","Proxy",null,null],[3,"_USART1RSTW","","Proxy",null,null],[3,"_ADC3RSTW","","Proxy",null,null],[3,"_TIM9RSTW","","Proxy",null,null],[3,"_TIM10RSTW","","Proxy",null,null],[3,"_TIM11RSTW","","Proxy",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",549,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",549,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",549,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",549,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::apb2rstr","Value of the field as raw bits",550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",568,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",569,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",570,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",571,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",574,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",575,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",576,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",577,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",578,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",579,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",580,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",581,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",582,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",583,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",583,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",583,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",584,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",584,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",584,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",585,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",586,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"afiorst","","Bit 0 - Alternate function I/O reset",586,{"i":[{"n":"self"}],"o":{"n":"afiorstr"}}],[11,"ioparst","","Bit 2 - IO port A reset",586,{"i":[{"n":"self"}],"o":{"n":"ioparstr"}}],[11,"iopbrst","","Bit 3 - IO port B reset",586,{"i":[{"n":"self"}],"o":{"n":"iopbrstr"}}],[11,"iopcrst","","Bit 4 - IO port C reset",586,{"i":[{"n":"self"}],"o":{"n":"iopcrstr"}}],[11,"iopdrst","","Bit 5 - IO port D reset",586,{"i":[{"n":"self"}],"o":{"n":"iopdrstr"}}],[11,"ioperst","","Bit 6 - IO port E reset",586,{"i":[{"n":"self"}],"o":{"n":"ioperstr"}}],[11,"iopfrst","","Bit 7 - IO port F reset",586,{"i":[{"n":"self"}],"o":{"n":"iopfrstr"}}],[11,"iopgrst","","Bit 8 - IO port G reset",586,{"i":[{"n":"self"}],"o":{"n":"iopgrstr"}}],[11,"adc1rst","","Bit 9 - ADC 1 interface reset",586,{"i":[{"n":"self"}],"o":{"n":"adc1rstr"}}],[11,"adc2rst","","Bit 10 - ADC 2 interface reset",586,{"i":[{"n":"self"}],"o":{"n":"adc2rstr"}}],[11,"tim1rst","","Bit 11 - TIM1 timer reset",586,{"i":[{"n":"self"}],"o":{"n":"tim1rstr"}}],[11,"spi1rst","","Bit 12 - SPI 1 reset",586,{"i":[{"n":"self"}],"o":{"n":"spi1rstr"}}],[11,"tim8rst","","Bit 13 - TIM8 timer reset",586,{"i":[{"n":"self"}],"o":{"n":"tim8rstr"}}],[11,"usart1rst","","Bit 14 - USART1 reset",586,{"i":[{"n":"self"}],"o":{"n":"usart1rstr"}}],[11,"adc3rst","","Bit 15 - ADC 3 interface reset",586,{"i":[{"n":"self"}],"o":{"n":"adc3rstr"}}],[11,"tim9rst","","Bit 19 - TIM9 timer reset",586,{"i":[{"n":"self"}],"o":{"n":"tim9rstr"}}],[11,"tim10rst","","Bit 20 - TIM10 timer reset",586,{"i":[{"n":"self"}],"o":{"n":"tim10rstr"}}],[11,"tim11rst","","Bit 21 - TIM11 timer reset",586,{"i":[{"n":"self"}],"o":{"n":"tim11rstr"}}],[11,"reset_value","","Reset value of the register",587,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",587,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"afiorst","","Bit 0 - Alternate function I/O reset",587,{"i":[{"n":"self"}],"o":{"n":"_afiorstw"}}],[11,"ioparst","","Bit 2 - IO port A reset",587,{"i":[{"n":"self"}],"o":{"n":"_ioparstw"}}],[11,"iopbrst","","Bit 3 - IO port B reset",587,{"i":[{"n":"self"}],"o":{"n":"_iopbrstw"}}],[11,"iopcrst","","Bit 4 - IO port C reset",587,{"i":[{"n":"self"}],"o":{"n":"_iopcrstw"}}],[11,"iopdrst","","Bit 5 - IO port D reset",587,{"i":[{"n":"self"}],"o":{"n":"_iopdrstw"}}],[11,"ioperst","","Bit 6 - IO port E reset",587,{"i":[{"n":"self"}],"o":{"n":"_ioperstw"}}],[11,"iopfrst","","Bit 7 - IO port F reset",587,{"i":[{"n":"self"}],"o":{"n":"_iopfrstw"}}],[11,"iopgrst","","Bit 8 - IO port G reset",587,{"i":[{"n":"self"}],"o":{"n":"_iopgrstw"}}],[11,"adc1rst","","Bit 9 - ADC 1 interface reset",587,{"i":[{"n":"self"}],"o":{"n":"_adc1rstw"}}],[11,"adc2rst","","Bit 10 - ADC 2 interface reset",587,{"i":[{"n":"self"}],"o":{"n":"_adc2rstw"}}],[11,"tim1rst","","Bit 11 - TIM1 timer reset",587,{"i":[{"n":"self"}],"o":{"n":"_tim1rstw"}}],[11,"spi1rst","","Bit 12 - SPI 1 reset",587,{"i":[{"n":"self"}],"o":{"n":"_spi1rstw"}}],[11,"tim8rst","","Bit 13 - TIM8 timer reset",587,{"i":[{"n":"self"}],"o":{"n":"_tim8rstw"}}],[11,"usart1rst","","Bit 14 - USART1 reset",587,{"i":[{"n":"self"}],"o":{"n":"_usart1rstw"}}],[11,"adc3rst","","Bit 15 - ADC 3 interface reset",587,{"i":[{"n":"self"}],"o":{"n":"_adc3rstw"}}],[11,"tim9rst","","Bit 19 - TIM9 timer reset",587,{"i":[{"n":"self"}],"o":{"n":"_tim9rstw"}}],[11,"tim10rst","","Bit 20 - TIM10 timer reset",587,{"i":[{"n":"self"}],"o":{"n":"_tim10rstw"}}],[11,"tim11rst","","Bit 21 - TIM11 timer reset",587,{"i":[{"n":"self"}],"o":{"n":"_tim11rstw"}}],[0,"apb1rstr","stm32f103xx::rcc","APB1 peripheral reset register (RCC_APB1RSTR)",null,null],[3,"R","stm32f103xx::rcc::apb1rstr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIM2RSTR","","Value of the field",null,null],[3,"TIM3RSTR","","Value of the field",null,null],[3,"TIM4RSTR","","Value of the field",null,null],[3,"TIM5RSTR","","Value of the field",null,null],[3,"TIM6RSTR","","Value of the field",null,null],[3,"TIM7RSTR","","Value of the field",null,null],[3,"TIM12RSTR","","Value of the field",null,null],[3,"TIM13RSTR","","Value of the field",null,null],[3,"TIM14RSTR","","Value of the field",null,null],[3,"WWDGRSTR","","Value of the field",null,null],[3,"SPI2RSTR","","Value of the field",null,null],[3,"SPI3RSTR","","Value of the field",null,null],[3,"USART2RSTR","","Value of the field",null,null],[3,"USART3RSTR","","Value of the field",null,null],[3,"UART4RSTR","","Value of the field",null,null],[3,"UART5RSTR","","Value of the field",null,null],[3,"I2C1RSTR","","Value of the field",null,null],[3,"I2C2RSTR","","Value of the field",null,null],[3,"USBRSTR","","Value of the field",null,null],[3,"CANRSTR","","Value of the field",null,null],[3,"BKPRSTR","","Value of the field",null,null],[3,"PWRRSTR","","Value of the field",null,null],[3,"DACRSTR","","Value of the field",null,null],[3,"_TIM2RSTW","","Proxy",null,null],[3,"_TIM3RSTW","","Proxy",null,null],[3,"_TIM4RSTW","","Proxy",null,null],[3,"_TIM5RSTW","","Proxy",null,null],[3,"_TIM6RSTW","","Proxy",null,null],[3,"_TIM7RSTW","","Proxy",null,null],[3,"_TIM12RSTW","","Proxy",null,null],[3,"_TIM13RSTW","","Proxy",null,null],[3,"_TIM14RSTW","","Proxy",null,null],[3,"_WWDGRSTW","","Proxy",null,null],[3,"_SPI2RSTW","","Proxy",null,null],[3,"_SPI3RSTW","","Proxy",null,null],[3,"_USART2RSTW","","Proxy",null,null],[3,"_USART3RSTW","","Proxy",null,null],[3,"_UART4RSTW","","Proxy",null,null],[3,"_UART5RSTW","","Proxy",null,null],[3,"_I2C1RSTW","","Proxy",null,null],[3,"_I2C2RSTW","","Proxy",null,null],[3,"_USBRSTW","","Proxy",null,null],[3,"_CANRSTW","","Proxy",null,null],[3,"_BKPRSTW","","Proxy",null,null],[3,"_PWRRSTW","","Proxy",null,null],[3,"_DACRSTW","","Proxy",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",588,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",588,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",588,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",588,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::apb1rstr","Value of the field as raw bits",589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",612,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",613,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",613,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",613,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",614,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",614,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",614,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",615,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",616,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",617,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",618,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",618,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",618,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",619,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",620,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",621,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",621,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",621,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",622,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",623,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",624,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",625,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",626,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",627,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",628,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",629,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",630,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",631,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",632,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",633,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",634,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",635,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tim2rst","","Bit 0 - Timer 2 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim2rstr"}}],[11,"tim3rst","","Bit 1 - Timer 3 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim3rstr"}}],[11,"tim4rst","","Bit 2 - Timer 4 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim4rstr"}}],[11,"tim5rst","","Bit 3 - Timer 5 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim5rstr"}}],[11,"tim6rst","","Bit 4 - Timer 6 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim6rstr"}}],[11,"tim7rst","","Bit 5 - Timer 7 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim7rstr"}}],[11,"tim12rst","","Bit 6 - Timer 12 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim12rstr"}}],[11,"tim13rst","","Bit 7 - Timer 13 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim13rstr"}}],[11,"tim14rst","","Bit 8 - Timer 14 reset",635,{"i":[{"n":"self"}],"o":{"n":"tim14rstr"}}],[11,"wwdgrst","","Bit 11 - Window watchdog reset",635,{"i":[{"n":"self"}],"o":{"n":"wwdgrstr"}}],[11,"spi2rst","","Bit 14 - SPI2 reset",635,{"i":[{"n":"self"}],"o":{"n":"spi2rstr"}}],[11,"spi3rst","","Bit 15 - SPI3 reset",635,{"i":[{"n":"self"}],"o":{"n":"spi3rstr"}}],[11,"usart2rst","","Bit 17 - USART 2 reset",635,{"i":[{"n":"self"}],"o":{"n":"usart2rstr"}}],[11,"usart3rst","","Bit 18 - USART 3 reset",635,{"i":[{"n":"self"}],"o":{"n":"usart3rstr"}}],[11,"uart4rst","","Bit 19 - UART 4 reset",635,{"i":[{"n":"self"}],"o":{"n":"uart4rstr"}}],[11,"uart5rst","","Bit 20 - UART 5 reset",635,{"i":[{"n":"self"}],"o":{"n":"uart5rstr"}}],[11,"i2c1rst","","Bit 21 - I2C1 reset",635,{"i":[{"n":"self"}],"o":{"n":"i2c1rstr"}}],[11,"i2c2rst","","Bit 22 - I2C2 reset",635,{"i":[{"n":"self"}],"o":{"n":"i2c2rstr"}}],[11,"usbrst","","Bit 23 - USB reset",635,{"i":[{"n":"self"}],"o":{"n":"usbrstr"}}],[11,"canrst","","Bit 25 - CAN reset",635,{"i":[{"n":"self"}],"o":{"n":"canrstr"}}],[11,"bkprst","","Bit 27 - Backup interface reset",635,{"i":[{"n":"self"}],"o":{"n":"bkprstr"}}],[11,"pwrrst","","Bit 28 - Power interface reset",635,{"i":[{"n":"self"}],"o":{"n":"pwrrstr"}}],[11,"dacrst","","Bit 29 - DAC interface reset",635,{"i":[{"n":"self"}],"o":{"n":"dacrstr"}}],[11,"reset_value","","Reset value of the register",636,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",636,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tim2rst","","Bit 0 - Timer 2 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim2rstw"}}],[11,"tim3rst","","Bit 1 - Timer 3 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim3rstw"}}],[11,"tim4rst","","Bit 2 - Timer 4 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim4rstw"}}],[11,"tim5rst","","Bit 3 - Timer 5 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim5rstw"}}],[11,"tim6rst","","Bit 4 - Timer 6 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim6rstw"}}],[11,"tim7rst","","Bit 5 - Timer 7 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim7rstw"}}],[11,"tim12rst","","Bit 6 - Timer 12 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim12rstw"}}],[11,"tim13rst","","Bit 7 - Timer 13 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim13rstw"}}],[11,"tim14rst","","Bit 8 - Timer 14 reset",636,{"i":[{"n":"self"}],"o":{"n":"_tim14rstw"}}],[11,"wwdgrst","","Bit 11 - Window watchdog reset",636,{"i":[{"n":"self"}],"o":{"n":"_wwdgrstw"}}],[11,"spi2rst","","Bit 14 - SPI2 reset",636,{"i":[{"n":"self"}],"o":{"n":"_spi2rstw"}}],[11,"spi3rst","","Bit 15 - SPI3 reset",636,{"i":[{"n":"self"}],"o":{"n":"_spi3rstw"}}],[11,"usart2rst","","Bit 17 - USART 2 reset",636,{"i":[{"n":"self"}],"o":{"n":"_usart2rstw"}}],[11,"usart3rst","","Bit 18 - USART 3 reset",636,{"i":[{"n":"self"}],"o":{"n":"_usart3rstw"}}],[11,"uart4rst","","Bit 19 - UART 4 reset",636,{"i":[{"n":"self"}],"o":{"n":"_uart4rstw"}}],[11,"uart5rst","","Bit 20 - UART 5 reset",636,{"i":[{"n":"self"}],"o":{"n":"_uart5rstw"}}],[11,"i2c1rst","","Bit 21 - I2C1 reset",636,{"i":[{"n":"self"}],"o":{"n":"_i2c1rstw"}}],[11,"i2c2rst","","Bit 22 - I2C2 reset",636,{"i":[{"n":"self"}],"o":{"n":"_i2c2rstw"}}],[11,"usbrst","","Bit 23 - USB reset",636,{"i":[{"n":"self"}],"o":{"n":"_usbrstw"}}],[11,"canrst","","Bit 25 - CAN reset",636,{"i":[{"n":"self"}],"o":{"n":"_canrstw"}}],[11,"bkprst","","Bit 27 - Backup interface reset",636,{"i":[{"n":"self"}],"o":{"n":"_bkprstw"}}],[11,"pwrrst","","Bit 28 - Power interface reset",636,{"i":[{"n":"self"}],"o":{"n":"_pwrrstw"}}],[11,"dacrst","","Bit 29 - DAC interface reset",636,{"i":[{"n":"self"}],"o":{"n":"_dacrstw"}}],[0,"ahbenr","stm32f103xx::rcc","AHB Peripheral Clock enable register (RCC_AHBENR)",null,null],[3,"R","stm32f103xx::rcc::ahbenr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_DMA1ENW","","Proxy",null,null],[3,"_DMA2ENW","","Proxy",null,null],[3,"_SRAMENW","","Proxy",null,null],[3,"_FLITFENW","","Proxy",null,null],[3,"_CRCENW","","Proxy",null,null],[3,"_FSMCENW","","Proxy",null,null],[3,"_SDIOENW","","Proxy",null,null],[4,"DMA1ENR","","Possible values of the field `DMA1EN`",null,null],[13,"DISABLED","","Disabled.",637,null],[13,"ENABLED","","Enabled.",637,null],[4,"DMA1ENW","","Values that can be written to the field `DMA1EN`",null,null],[13,"DISABLED","","Disabled.",638,null],[13,"ENABLED","","Enabled.",638,null],[6,"DMA2ENR","","Possible values of the field `DMA2EN`",null,null],[6,"SRAMENR","","Possible values of the field `SRAMEN`",null,null],[6,"FLITFENR","","Possible values of the field `FLITFEN`",null,null],[6,"CRCENR","","Possible values of the field `CRCEN`",null,null],[6,"FSMCENR","","Possible values of the field `FSMCEN`",null,null],[6,"SDIOENR","","Possible values of the field `SDIOEN`",null,null],[6,"DMA2ENW","","Values that can be written to the field `DMA2EN`",null,null],[6,"SRAMENW","","Values that can be written to the field `SRAMEN`",null,null],[6,"FLITFENW","","Values that can be written to the field `FLITFEN`",null,null],[6,"CRCENW","","Values that can be written to the field `CRCEN`",null,null],[6,"FSMCENW","","Values that can be written to the field `FSMCEN`",null,null],[6,"SDIOENW","","Values that can be written to the field `SDIOEN`",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",639,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",639,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",639,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",639,{"i":[{"n":"self"}]}],[11,"clone","stm32f103xx::rcc::ahbenr","",637,{"i":[{"n":"self"}],"o":{"n":"dma1enr"}}],[11,"fmt","","",637,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",637,{"i":[{"n":"self"},{"n":"dma1enr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",640,{"i":[{"n":"self"},{"n":"dma1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",641,{"i":[{"n":"self"},{"n":"dma2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",641,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",642,{"i":[{"n":"self"},{"n":"sramenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",642,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",643,{"i":[{"n":"self"},{"n":"flitfenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",643,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",644,{"i":[{"n":"self"},{"n":"crcenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",644,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",645,{"i":[{"n":"self"},{"n":"fsmcenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",645,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",646,{"i":[{"n":"self"},{"n":"sdioenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",646,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",647,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dma1en","","Bit 0 - DMA1 clock enable",647,{"i":[{"n":"self"}],"o":{"n":"dma1enr"}}],[11,"dma2en","","Bit 1 - DMA2 clock enable",647,{"i":[{"n":"self"}],"o":{"n":"dma2enr"}}],[11,"sramen","","Bit 2 - SRAM interface clock enable",647,{"i":[{"n":"self"}],"o":{"n":"sramenr"}}],[11,"flitfen","","Bit 4 - FLITF clock enable",647,{"i":[{"n":"self"}],"o":{"n":"flitfenr"}}],[11,"crcen","","Bit 6 - CRC clock enable",647,{"i":[{"n":"self"}],"o":{"n":"crcenr"}}],[11,"fsmcen","","Bit 8 - FSMC clock enable",647,{"i":[{"n":"self"}],"o":{"n":"fsmcenr"}}],[11,"sdioen","","Bit 10 - SDIO clock enable",647,{"i":[{"n":"self"}],"o":{"n":"sdioenr"}}],[11,"reset_value","","Reset value of the register",648,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",648,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dma1en","","Bit 0 - DMA1 clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_dma1enw"}}],[11,"dma2en","","Bit 1 - DMA2 clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_dma2enw"}}],[11,"sramen","","Bit 2 - SRAM interface clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_sramenw"}}],[11,"flitfen","","Bit 4 - FLITF clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_flitfenw"}}],[11,"crcen","","Bit 6 - CRC clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_crcenw"}}],[11,"fsmcen","","Bit 8 - FSMC clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_fsmcenw"}}],[11,"sdioen","","Bit 10 - SDIO clock enable",648,{"i":[{"n":"self"}],"o":{"n":"_sdioenw"}}],[0,"apb2enr","stm32f103xx::rcc","APB2 peripheral clock enable register (RCC_APB2ENR)",null,null],[3,"R","stm32f103xx::rcc::apb2enr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_AFIOENW","","Proxy",null,null],[3,"_IOPAENW","","Proxy",null,null],[3,"_IOPBENW","","Proxy",null,null],[3,"_IOPCENW","","Proxy",null,null],[3,"_IOPDENW","","Proxy",null,null],[3,"_IOPEENW","","Proxy",null,null],[3,"_IOPFENW","","Proxy",null,null],[3,"_IOPGENW","","Proxy",null,null],[3,"_ADC1ENW","","Proxy",null,null],[3,"_ADC2ENW","","Proxy",null,null],[3,"_TIM1ENW","","Proxy",null,null],[3,"_SPI1ENW","","Proxy",null,null],[3,"_TIM8ENW","","Proxy",null,null],[3,"_USART1ENW","","Proxy",null,null],[3,"_ADC3ENW","","Proxy",null,null],[3,"_TIM9ENW","","Proxy",null,null],[3,"_TIM10ENW","","Proxy",null,null],[3,"_TIM11ENW","","Proxy",null,null],[6,"AFIOENR","","Possible values of the field `AFIOEN`",null,null],[6,"IOPAENR","","Possible values of the field `IOPAEN`",null,null],[6,"IOPBENR","","Possible values of the field `IOPBEN`",null,null],[6,"IOPCENR","","Possible values of the field `IOPCEN`",null,null],[6,"IOPDENR","","Possible values of the field `IOPDEN`",null,null],[6,"IOPEENR","","Possible values of the field `IOPEEN`",null,null],[6,"IOPFENR","","Possible values of the field `IOPFEN`",null,null],[6,"IOPGENR","","Possible values of the field `IOPGEN`",null,null],[6,"ADC1ENR","","Possible values of the field `ADC1EN`",null,null],[6,"ADC2ENR","","Possible values of the field `ADC2EN`",null,null],[6,"TIM1ENR","","Possible values of the field `TIM1EN`",null,null],[6,"SPI1ENR","","Possible values of the field `SPI1EN`",null,null],[6,"TIM8ENR","","Possible values of the field `TIM8EN`",null,null],[6,"USART1ENR","","Possible values of the field `USART1EN`",null,null],[6,"ADC3ENR","","Possible values of the field `ADC3EN`",null,null],[6,"TIM9ENR","","Possible values of the field `TIM9EN`",null,null],[6,"TIM10ENR","","Possible values of the field `TIM10EN`",null,null],[6,"TIM11ENR","","Possible values of the field `TIM11EN`",null,null],[6,"AFIOENW","","Values that can be written to the field `AFIOEN`",null,null],[6,"IOPAENW","","Values that can be written to the field `IOPAEN`",null,null],[6,"IOPBENW","","Values that can be written to the field `IOPBEN`",null,null],[6,"IOPCENW","","Values that can be written to the field `IOPCEN`",null,null],[6,"IOPDENW","","Values that can be written to the field `IOPDEN`",null,null],[6,"IOPEENW","","Values that can be written to the field `IOPEEN`",null,null],[6,"IOPFENW","","Values that can be written to the field `IOPFEN`",null,null],[6,"IOPGENW","","Values that can be written to the field `IOPGEN`",null,null],[6,"ADC1ENW","","Values that can be written to the field `ADC1EN`",null,null],[6,"ADC2ENW","","Values that can be written to the field `ADC2EN`",null,null],[6,"TIM1ENW","","Values that can be written to the field `TIM1EN`",null,null],[6,"SPI1ENW","","Values that can be written to the field `SPI1EN`",null,null],[6,"TIM8ENW","","Values that can be written to the field `TIM8EN`",null,null],[6,"USART1ENW","","Values that can be written to the field `USART1EN`",null,null],[6,"ADC3ENW","","Values that can be written to the field `ADC3EN`",null,null],[6,"TIM9ENW","","Values that can be written to the field `TIM9EN`",null,null],[6,"TIM10ENW","","Values that can be written to the field `TIM10EN`",null,null],[6,"TIM11ENW","","Values that can be written to the field `TIM11EN`",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",649,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",649,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",649,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",649,{"i":[{"n":"self"}]}],[11,"variant","stm32f103xx::rcc::apb2enr","Writes `variant` to the field",650,{"i":[{"n":"self"},{"n":"afioenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",650,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",651,{"i":[{"n":"self"},{"n":"iopaenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",651,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",652,{"i":[{"n":"self"},{"n":"iopbenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",652,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",653,{"i":[{"n":"self"},{"n":"iopcenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",653,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",654,{"i":[{"n":"self"},{"n":"iopdenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",654,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",654,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",654,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",654,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",654,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",655,{"i":[{"n":"self"},{"n":"iopeenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",655,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",655,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",655,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",655,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",655,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",656,{"i":[{"n":"self"},{"n":"iopfenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",656,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",656,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",656,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",656,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",656,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",657,{"i":[{"n":"self"},{"n":"iopgenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",657,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",658,{"i":[{"n":"self"},{"n":"adc1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",658,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",659,{"i":[{"n":"self"},{"n":"adc2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",659,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",660,{"i":[{"n":"self"},{"n":"tim1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",660,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",661,{"i":[{"n":"self"},{"n":"spi1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",661,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",662,{"i":[{"n":"self"},{"n":"tim8enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",662,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",663,{"i":[{"n":"self"},{"n":"usart1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",663,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",664,{"i":[{"n":"self"},{"n":"adc3enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",664,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",665,{"i":[{"n":"self"},{"n":"tim9enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",665,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",666,{"i":[{"n":"self"},{"n":"tim10enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",666,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",667,{"i":[{"n":"self"},{"n":"tim11enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",667,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",668,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"afioen","","Bit 0 - Alternate function I/O clock enable",668,{"i":[{"n":"self"}],"o":{"n":"afioenr"}}],[11,"iopaen","","Bit 2 - I/O port A clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopaenr"}}],[11,"iopben","","Bit 3 - I/O port B clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopbenr"}}],[11,"iopcen","","Bit 4 - I/O port C clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopcenr"}}],[11,"iopden","","Bit 5 - I/O port D clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopdenr"}}],[11,"iopeen","","Bit 6 - I/O port E clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopeenr"}}],[11,"iopfen","","Bit 7 - I/O port F clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopfenr"}}],[11,"iopgen","","Bit 8 - I/O port G clock enable",668,{"i":[{"n":"self"}],"o":{"n":"iopgenr"}}],[11,"adc1en","","Bit 9 - ADC 1 interface clock enable",668,{"i":[{"n":"self"}],"o":{"n":"adc1enr"}}],[11,"adc2en","","Bit 10 - ADC 2 interface clock enable",668,{"i":[{"n":"self"}],"o":{"n":"adc2enr"}}],[11,"tim1en","","Bit 11 - TIM1 Timer clock enable",668,{"i":[{"n":"self"}],"o":{"n":"tim1enr"}}],[11,"spi1en","","Bit 12 - SPI 1 clock enable",668,{"i":[{"n":"self"}],"o":{"n":"spi1enr"}}],[11,"tim8en","","Bit 13 - TIM8 Timer clock enable",668,{"i":[{"n":"self"}],"o":{"n":"tim8enr"}}],[11,"usart1en","","Bit 14 - USART1 clock enable",668,{"i":[{"n":"self"}],"o":{"n":"usart1enr"}}],[11,"adc3en","","Bit 15 - ADC3 interface clock enable",668,{"i":[{"n":"self"}],"o":{"n":"adc3enr"}}],[11,"tim9en","","Bit 19 - TIM9 Timer clock enable",668,{"i":[{"n":"self"}],"o":{"n":"tim9enr"}}],[11,"tim10en","","Bit 20 - TIM10 Timer clock enable",668,{"i":[{"n":"self"}],"o":{"n":"tim10enr"}}],[11,"tim11en","","Bit 21 - TIM11 Timer clock enable",668,{"i":[{"n":"self"}],"o":{"n":"tim11enr"}}],[11,"reset_value","","Reset value of the register",669,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",669,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"afioen","","Bit 0 - Alternate function I/O clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_afioenw"}}],[11,"iopaen","","Bit 2 - I/O port A clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopaenw"}}],[11,"iopben","","Bit 3 - I/O port B clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopbenw"}}],[11,"iopcen","","Bit 4 - I/O port C clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopcenw"}}],[11,"iopden","","Bit 5 - I/O port D clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopdenw"}}],[11,"iopeen","","Bit 6 - I/O port E clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopeenw"}}],[11,"iopfen","","Bit 7 - I/O port F clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopfenw"}}],[11,"iopgen","","Bit 8 - I/O port G clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_iopgenw"}}],[11,"adc1en","","Bit 9 - ADC 1 interface clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_adc1enw"}}],[11,"adc2en","","Bit 10 - ADC 2 interface clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_adc2enw"}}],[11,"tim1en","","Bit 11 - TIM1 Timer clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_tim1enw"}}],[11,"spi1en","","Bit 12 - SPI 1 clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_spi1enw"}}],[11,"tim8en","","Bit 13 - TIM8 Timer clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_tim8enw"}}],[11,"usart1en","","Bit 14 - USART1 clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_usart1enw"}}],[11,"adc3en","","Bit 15 - ADC3 interface clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_adc3enw"}}],[11,"tim9en","","Bit 19 - TIM9 Timer clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_tim9enw"}}],[11,"tim10en","","Bit 20 - TIM10 Timer clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_tim10enw"}}],[11,"tim11en","","Bit 21 - TIM11 Timer clock enable",669,{"i":[{"n":"self"}],"o":{"n":"_tim11enw"}}],[0,"apb1enr","stm32f103xx::rcc","APB1 peripheral clock enable register (RCC_APB1ENR)",null,null],[3,"R","stm32f103xx::rcc::apb1enr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_TIM2ENW","","Proxy",null,null],[3,"_TIM3ENW","","Proxy",null,null],[3,"_TIM4ENW","","Proxy",null,null],[3,"_TIM5ENW","","Proxy",null,null],[3,"_TIM6ENW","","Proxy",null,null],[3,"_TIM7ENW","","Proxy",null,null],[3,"_TIM12ENW","","Proxy",null,null],[3,"_TIM13ENW","","Proxy",null,null],[3,"_TIM14ENW","","Proxy",null,null],[3,"_WWDGENW","","Proxy",null,null],[3,"_SPI2ENW","","Proxy",null,null],[3,"_SPI3ENW","","Proxy",null,null],[3,"_USART2ENW","","Proxy",null,null],[3,"_USART3ENW","","Proxy",null,null],[3,"_UART4ENW","","Proxy",null,null],[3,"_UART5ENW","","Proxy",null,null],[3,"_I2C1ENW","","Proxy",null,null],[3,"_I2C2ENW","","Proxy",null,null],[3,"_USBENW","","Proxy",null,null],[3,"_CANENW","","Proxy",null,null],[3,"_BKPENW","","Proxy",null,null],[3,"_PWRENW","","Proxy",null,null],[3,"_DACENW","","Proxy",null,null],[6,"TIM2ENR","","Possible values of the field `TIM2EN`",null,null],[6,"TIM3ENR","","Possible values of the field `TIM3EN`",null,null],[6,"TIM4ENR","","Possible values of the field `TIM4EN`",null,null],[6,"TIM5ENR","","Possible values of the field `TIM5EN`",null,null],[6,"TIM6ENR","","Possible values of the field `TIM6EN`",null,null],[6,"TIM7ENR","","Possible values of the field `TIM7EN`",null,null],[6,"TIM12ENR","","Possible values of the field `TIM12EN`",null,null],[6,"TIM13ENR","","Possible values of the field `TIM13EN`",null,null],[6,"TIM14ENR","","Possible values of the field `TIM14EN`",null,null],[6,"WWDGENR","","Possible values of the field `WWDGEN`",null,null],[6,"SPI2ENR","","Possible values of the field `SPI2EN`",null,null],[6,"SPI3ENR","","Possible values of the field `SPI3EN`",null,null],[6,"USART2ENR","","Possible values of the field `USART2EN`",null,null],[6,"USART3ENR","","Possible values of the field `USART3EN`",null,null],[6,"UART4ENR","","Possible values of the field `UART4EN`",null,null],[6,"UART5ENR","","Possible values of the field `UART5EN`",null,null],[6,"I2C1ENR","","Possible values of the field `I2C1EN`",null,null],[6,"I2C2ENR","","Possible values of the field `I2C2EN`",null,null],[6,"USBENR","","Possible values of the field `USBEN`",null,null],[6,"CANENR","","Possible values of the field `CANEN`",null,null],[6,"BKPENR","","Possible values of the field `BKPEN`",null,null],[6,"PWRENR","","Possible values of the field `PWREN`",null,null],[6,"DACENR","","Possible values of the field `DACEN`",null,null],[6,"TIM2ENW","","Values that can be written to the field `TIM2EN`",null,null],[6,"TIM3ENW","","Values that can be written to the field `TIM3EN`",null,null],[6,"TIM4ENW","","Values that can be written to the field `TIM4EN`",null,null],[6,"TIM5ENW","","Values that can be written to the field `TIM5EN`",null,null],[6,"TIM6ENW","","Values that can be written to the field `TIM6EN`",null,null],[6,"TIM7ENW","","Values that can be written to the field `TIM7EN`",null,null],[6,"TIM12ENW","","Values that can be written to the field `TIM12EN`",null,null],[6,"TIM13ENW","","Values that can be written to the field `TIM13EN`",null,null],[6,"TIM14ENW","","Values that can be written to the field `TIM14EN`",null,null],[6,"WWDGENW","","Values that can be written to the field `WWDGEN`",null,null],[6,"SPI2ENW","","Values that can be written to the field `SPI2EN`",null,null],[6,"SPI3ENW","","Values that can be written to the field `SPI3EN`",null,null],[6,"USART2ENW","","Values that can be written to the field `USART2EN`",null,null],[6,"USART3ENW","","Values that can be written to the field `USART3EN`",null,null],[6,"UART4ENW","","Values that can be written to the field `UART4EN`",null,null],[6,"UART5ENW","","Values that can be written to the field `UART5EN`",null,null],[6,"I2C1ENW","","Values that can be written to the field `I2C1EN`",null,null],[6,"I2C2ENW","","Values that can be written to the field `I2C2EN`",null,null],[6,"USBENW","","Values that can be written to the field `USBEN`",null,null],[6,"CANENW","","Values that can be written to the field `CANEN`",null,null],[6,"BKPENW","","Values that can be written to the field `BKPEN`",null,null],[6,"PWRENW","","Values that can be written to the field `PWREN`",null,null],[6,"DACENW","","Values that can be written to the field `DACEN`",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",670,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",670,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",670,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",670,{"i":[{"n":"self"}]}],[11,"variant","stm32f103xx::rcc::apb1enr","Writes `variant` to the field",671,{"i":[{"n":"self"},{"n":"tim2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",671,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",671,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",671,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",671,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",671,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",672,{"i":[{"n":"self"},{"n":"tim3enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",672,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",672,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",672,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",672,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",672,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",673,{"i":[{"n":"self"},{"n":"tim4enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",673,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",673,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",673,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",673,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",673,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",674,{"i":[{"n":"self"},{"n":"tim5enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",674,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",674,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",674,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",674,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",674,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",675,{"i":[{"n":"self"},{"n":"tim6enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",675,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",675,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",675,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",675,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",675,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",676,{"i":[{"n":"self"},{"n":"tim7enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",676,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",676,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",676,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",676,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",676,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",677,{"i":[{"n":"self"},{"n":"tim12enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",677,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",677,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",677,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",677,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",677,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",678,{"i":[{"n":"self"},{"n":"tim13enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",678,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",678,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",678,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",678,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",678,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",679,{"i":[{"n":"self"},{"n":"tim14enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",679,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",679,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",679,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",679,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",679,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",680,{"i":[{"n":"self"},{"n":"wwdgenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",680,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",680,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",680,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",680,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",680,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",681,{"i":[{"n":"self"},{"n":"spi2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",681,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",681,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",681,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",681,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",681,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",682,{"i":[{"n":"self"},{"n":"spi3enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",682,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",682,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",682,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",682,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",682,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",683,{"i":[{"n":"self"},{"n":"usart2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",683,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",683,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",683,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",683,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",683,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",684,{"i":[{"n":"self"},{"n":"usart3enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",684,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",685,{"i":[{"n":"self"},{"n":"uart4enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",685,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",686,{"i":[{"n":"self"},{"n":"uart5enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",686,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",687,{"i":[{"n":"self"},{"n":"i2c1enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",687,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",688,{"i":[{"n":"self"},{"n":"i2c2enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",688,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",689,{"i":[{"n":"self"},{"n":"usbenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",689,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",690,{"i":[{"n":"self"},{"n":"canenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",690,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",691,{"i":[{"n":"self"},{"n":"bkpenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",691,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",692,{"i":[{"n":"self"},{"n":"pwrenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",692,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",693,{"i":[{"n":"self"},{"n":"dacenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",693,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",694,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tim2en","","Bit 0 - Timer 2 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim2enr"}}],[11,"tim3en","","Bit 1 - Timer 3 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim3enr"}}],[11,"tim4en","","Bit 2 - Timer 4 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim4enr"}}],[11,"tim5en","","Bit 3 - Timer 5 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim5enr"}}],[11,"tim6en","","Bit 4 - Timer 6 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim6enr"}}],[11,"tim7en","","Bit 5 - Timer 7 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim7enr"}}],[11,"tim12en","","Bit 6 - Timer 12 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim12enr"}}],[11,"tim13en","","Bit 7 - Timer 13 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim13enr"}}],[11,"tim14en","","Bit 8 - Timer 14 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"tim14enr"}}],[11,"wwdgen","","Bit 11 - Window watchdog clock enable",694,{"i":[{"n":"self"}],"o":{"n":"wwdgenr"}}],[11,"spi2en","","Bit 14 - SPI 2 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"spi2enr"}}],[11,"spi3en","","Bit 15 - SPI 3 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"spi3enr"}}],[11,"usart2en","","Bit 17 - USART 2 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"usart2enr"}}],[11,"usart3en","","Bit 18 - USART 3 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"usart3enr"}}],[11,"uart4en","","Bit 19 - UART 4 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"uart4enr"}}],[11,"uart5en","","Bit 20 - UART 5 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"uart5enr"}}],[11,"i2c1en","","Bit 21 - I2C 1 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"i2c1enr"}}],[11,"i2c2en","","Bit 22 - I2C 2 clock enable",694,{"i":[{"n":"self"}],"o":{"n":"i2c2enr"}}],[11,"usben","","Bit 23 - USB clock enable",694,{"i":[{"n":"self"}],"o":{"n":"usbenr"}}],[11,"canen","","Bit 25 - CAN clock enable",694,{"i":[{"n":"self"}],"o":{"n":"canenr"}}],[11,"bkpen","","Bit 27 - Backup interface clock enable",694,{"i":[{"n":"self"}],"o":{"n":"bkpenr"}}],[11,"pwren","","Bit 28 - Power interface clock enable",694,{"i":[{"n":"self"}],"o":{"n":"pwrenr"}}],[11,"dacen","","Bit 29 - DAC interface clock enable",694,{"i":[{"n":"self"}],"o":{"n":"dacenr"}}],[11,"reset_value","","Reset value of the register",695,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",695,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tim2en","","Bit 0 - Timer 2 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim2enw"}}],[11,"tim3en","","Bit 1 - Timer 3 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim3enw"}}],[11,"tim4en","","Bit 2 - Timer 4 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim4enw"}}],[11,"tim5en","","Bit 3 - Timer 5 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim5enw"}}],[11,"tim6en","","Bit 4 - Timer 6 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim6enw"}}],[11,"tim7en","","Bit 5 - Timer 7 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim7enw"}}],[11,"tim12en","","Bit 6 - Timer 12 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim12enw"}}],[11,"tim13en","","Bit 7 - Timer 13 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim13enw"}}],[11,"tim14en","","Bit 8 - Timer 14 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_tim14enw"}}],[11,"wwdgen","","Bit 11 - Window watchdog clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_wwdgenw"}}],[11,"spi2en","","Bit 14 - SPI 2 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_spi2enw"}}],[11,"spi3en","","Bit 15 - SPI 3 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_spi3enw"}}],[11,"usart2en","","Bit 17 - USART 2 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_usart2enw"}}],[11,"usart3en","","Bit 18 - USART 3 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_usart3enw"}}],[11,"uart4en","","Bit 19 - UART 4 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_uart4enw"}}],[11,"uart5en","","Bit 20 - UART 5 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_uart5enw"}}],[11,"i2c1en","","Bit 21 - I2C 1 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_i2c1enw"}}],[11,"i2c2en","","Bit 22 - I2C 2 clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_i2c2enw"}}],[11,"usben","","Bit 23 - USB clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_usbenw"}}],[11,"canen","","Bit 25 - CAN clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_canenw"}}],[11,"bkpen","","Bit 27 - Backup interface clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_bkpenw"}}],[11,"pwren","","Bit 28 - Power interface clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_pwrenw"}}],[11,"dacen","","Bit 29 - DAC interface clock enable",695,{"i":[{"n":"self"}],"o":{"n":"_dacenw"}}],[0,"bdcr","stm32f103xx::rcc","Backup domain control register (RCC_BDCR)",null,null],[3,"R","stm32f103xx::rcc::bdcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LSEONR","","Value of the field",null,null],[3,"LSERDYR","","Value of the field",null,null],[3,"LSEBYPR","","Value of the field",null,null],[3,"BDRSTR","","Value of the field",null,null],[3,"_LSEONW","","Proxy",null,null],[3,"_LSEBYPW","","Proxy",null,null],[3,"_RTCSELW","","Proxy",null,null],[3,"_RTCENW","","Proxy",null,null],[3,"_BDRSTW","","Proxy",null,null],[4,"RTCSELR","","Possible values of the field `RTCSEL`",null,null],[13,"NOCLK","","No clock",696,null],[13,"LSE","","LSE oscillator clock used as RTC clock",696,null],[13,"LSI","","LSI oscillator clock used as RTC clock",696,null],[13,"HSE","","HSE oscillator clock divided by 128 used as RTC clock",696,null],[4,"RTCSELW","","Values that can be written to the field `RTCSEL`",null,null],[13,"NOCLK","","No clock",697,null],[13,"LSE","","LSE oscillator clock used as RTC clock",697,null],[13,"LSI","","LSI oscillator clock used as RTC clock",697,null],[13,"HSE","","HSE oscillator clock divided by 128 used as RTC clock",697,null],[6,"RTCENR","","Possible values of the field `RTCEN`",null,null],[6,"RTCENW","","Values that can be written to the field `RTCEN`",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",698,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",698,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",698,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",698,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::bdcr","Value of the field as raw bits",699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",696,{"i":[{"n":"self"}],"o":{"n":"rtcselr"}}],[11,"fmt","","",696,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",696,{"i":[{"n":"self"},{"n":"rtcselr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",696,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_no_clk","","Checks if the value of the field is `NOCLK`",696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_lse","","Checks if the value of the field is `LSE`",696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_lsi","","Checks if the value of the field is `LSI`",696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_hse","","Checks if the value of the field is `HSE`",696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",703,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",704,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",705,{"i":[{"n":"self"},{"n":"rtcselw"}],"o":{"n":"w"}}],[11,"no_clk","","No clock",705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"lse","","LSE oscillator clock used as RTC clock",705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"lsi","","LSI oscillator clock used as RTC clock",705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"hse","","HSE oscillator clock divided by 128 used as RTC clock",705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",705,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",706,{"i":[{"n":"self"},{"n":"rtcenw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",706,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",707,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",708,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lseon","","Bit 0 - External Low Speed oscillator enable",708,{"i":[{"n":"self"}],"o":{"n":"lseonr"}}],[11,"lserdy","","Bit 1 - External Low Speed oscillator ready",708,{"i":[{"n":"self"}],"o":{"n":"lserdyr"}}],[11,"lsebyp","","Bit 2 - External Low Speed oscillator bypass",708,{"i":[{"n":"self"}],"o":{"n":"lsebypr"}}],[11,"rtcsel","","Bits 8:9 - RTC clock source selection",708,{"i":[{"n":"self"}],"o":{"n":"rtcselr"}}],[11,"rtcen","","Bit 15 - RTC clock enable",708,{"i":[{"n":"self"}],"o":{"n":"rtcenr"}}],[11,"bdrst","","Bit 16 - Backup domain software reset",708,{"i":[{"n":"self"}],"o":{"n":"bdrstr"}}],[11,"reset_value","","Reset value of the register",709,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",709,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lseon","","Bit 0 - External Low Speed oscillator enable",709,{"i":[{"n":"self"}],"o":{"n":"_lseonw"}}],[11,"lsebyp","","Bit 2 - External Low Speed oscillator bypass",709,{"i":[{"n":"self"}],"o":{"n":"_lsebypw"}}],[11,"rtcsel","","Bits 8:9 - RTC clock source selection",709,{"i":[{"n":"self"}],"o":{"n":"_rtcselw"}}],[11,"rtcen","","Bit 15 - RTC clock enable",709,{"i":[{"n":"self"}],"o":{"n":"_rtcenw"}}],[11,"bdrst","","Bit 16 - Backup domain software reset",709,{"i":[{"n":"self"}],"o":{"n":"_bdrstw"}}],[0,"csr","stm32f103xx::rcc","Control/status register (RCC_CSR)",null,null],[3,"R","stm32f103xx::rcc::csr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LSIONR","","Value of the field",null,null],[3,"LSIRDYR","","Value of the field",null,null],[3,"RMVFR","","Value of the field",null,null],[3,"PINRSTFR","","Value of the field",null,null],[3,"PORRSTFR","","Value of the field",null,null],[3,"SFTRSTFR","","Value of the field",null,null],[3,"IWDGRSTFR","","Value of the field",null,null],[3,"WWDGRSTFR","","Value of the field",null,null],[3,"LPWRRSTFR","","Value of the field",null,null],[3,"_LSIONW","","Proxy",null,null],[3,"_RMVFW","","Proxy",null,null],[3,"_PINRSTFW","","Proxy",null,null],[3,"_PORRSTFW","","Proxy",null,null],[3,"_SFTRSTFW","","Proxy",null,null],[3,"_IWDGRSTFW","","Proxy",null,null],[3,"_WWDGRSTFW","","Proxy",null,null],[3,"_LPWRRSTFW","","Proxy",null,null],[11,"modify","stm32f103xx::rcc","Modifies the contents of the register",710,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",710,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",710,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",710,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rcc::csr","Value of the field as raw bits",711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",720,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",721,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",721,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",721,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",722,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",722,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",722,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",723,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",723,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",723,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",724,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",724,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",724,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",725,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",725,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",725,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",726,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",726,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",726,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",727,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",727,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",727,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",728,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lsion","","Bit 0 - Internal low speed oscillator enable",728,{"i":[{"n":"self"}],"o":{"n":"lsionr"}}],[11,"lsirdy","","Bit 1 - Internal low speed oscillator ready",728,{"i":[{"n":"self"}],"o":{"n":"lsirdyr"}}],[11,"rmvf","","Bit 24 - Remove reset flag",728,{"i":[{"n":"self"}],"o":{"n":"rmvfr"}}],[11,"pinrstf","","Bit 26 - PIN reset flag",728,{"i":[{"n":"self"}],"o":{"n":"pinrstfr"}}],[11,"porrstf","","Bit 27 - POR/PDR reset flag",728,{"i":[{"n":"self"}],"o":{"n":"porrstfr"}}],[11,"sftrstf","","Bit 28 - Software reset flag",728,{"i":[{"n":"self"}],"o":{"n":"sftrstfr"}}],[11,"iwdgrstf","","Bit 29 - Independent watchdog reset flag",728,{"i":[{"n":"self"}],"o":{"n":"iwdgrstfr"}}],[11,"wwdgrstf","","Bit 30 - Window watchdog reset flag",728,{"i":[{"n":"self"}],"o":{"n":"wwdgrstfr"}}],[11,"lpwrrstf","","Bit 31 - Low-power reset flag",728,{"i":[{"n":"self"}],"o":{"n":"lpwrrstfr"}}],[11,"reset_value","","Reset value of the register",729,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",729,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lsion","","Bit 0 - Internal low speed oscillator enable",729,{"i":[{"n":"self"}],"o":{"n":"_lsionw"}}],[11,"rmvf","","Bit 24 - Remove reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_rmvfw"}}],[11,"pinrstf","","Bit 26 - PIN reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_pinrstfw"}}],[11,"porrstf","","Bit 27 - POR/PDR reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_porrstfw"}}],[11,"sftrstf","","Bit 28 - Software reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_sftrstfw"}}],[11,"iwdgrstf","","Bit 29 - Independent watchdog reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_iwdgrstfw"}}],[11,"wwdgrstf","","Bit 30 - Window watchdog reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_wwdgrstfw"}}],[11,"lpwrrstf","","Bit 31 - Low-power reset flag",729,{"i":[{"n":"self"}],"o":{"n":"_lpwrrstfw"}}],[0,"gpioa","stm32f103xx","General purpose I/O",null,null],[3,"RegisterBlock","stm32f103xx::gpioa","Register block",null,null],[12,"crl","","0x00 - Port configuration register low (GPIOn_CRL)",730,null],[12,"crh","","0x04 - Port configuration register high (GPIOn_CRL)",730,null],[12,"idr","","0x08 - Port input data register (GPIOn_IDR)",730,null],[12,"odr","","0x0c - Port output data register (GPIOn_ODR)",730,null],[12,"bsrr","","0x10 - Port bit set/reset register (GPIOn_BSRR)",730,null],[12,"brr","","0x14 - Port bit reset register (GPIOn_BRR)",730,null],[12,"lckr","","0x18 - Port configuration lock register",730,null],[3,"CRL","","Port configuration register low (GPIOn_CRL)",null,null],[3,"CRH","","Port configuration register high (GPIOn_CRL)",null,null],[3,"IDR","","Port input data register (GPIOn_IDR)",null,null],[3,"ODR","","Port output data register (GPIOn_ODR)",null,null],[3,"BSRR","","Port bit set/reset register (GPIOn_BSRR)",null,null],[3,"BRR","","Port bit reset register (GPIOn_BRR)",null,null],[3,"LCKR","","Port configuration lock register",null,null],[0,"crl","","Port configuration register low (GPIOn_CRL)",null,null],[3,"R","stm32f103xx::gpioa::crl","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_MODE0W","","Proxy",null,null],[3,"_CNF0W","","Proxy",null,null],[3,"_MODE1W","","Proxy",null,null],[3,"_CNF1W","","Proxy",null,null],[3,"_MODE2W","","Proxy",null,null],[3,"_CNF2W","","Proxy",null,null],[3,"_MODE3W","","Proxy",null,null],[3,"_CNF3W","","Proxy",null,null],[3,"_MODE4W","","Proxy",null,null],[3,"_CNF4W","","Proxy",null,null],[3,"_MODE5W","","Proxy",null,null],[3,"_CNF5W","","Proxy",null,null],[3,"_MODE6W","","Proxy",null,null],[3,"_CNF6W","","Proxy",null,null],[3,"_MODE7W","","Proxy",null,null],[3,"_CNF7W","","Proxy",null,null],[4,"MODE0R","","Possible values of the field `MODE0`",null,null],[13,"INPUT","","Input mode",731,null],[13,"OUTPUT","","Output mode 10 MHz",731,null],[13,"OUTPUT2","","Output mode 2 MHz",731,null],[13,"OUTPUT50","","Output mode 50 MHz",731,null],[4,"CNF0R","","Possible values of the field `CNF0`",null,null],[13,"PUSH","","Push-Pull mode",732,null],[13,"OPEN","","Open Drain-Mode",732,null],[13,"ALTPUSH","","Alternate Function Push-Pull Mode",732,null],[13,"ALTOPEN","","Alternate Function Open-Drain Mode",732,null],[4,"MODE0W","","Values that can be written to the field `MODE0`",null,null],[13,"INPUT","","Input mode",733,null],[13,"OUTPUT","","Output mode 10 MHz",733,null],[13,"OUTPUT2","","Output mode 2 MHz",733,null],[13,"OUTPUT50","","Output mode 50 MHz",733,null],[4,"CNF0W","","Values that can be written to the field `CNF0`",null,null],[13,"PUSH","","Push-Pull mode",734,null],[13,"OPEN","","Open Drain-Mode",734,null],[13,"ALTPUSH","","Alternate Function Push-Pull Mode",734,null],[13,"ALTOPEN","","Alternate Function Open-Drain Mode",734,null],[6,"MODE1R","","Possible values of the field `MODE1`",null,null],[6,"CNF1R","","Possible values of the field `CNF1`",null,null],[6,"MODE2R","","Possible values of the field `MODE2`",null,null],[6,"CNF2R","","Possible values of the field `CNF2`",null,null],[6,"MODE3R","","Possible values of the field `MODE3`",null,null],[6,"CNF3R","","Possible values of the field `CNF3`",null,null],[6,"MODE4R","","Possible values of the field `MODE4`",null,null],[6,"CNF4R","","Possible values of the field `CNF4`",null,null],[6,"MODE5R","","Possible values of the field `MODE5`",null,null],[6,"CNF5R","","Possible values of the field `CNF5`",null,null],[6,"MODE6R","","Possible values of the field `MODE6`",null,null],[6,"CNF6R","","Possible values of the field `CNF6`",null,null],[6,"MODE7R","","Possible values of the field `MODE7`",null,null],[6,"CNF7R","","Possible values of the field `CNF7`",null,null],[6,"MODE1W","","Values that can be written to the field `MODE1`",null,null],[6,"CNF1W","","Values that can be written to the field `CNF1`",null,null],[6,"MODE2W","","Values that can be written to the field `MODE2`",null,null],[6,"CNF2W","","Values that can be written to the field `CNF2`",null,null],[6,"MODE3W","","Values that can be written to the field `MODE3`",null,null],[6,"CNF3W","","Values that can be written to the field `CNF3`",null,null],[6,"MODE4W","","Values that can be written to the field `MODE4`",null,null],[6,"CNF4W","","Values that can be written to the field `CNF4`",null,null],[6,"MODE5W","","Values that can be written to the field `MODE5`",null,null],[6,"CNF5W","","Values that can be written to the field `CNF5`",null,null],[6,"MODE6W","","Values that can be written to the field `MODE6`",null,null],[6,"CNF6W","","Values that can be written to the field `CNF6`",null,null],[6,"MODE7W","","Values that can be written to the field `MODE7`",null,null],[6,"CNF7W","","Values that can be written to the field `CNF7`",null,null],[11,"modify","stm32f103xx::gpioa","Modifies the contents of the register",735,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",735,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",735,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",735,{"i":[{"n":"self"}]}],[11,"clone","stm32f103xx::gpioa::crl","",731,{"i":[{"n":"self"}],"o":{"n":"mode0r"}}],[11,"fmt","","",731,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",731,{"i":[{"n":"self"},{"n":"mode0r"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",731,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_input","","Checks if the value of the field is `INPUT`",731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_output","","Checks if the value of the field is `OUTPUT`",731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_output2","","Checks if the value of the field is `OUTPUT2`",731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_output50","","Checks if the value of the field is `OUTPUT50`",731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",732,{"i":[{"n":"self"}],"o":{"n":"cnf0r"}}],[11,"fmt","","",732,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",732,{"i":[{"n":"self"},{"n":"cnf0r"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",732,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_push","","Checks if the value of the field is `PUSH`",732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_open","","Checks if the value of the field is `OPEN`",732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_alt_push","","Checks if the value of the field is `ALTPUSH`",732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_alt_open","","Checks if the value of the field is `ALTOPEN`",732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",736,{"i":[{"n":"self"},{"n":"mode0w"}],"o":{"n":"w"}}],[11,"input","","Input mode",736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",736,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",737,{"i":[{"n":"self"},{"n":"cnf0w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",737,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",738,{"i":[{"n":"self"},{"n":"mode1w"}],"o":{"n":"w"}}],[11,"input","","Input mode",738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",738,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",739,{"i":[{"n":"self"},{"n":"cnf1w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",739,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",740,{"i":[{"n":"self"},{"n":"mode2w"}],"o":{"n":"w"}}],[11,"input","","Input mode",740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",740,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",741,{"i":[{"n":"self"},{"n":"cnf2w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",741,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",742,{"i":[{"n":"self"},{"n":"mode3w"}],"o":{"n":"w"}}],[11,"input","","Input mode",742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",742,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",743,{"i":[{"n":"self"},{"n":"cnf3w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",743,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",744,{"i":[{"n":"self"},{"n":"mode4w"}],"o":{"n":"w"}}],[11,"input","","Input mode",744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",744,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",745,{"i":[{"n":"self"},{"n":"cnf4w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",745,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",746,{"i":[{"n":"self"},{"n":"mode5w"}],"o":{"n":"w"}}],[11,"input","","Input mode",746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",746,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",747,{"i":[{"n":"self"},{"n":"cnf5w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",747,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",748,{"i":[{"n":"self"},{"n":"mode6w"}],"o":{"n":"w"}}],[11,"input","","Input mode",748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",748,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",749,{"i":[{"n":"self"},{"n":"cnf6w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",749,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",750,{"i":[{"n":"self"},{"n":"mode7w"}],"o":{"n":"w"}}],[11,"input","","Input mode",750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",750,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",751,{"i":[{"n":"self"},{"n":"cnf7w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",751,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",752,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mode0","","Bits 0:1 - Port n.0 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode0r"}}],[11,"cnf0","","Bits 2:3 - Port n.0 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf0r"}}],[11,"mode1","","Bits 4:5 - Port n.1 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode1r"}}],[11,"cnf1","","Bits 6:7 - Port n.1 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf1r"}}],[11,"mode2","","Bits 8:9 - Port n.2 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode2r"}}],[11,"cnf2","","Bits 10:11 - Port n.2 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf2r"}}],[11,"mode3","","Bits 12:13 - Port n.3 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode3r"}}],[11,"cnf3","","Bits 14:15 - Port n.3 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf3r"}}],[11,"mode4","","Bits 16:17 - Port n.4 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode4r"}}],[11,"cnf4","","Bits 18:19 - Port n.4 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf4r"}}],[11,"mode5","","Bits 20:21 - Port n.5 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode5r"}}],[11,"cnf5","","Bits 22:23 - Port n.5 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf5r"}}],[11,"mode6","","Bits 24:25 - Port n.6 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode6r"}}],[11,"cnf6","","Bits 26:27 - Port n.6 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf6r"}}],[11,"mode7","","Bits 28:29 - Port n.7 mode bits",752,{"i":[{"n":"self"}],"o":{"n":"mode7r"}}],[11,"cnf7","","Bits 30:31 - Port n.7 configuration bits",752,{"i":[{"n":"self"}],"o":{"n":"cnf7r"}}],[11,"reset_value","","Reset value of the register",753,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",753,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mode0","","Bits 0:1 - Port n.0 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode0w"}}],[11,"cnf0","","Bits 2:3 - Port n.0 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf0w"}}],[11,"mode1","","Bits 4:5 - Port n.1 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode1w"}}],[11,"cnf1","","Bits 6:7 - Port n.1 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf1w"}}],[11,"mode2","","Bits 8:9 - Port n.2 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode2w"}}],[11,"cnf2","","Bits 10:11 - Port n.2 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf2w"}}],[11,"mode3","","Bits 12:13 - Port n.3 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode3w"}}],[11,"cnf3","","Bits 14:15 - Port n.3 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf3w"}}],[11,"mode4","","Bits 16:17 - Port n.4 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode4w"}}],[11,"cnf4","","Bits 18:19 - Port n.4 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf4w"}}],[11,"mode5","","Bits 20:21 - Port n.5 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode5w"}}],[11,"cnf5","","Bits 22:23 - Port n.5 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf5w"}}],[11,"mode6","","Bits 24:25 - Port n.6 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode6w"}}],[11,"cnf6","","Bits 26:27 - Port n.6 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf6w"}}],[11,"mode7","","Bits 28:29 - Port n.7 mode bits",753,{"i":[{"n":"self"}],"o":{"n":"_mode7w"}}],[11,"cnf7","","Bits 30:31 - Port n.7 configuration bits",753,{"i":[{"n":"self"}],"o":{"n":"_cnf7w"}}],[0,"crh","stm32f103xx::gpioa","Port configuration register high (GPIOn_CRL)",null,null],[3,"R","stm32f103xx::gpioa::crh","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_MODE8W","","Proxy",null,null],[3,"_CNF8W","","Proxy",null,null],[3,"_MODE9W","","Proxy",null,null],[3,"_CNF9W","","Proxy",null,null],[3,"_MODE10W","","Proxy",null,null],[3,"_CNF10W","","Proxy",null,null],[3,"_MODE11W","","Proxy",null,null],[3,"_CNF11W","","Proxy",null,null],[3,"_MODE12W","","Proxy",null,null],[3,"_CNF12W","","Proxy",null,null],[3,"_MODE13W","","Proxy",null,null],[3,"_CNF13W","","Proxy",null,null],[3,"_MODE14W","","Proxy",null,null],[3,"_CNF14W","","Proxy",null,null],[3,"_MODE15W","","Proxy",null,null],[3,"_CNF15W","","Proxy",null,null],[6,"MODE8R","","Possible values of the field `MODE8`",null,null],[6,"CNF8R","","Possible values of the field `CNF8`",null,null],[6,"MODE9R","","Possible values of the field `MODE9`",null,null],[6,"CNF9R","","Possible values of the field `CNF9`",null,null],[6,"MODE10R","","Possible values of the field `MODE10`",null,null],[6,"CNF10R","","Possible values of the field `CNF10`",null,null],[6,"MODE11R","","Possible values of the field `MODE11`",null,null],[6,"CNF11R","","Possible values of the field `CNF11`",null,null],[6,"MODE12R","","Possible values of the field `MODE12`",null,null],[6,"CNF12R","","Possible values of the field `CNF12`",null,null],[6,"MODE13R","","Possible values of the field `MODE13`",null,null],[6,"CNF13R","","Possible values of the field `CNF13`",null,null],[6,"MODE14R","","Possible values of the field `MODE14`",null,null],[6,"CNF14R","","Possible values of the field `CNF14`",null,null],[6,"MODE15R","","Possible values of the field `MODE15`",null,null],[6,"CNF15R","","Possible values of the field `CNF15`",null,null],[6,"MODE8W","","Values that can be written to the field `MODE8`",null,null],[6,"CNF8W","","Values that can be written to the field `CNF8`",null,null],[6,"MODE9W","","Values that can be written to the field `MODE9`",null,null],[6,"CNF9W","","Values that can be written to the field `CNF9`",null,null],[6,"MODE10W","","Values that can be written to the field `MODE10`",null,null],[6,"CNF10W","","Values that can be written to the field `CNF10`",null,null],[6,"MODE11W","","Values that can be written to the field `MODE11`",null,null],[6,"CNF11W","","Values that can be written to the field `CNF11`",null,null],[6,"MODE12W","","Values that can be written to the field `MODE12`",null,null],[6,"CNF12W","","Values that can be written to the field `CNF12`",null,null],[6,"MODE13W","","Values that can be written to the field `MODE13`",null,null],[6,"CNF13W","","Values that can be written to the field `CNF13`",null,null],[6,"MODE14W","","Values that can be written to the field `MODE14`",null,null],[6,"CNF14W","","Values that can be written to the field `CNF14`",null,null],[6,"MODE15W","","Values that can be written to the field `MODE15`",null,null],[6,"CNF15W","","Values that can be written to the field `CNF15`",null,null],[11,"modify","stm32f103xx::gpioa","Modifies the contents of the register",754,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",754,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",754,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",754,{"i":[{"n":"self"}]}],[11,"variant","stm32f103xx::gpioa::crh","Writes `variant` to the field",755,{"i":[{"n":"self"},{"n":"mode8w"}],"o":{"n":"w"}}],[11,"input","","Input mode",755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",755,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",756,{"i":[{"n":"self"},{"n":"cnf8w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",756,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",757,{"i":[{"n":"self"},{"n":"mode9w"}],"o":{"n":"w"}}],[11,"input","","Input mode",757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",757,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",758,{"i":[{"n":"self"},{"n":"cnf9w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",758,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",759,{"i":[{"n":"self"},{"n":"mode10w"}],"o":{"n":"w"}}],[11,"input","","Input mode",759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",759,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",760,{"i":[{"n":"self"},{"n":"cnf10w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",760,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",761,{"i":[{"n":"self"},{"n":"mode11w"}],"o":{"n":"w"}}],[11,"input","","Input mode",761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",761,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",762,{"i":[{"n":"self"},{"n":"cnf11w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",762,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",763,{"i":[{"n":"self"},{"n":"mode12w"}],"o":{"n":"w"}}],[11,"input","","Input mode",763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",763,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",764,{"i":[{"n":"self"},{"n":"cnf12w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",764,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",765,{"i":[{"n":"self"},{"n":"mode13w"}],"o":{"n":"w"}}],[11,"input","","Input mode",765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",765,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",766,{"i":[{"n":"self"},{"n":"cnf13w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",766,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",767,{"i":[{"n":"self"},{"n":"mode14w"}],"o":{"n":"w"}}],[11,"input","","Input mode",767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",767,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",768,{"i":[{"n":"self"},{"n":"cnf14w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",768,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",769,{"i":[{"n":"self"},{"n":"mode15w"}],"o":{"n":"w"}}],[11,"input","","Input mode",769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output","","Output mode 10 MHz",769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output2","","Output mode 2 MHz",769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"output50","","Output mode 50 MHz",769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",769,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",770,{"i":[{"n":"self"},{"n":"cnf15w"}],"o":{"n":"w"}}],[11,"push","","Push-Pull mode",770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"open","","Open Drain-Mode",770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_push","","Alternate Function Push-Pull Mode",770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"alt_open","","Alternate Function Open-Drain Mode",770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",770,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",771,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mode8","","Bits 0:1 - Port n.8 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode8r"}}],[11,"cnf8","","Bits 2:3 - Port n.8 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf8r"}}],[11,"mode9","","Bits 4:5 - Port n.9 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode9r"}}],[11,"cnf9","","Bits 6:7 - Port n.9 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf9r"}}],[11,"mode10","","Bits 8:9 - Port n.10 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode10r"}}],[11,"cnf10","","Bits 10:11 - Port n.10 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf10r"}}],[11,"mode11","","Bits 12:13 - Port n.11 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode11r"}}],[11,"cnf11","","Bits 14:15 - Port n.11 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf11r"}}],[11,"mode12","","Bits 16:17 - Port n.12 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode12r"}}],[11,"cnf12","","Bits 18:19 - Port n.12 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf12r"}}],[11,"mode13","","Bits 20:21 - Port n.13 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode13r"}}],[11,"cnf13","","Bits 22:23 - Port n.13 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf13r"}}],[11,"mode14","","Bits 24:25 - Port n.14 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode14r"}}],[11,"cnf14","","Bits 26:27 - Port n.14 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf14r"}}],[11,"mode15","","Bits 28:29 - Port n.15 mode bits",771,{"i":[{"n":"self"}],"o":{"n":"mode15r"}}],[11,"cnf15","","Bits 30:31 - Port n.15 configuration bits",771,{"i":[{"n":"self"}],"o":{"n":"cnf15r"}}],[11,"reset_value","","Reset value of the register",772,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",772,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mode8","","Bits 0:1 - Port n.8 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode8w"}}],[11,"cnf8","","Bits 2:3 - Port n.8 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf8w"}}],[11,"mode9","","Bits 4:5 - Port n.9 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode9w"}}],[11,"cnf9","","Bits 6:7 - Port n.9 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf9w"}}],[11,"mode10","","Bits 8:9 - Port n.10 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode10w"}}],[11,"cnf10","","Bits 10:11 - Port n.10 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf10w"}}],[11,"mode11","","Bits 12:13 - Port n.11 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode11w"}}],[11,"cnf11","","Bits 14:15 - Port n.11 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf11w"}}],[11,"mode12","","Bits 16:17 - Port n.12 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode12w"}}],[11,"cnf12","","Bits 18:19 - Port n.12 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf12w"}}],[11,"mode13","","Bits 20:21 - Port n.13 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode13w"}}],[11,"cnf13","","Bits 22:23 - Port n.13 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf13w"}}],[11,"mode14","","Bits 24:25 - Port n.14 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode14w"}}],[11,"cnf14","","Bits 26:27 - Port n.14 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf14w"}}],[11,"mode15","","Bits 28:29 - Port n.15 mode bits",772,{"i":[{"n":"self"}],"o":{"n":"_mode15w"}}],[11,"cnf15","","Bits 30:31 - Port n.15 configuration bits",772,{"i":[{"n":"self"}],"o":{"n":"_cnf15w"}}],[0,"idr","stm32f103xx::gpioa","Port input data register (GPIOn_IDR)",null,null],[3,"R","stm32f103xx::gpioa::idr","Value read from the register",null,null],[3,"IDR0R","","Value of the field",null,null],[3,"IDR1R","","Value of the field",null,null],[3,"IDR2R","","Value of the field",null,null],[3,"IDR3R","","Value of the field",null,null],[3,"IDR4R","","Value of the field",null,null],[3,"IDR5R","","Value of the field",null,null],[3,"IDR6R","","Value of the field",null,null],[3,"IDR7R","","Value of the field",null,null],[3,"IDR8R","","Value of the field",null,null],[3,"IDR9R","","Value of the field",null,null],[3,"IDR10R","","Value of the field",null,null],[3,"IDR11R","","Value of the field",null,null],[3,"IDR12R","","Value of the field",null,null],[3,"IDR13R","","Value of the field",null,null],[3,"IDR14R","","Value of the field",null,null],[3,"IDR15R","","Value of the field",null,null],[11,"read","stm32f103xx::gpioa","Reads the contents of the register",773,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bit","stm32f103xx::gpioa::idr","Value of the field as raw bits",774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",782,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",782,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",782,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",783,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",783,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",783,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",784,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",784,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",784,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",785,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",785,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",785,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",790,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"idr0","","Bit 0 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr0r"}}],[11,"idr1","","Bit 1 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr1r"}}],[11,"idr2","","Bit 2 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr2r"}}],[11,"idr3","","Bit 3 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr3r"}}],[11,"idr4","","Bit 4 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr4r"}}],[11,"idr5","","Bit 5 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr5r"}}],[11,"idr6","","Bit 6 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr6r"}}],[11,"idr7","","Bit 7 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr7r"}}],[11,"idr8","","Bit 8 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr8r"}}],[11,"idr9","","Bit 9 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr9r"}}],[11,"idr10","","Bit 10 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr10r"}}],[11,"idr11","","Bit 11 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr11r"}}],[11,"idr12","","Bit 12 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr12r"}}],[11,"idr13","","Bit 13 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr13r"}}],[11,"idr14","","Bit 14 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr14r"}}],[11,"idr15","","Bit 15 - Port input data",790,{"i":[{"n":"self"}],"o":{"n":"idr15r"}}],[0,"odr","stm32f103xx::gpioa","Port output data register (GPIOn_ODR)",null,null],[3,"R","stm32f103xx::gpioa::odr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ODR0R","","Value of the field",null,null],[3,"ODR1R","","Value of the field",null,null],[3,"ODR2R","","Value of the field",null,null],[3,"ODR3R","","Value of the field",null,null],[3,"ODR4R","","Value of the field",null,null],[3,"ODR5R","","Value of the field",null,null],[3,"ODR6R","","Value of the field",null,null],[3,"ODR7R","","Value of the field",null,null],[3,"ODR8R","","Value of the field",null,null],[3,"ODR9R","","Value of the field",null,null],[3,"ODR10R","","Value of the field",null,null],[3,"ODR11R","","Value of the field",null,null],[3,"ODR12R","","Value of the field",null,null],[3,"ODR13R","","Value of the field",null,null],[3,"ODR14R","","Value of the field",null,null],[3,"ODR15R","","Value of the field",null,null],[3,"_ODR0W","","Proxy",null,null],[3,"_ODR1W","","Proxy",null,null],[3,"_ODR2W","","Proxy",null,null],[3,"_ODR3W","","Proxy",null,null],[3,"_ODR4W","","Proxy",null,null],[3,"_ODR5W","","Proxy",null,null],[3,"_ODR6W","","Proxy",null,null],[3,"_ODR7W","","Proxy",null,null],[3,"_ODR8W","","Proxy",null,null],[3,"_ODR9W","","Proxy",null,null],[3,"_ODR10W","","Proxy",null,null],[3,"_ODR11W","","Proxy",null,null],[3,"_ODR12W","","Proxy",null,null],[3,"_ODR13W","","Proxy",null,null],[3,"_ODR14W","","Proxy",null,null],[3,"_ODR15W","","Proxy",null,null],[11,"modify","stm32f103xx::gpioa","Modifies the contents of the register",791,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",791,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",791,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",791,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::gpioa::odr","Value of the field as raw bits",792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",808,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",808,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",808,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",809,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",809,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",809,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",810,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",810,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",810,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",811,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",811,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",811,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",812,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",812,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",812,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",813,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",813,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",813,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",814,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",814,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",814,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",815,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",815,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",815,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",816,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",816,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",816,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",817,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",817,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",817,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",818,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",819,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",820,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",820,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",820,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",821,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",821,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",821,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",822,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",822,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",822,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",823,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",824,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"odr0","","Bit 0 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr0r"}}],[11,"odr1","","Bit 1 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr1r"}}],[11,"odr2","","Bit 2 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr2r"}}],[11,"odr3","","Bit 3 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr3r"}}],[11,"odr4","","Bit 4 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr4r"}}],[11,"odr5","","Bit 5 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr5r"}}],[11,"odr6","","Bit 6 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr6r"}}],[11,"odr7","","Bit 7 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr7r"}}],[11,"odr8","","Bit 8 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr8r"}}],[11,"odr9","","Bit 9 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr9r"}}],[11,"odr10","","Bit 10 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr10r"}}],[11,"odr11","","Bit 11 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr11r"}}],[11,"odr12","","Bit 12 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr12r"}}],[11,"odr13","","Bit 13 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr13r"}}],[11,"odr14","","Bit 14 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr14r"}}],[11,"odr15","","Bit 15 - Port output data",824,{"i":[{"n":"self"}],"o":{"n":"odr15r"}}],[11,"reset_value","","Reset value of the register",825,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",825,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"odr0","","Bit 0 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr0w"}}],[11,"odr1","","Bit 1 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr1w"}}],[11,"odr2","","Bit 2 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr2w"}}],[11,"odr3","","Bit 3 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr3w"}}],[11,"odr4","","Bit 4 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr4w"}}],[11,"odr5","","Bit 5 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr5w"}}],[11,"odr6","","Bit 6 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr6w"}}],[11,"odr7","","Bit 7 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr7w"}}],[11,"odr8","","Bit 8 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr8w"}}],[11,"odr9","","Bit 9 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr9w"}}],[11,"odr10","","Bit 10 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr10w"}}],[11,"odr11","","Bit 11 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr11w"}}],[11,"odr12","","Bit 12 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr12w"}}],[11,"odr13","","Bit 13 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr13w"}}],[11,"odr14","","Bit 14 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr14w"}}],[11,"odr15","","Bit 15 - Port output data",825,{"i":[{"n":"self"}],"o":{"n":"_odr15w"}}],[0,"bsrr","stm32f103xx::gpioa","Port bit set/reset register (GPIOn_BSRR)",null,null],[3,"W","stm32f103xx::gpioa::bsrr","Value to write to the register",null,null],[3,"_BS0W","","Proxy",null,null],[3,"_BS1W","","Proxy",null,null],[3,"_BS2W","","Proxy",null,null],[3,"_BS3W","","Proxy",null,null],[3,"_BS4W","","Proxy",null,null],[3,"_BS5W","","Proxy",null,null],[3,"_BS6W","","Proxy",null,null],[3,"_BS7W","","Proxy",null,null],[3,"_BS8W","","Proxy",null,null],[3,"_BS9W","","Proxy",null,null],[3,"_BS10W","","Proxy",null,null],[3,"_BS11W","","Proxy",null,null],[3,"_BS12W","","Proxy",null,null],[3,"_BS13W","","Proxy",null,null],[3,"_BS14W","","Proxy",null,null],[3,"_BS15W","","Proxy",null,null],[3,"_BR0W","","Proxy",null,null],[3,"_BR1W","","Proxy",null,null],[3,"_BR2W","","Proxy",null,null],[3,"_BR3W","","Proxy",null,null],[3,"_BR4W","","Proxy",null,null],[3,"_BR5W","","Proxy",null,null],[3,"_BR6W","","Proxy",null,null],[3,"_BR7W","","Proxy",null,null],[3,"_BR8W","","Proxy",null,null],[3,"_BR9W","","Proxy",null,null],[3,"_BR10W","","Proxy",null,null],[3,"_BR11W","","Proxy",null,null],[3,"_BR12W","","Proxy",null,null],[3,"_BR13W","","Proxy",null,null],[3,"_BR14W","","Proxy",null,null],[3,"_BR15W","","Proxy",null,null],[4,"BS0W","","Values that can be written to the field `BS0`",null,null],[13,"SET","","Sets the corresponding ODRx bit",826,null],[4,"BR0W","","Values that can be written to the field `BR0`",null,null],[13,"RESET","","Resets the corresponding ODRx bit",827,null],[6,"BS1W","","Values that can be written to the field `BS1`",null,null],[6,"BS2W","","Values that can be written to the field `BS2`",null,null],[6,"BS3W","","Values that can be written to the field `BS3`",null,null],[6,"BS4W","","Values that can be written to the field `BS4`",null,null],[6,"BS5W","","Values that can be written to the field `BS5`",null,null],[6,"BS6W","","Values that can be written to the field `BS6`",null,null],[6,"BS7W","","Values that can be written to the field `BS7`",null,null],[6,"BS8W","","Values that can be written to the field `BS8`",null,null],[6,"BS9W","","Values that can be written to the field `BS9`",null,null],[6,"BS10W","","Values that can be written to the field `BS10`",null,null],[6,"BS11W","","Values that can be written to the field `BS11`",null,null],[6,"BS12W","","Values that can be written to the field `BS12`",null,null],[6,"BS13W","","Values that can be written to the field `BS13`",null,null],[6,"BS14W","","Values that can be written to the field `BS14`",null,null],[6,"BS15W","","Values that can be written to the field `BS15`",null,null],[6,"BR1W","","Values that can be written to the field `BR1`",null,null],[6,"BR2W","","Values that can be written to the field `BR2`",null,null],[6,"BR3W","","Values that can be written to the field `BR3`",null,null],[6,"BR4W","","Values that can be written to the field `BR4`",null,null],[6,"BR5W","","Values that can be written to the field `BR5`",null,null],[6,"BR6W","","Values that can be written to the field `BR6`",null,null],[6,"BR7W","","Values that can be written to the field `BR7`",null,null],[6,"BR8W","","Values that can be written to the field `BR8`",null,null],[6,"BR9W","","Values that can be written to the field `BR9`",null,null],[6,"BR10W","","Values that can be written to the field `BR10`",null,null],[6,"BR11W","","Values that can be written to the field `BR11`",null,null],[6,"BR12W","","Values that can be written to the field `BR12`",null,null],[6,"BR13W","","Values that can be written to the field `BR13`",null,null],[6,"BR14W","","Values that can be written to the field `BR14`",null,null],[6,"BR15W","","Values that can be written to the field `BR15`",null,null],[11,"write","stm32f103xx::gpioa","Writes to the register",828,{"i":[{"n":"self"},{"n":"f"}]}],[11,"variant","stm32f103xx::gpioa::bsrr","Writes `variant` to the field",829,{"i":[{"n":"self"},{"n":"bs0w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",829,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",830,{"i":[{"n":"self"},{"n":"bs1w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",830,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",831,{"i":[{"n":"self"},{"n":"bs2w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",831,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",832,{"i":[{"n":"self"},{"n":"bs3w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",832,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",833,{"i":[{"n":"self"},{"n":"bs4w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",833,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",834,{"i":[{"n":"self"},{"n":"bs5w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",834,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",835,{"i":[{"n":"self"},{"n":"bs6w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",835,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",836,{"i":[{"n":"self"},{"n":"bs7w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",836,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",837,{"i":[{"n":"self"},{"n":"bs8w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",837,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",838,{"i":[{"n":"self"},{"n":"bs9w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",838,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",839,{"i":[{"n":"self"},{"n":"bs10w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",839,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",840,{"i":[{"n":"self"},{"n":"bs11w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",840,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",841,{"i":[{"n":"self"},{"n":"bs12w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",841,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",842,{"i":[{"n":"self"},{"n":"bs13w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",842,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",843,{"i":[{"n":"self"},{"n":"bs14w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",843,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",844,{"i":[{"n":"self"},{"n":"bs15w"}],"o":{"n":"w"}}],[11,"set","","Sets the corresponding ODRx bit",844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",844,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",845,{"i":[{"n":"self"},{"n":"br0w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",845,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",846,{"i":[{"n":"self"},{"n":"br1w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",846,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",847,{"i":[{"n":"self"},{"n":"br2w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",847,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",848,{"i":[{"n":"self"},{"n":"br3w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",848,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",849,{"i":[{"n":"self"},{"n":"br4w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",849,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",850,{"i":[{"n":"self"},{"n":"br5w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",850,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",850,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",850,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",850,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",851,{"i":[{"n":"self"},{"n":"br6w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",851,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",851,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",851,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",851,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",852,{"i":[{"n":"self"},{"n":"br7w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",852,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",852,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",852,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",852,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",853,{"i":[{"n":"self"},{"n":"br8w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",853,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",854,{"i":[{"n":"self"},{"n":"br9w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",854,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",855,{"i":[{"n":"self"},{"n":"br10w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",855,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",856,{"i":[{"n":"self"},{"n":"br11w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",856,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",856,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",856,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",856,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",857,{"i":[{"n":"self"},{"n":"br12w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",857,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",857,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",857,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",857,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",858,{"i":[{"n":"self"},{"n":"br13w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",858,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",858,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",858,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",858,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",859,{"i":[{"n":"self"},{"n":"br14w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",859,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",859,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",859,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",859,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",860,{"i":[{"n":"self"},{"n":"br15w"}],"o":{"n":"w"}}],[11,"reset","","Resets the corresponding ODRx bit",860,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",860,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",860,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",860,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",861,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",861,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"bs0","","Bit 0 - Set bit 0",861,{"i":[{"n":"self"}],"o":{"n":"_bs0w"}}],[11,"bs1","","Bit 1 - Set bit 1",861,{"i":[{"n":"self"}],"o":{"n":"_bs1w"}}],[11,"bs2","","Bit 2 - Set bit 1",861,{"i":[{"n":"self"}],"o":{"n":"_bs2w"}}],[11,"bs3","","Bit 3 - Set bit 3",861,{"i":[{"n":"self"}],"o":{"n":"_bs3w"}}],[11,"bs4","","Bit 4 - Set bit 4",861,{"i":[{"n":"self"}],"o":{"n":"_bs4w"}}],[11,"bs5","","Bit 5 - Set bit 5",861,{"i":[{"n":"self"}],"o":{"n":"_bs5w"}}],[11,"bs6","","Bit 6 - Set bit 6",861,{"i":[{"n":"self"}],"o":{"n":"_bs6w"}}],[11,"bs7","","Bit 7 - Set bit 7",861,{"i":[{"n":"self"}],"o":{"n":"_bs7w"}}],[11,"bs8","","Bit 8 - Set bit 8",861,{"i":[{"n":"self"}],"o":{"n":"_bs8w"}}],[11,"bs9","","Bit 9 - Set bit 9",861,{"i":[{"n":"self"}],"o":{"n":"_bs9w"}}],[11,"bs10","","Bit 10 - Set bit 10",861,{"i":[{"n":"self"}],"o":{"n":"_bs10w"}}],[11,"bs11","","Bit 11 - Set bit 11",861,{"i":[{"n":"self"}],"o":{"n":"_bs11w"}}],[11,"bs12","","Bit 12 - Set bit 12",861,{"i":[{"n":"self"}],"o":{"n":"_bs12w"}}],[11,"bs13","","Bit 13 - Set bit 13",861,{"i":[{"n":"self"}],"o":{"n":"_bs13w"}}],[11,"bs14","","Bit 14 - Set bit 14",861,{"i":[{"n":"self"}],"o":{"n":"_bs14w"}}],[11,"bs15","","Bit 15 - Set bit 15",861,{"i":[{"n":"self"}],"o":{"n":"_bs15w"}}],[11,"br0","","Bit 16 - Reset bit 0",861,{"i":[{"n":"self"}],"o":{"n":"_br0w"}}],[11,"br1","","Bit 17 - Reset bit 1",861,{"i":[{"n":"self"}],"o":{"n":"_br1w"}}],[11,"br2","","Bit 18 - Reset bit 2",861,{"i":[{"n":"self"}],"o":{"n":"_br2w"}}],[11,"br3","","Bit 19 - Reset bit 3",861,{"i":[{"n":"self"}],"o":{"n":"_br3w"}}],[11,"br4","","Bit 20 - Reset bit 4",861,{"i":[{"n":"self"}],"o":{"n":"_br4w"}}],[11,"br5","","Bit 21 - Reset bit 5",861,{"i":[{"n":"self"}],"o":{"n":"_br5w"}}],[11,"br6","","Bit 22 - Reset bit 6",861,{"i":[{"n":"self"}],"o":{"n":"_br6w"}}],[11,"br7","","Bit 23 - Reset bit 7",861,{"i":[{"n":"self"}],"o":{"n":"_br7w"}}],[11,"br8","","Bit 24 - Reset bit 8",861,{"i":[{"n":"self"}],"o":{"n":"_br8w"}}],[11,"br9","","Bit 25 - Reset bit 9",861,{"i":[{"n":"self"}],"o":{"n":"_br9w"}}],[11,"br10","","Bit 26 - Reset bit 10",861,{"i":[{"n":"self"}],"o":{"n":"_br10w"}}],[11,"br11","","Bit 27 - Reset bit 11",861,{"i":[{"n":"self"}],"o":{"n":"_br11w"}}],[11,"br12","","Bit 28 - Reset bit 12",861,{"i":[{"n":"self"}],"o":{"n":"_br12w"}}],[11,"br13","","Bit 29 - Reset bit 13",861,{"i":[{"n":"self"}],"o":{"n":"_br13w"}}],[11,"br14","","Bit 30 - Reset bit 14",861,{"i":[{"n":"self"}],"o":{"n":"_br14w"}}],[11,"br15","","Bit 31 - Reset bit 15",861,{"i":[{"n":"self"}],"o":{"n":"_br15w"}}],[0,"brr","stm32f103xx::gpioa","Port bit reset register (GPIOn_BRR)",null,null],[3,"W","stm32f103xx::gpioa::brr","Value to write to the register",null,null],[3,"_BR0W","","Proxy",null,null],[3,"_BR1W","","Proxy",null,null],[3,"_BR2W","","Proxy",null,null],[3,"_BR3W","","Proxy",null,null],[3,"_BR4W","","Proxy",null,null],[3,"_BR5W","","Proxy",null,null],[3,"_BR6W","","Proxy",null,null],[3,"_BR7W","","Proxy",null,null],[3,"_BR8W","","Proxy",null,null],[3,"_BR9W","","Proxy",null,null],[3,"_BR10W","","Proxy",null,null],[3,"_BR11W","","Proxy",null,null],[3,"_BR12W","","Proxy",null,null],[3,"_BR13W","","Proxy",null,null],[3,"_BR14W","","Proxy",null,null],[3,"_BR15W","","Proxy",null,null],[11,"write","stm32f103xx::gpioa","Writes to the register",862,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::gpioa::brr","Sets the field bit",863,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",863,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",863,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",864,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",864,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",864,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",865,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",866,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",866,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",866,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",867,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",867,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",867,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",868,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",868,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",868,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",869,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",869,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",869,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",870,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",870,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",870,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",871,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",871,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",871,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",872,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",872,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",872,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",873,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",873,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",873,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",874,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",874,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",874,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",875,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",875,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",875,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",876,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",876,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",876,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",877,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",877,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",877,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",878,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",878,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",878,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",879,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",879,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"br0","","Bit 0 - Reset bit 0",879,{"i":[{"n":"self"}],"o":{"n":"_br0w"}}],[11,"br1","","Bit 1 - Reset bit 1",879,{"i":[{"n":"self"}],"o":{"n":"_br1w"}}],[11,"br2","","Bit 2 - Reset bit 1",879,{"i":[{"n":"self"}],"o":{"n":"_br2w"}}],[11,"br3","","Bit 3 - Reset bit 3",879,{"i":[{"n":"self"}],"o":{"n":"_br3w"}}],[11,"br4","","Bit 4 - Reset bit 4",879,{"i":[{"n":"self"}],"o":{"n":"_br4w"}}],[11,"br5","","Bit 5 - Reset bit 5",879,{"i":[{"n":"self"}],"o":{"n":"_br5w"}}],[11,"br6","","Bit 6 - Reset bit 6",879,{"i":[{"n":"self"}],"o":{"n":"_br6w"}}],[11,"br7","","Bit 7 - Reset bit 7",879,{"i":[{"n":"self"}],"o":{"n":"_br7w"}}],[11,"br8","","Bit 8 - Reset bit 8",879,{"i":[{"n":"self"}],"o":{"n":"_br8w"}}],[11,"br9","","Bit 9 - Reset bit 9",879,{"i":[{"n":"self"}],"o":{"n":"_br9w"}}],[11,"br10","","Bit 10 - Reset bit 10",879,{"i":[{"n":"self"}],"o":{"n":"_br10w"}}],[11,"br11","","Bit 11 - Reset bit 11",879,{"i":[{"n":"self"}],"o":{"n":"_br11w"}}],[11,"br12","","Bit 12 - Reset bit 12",879,{"i":[{"n":"self"}],"o":{"n":"_br12w"}}],[11,"br13","","Bit 13 - Reset bit 13",879,{"i":[{"n":"self"}],"o":{"n":"_br13w"}}],[11,"br14","","Bit 14 - Reset bit 14",879,{"i":[{"n":"self"}],"o":{"n":"_br14w"}}],[11,"br15","","Bit 15 - Reset bit 15",879,{"i":[{"n":"self"}],"o":{"n":"_br15w"}}],[0,"lckr","stm32f103xx::gpioa","Port configuration lock register",null,null],[3,"R","stm32f103xx::gpioa::lckr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LCK0R","","Value of the field",null,null],[3,"LCK1R","","Value of the field",null,null],[3,"LCK2R","","Value of the field",null,null],[3,"LCK3R","","Value of the field",null,null],[3,"LCK4R","","Value of the field",null,null],[3,"LCK5R","","Value of the field",null,null],[3,"LCK6R","","Value of the field",null,null],[3,"LCK7R","","Value of the field",null,null],[3,"LCK8R","","Value of the field",null,null],[3,"LCK9R","","Value of the field",null,null],[3,"LCK10R","","Value of the field",null,null],[3,"LCK11R","","Value of the field",null,null],[3,"LCK12R","","Value of the field",null,null],[3,"LCK13R","","Value of the field",null,null],[3,"LCK14R","","Value of the field",null,null],[3,"LCK15R","","Value of the field",null,null],[3,"LCKKR","","Value of the field",null,null],[3,"_LCK0W","","Proxy",null,null],[3,"_LCK1W","","Proxy",null,null],[3,"_LCK2W","","Proxy",null,null],[3,"_LCK3W","","Proxy",null,null],[3,"_LCK4W","","Proxy",null,null],[3,"_LCK5W","","Proxy",null,null],[3,"_LCK6W","","Proxy",null,null],[3,"_LCK7W","","Proxy",null,null],[3,"_LCK8W","","Proxy",null,null],[3,"_LCK9W","","Proxy",null,null],[3,"_LCK10W","","Proxy",null,null],[3,"_LCK11W","","Proxy",null,null],[3,"_LCK12W","","Proxy",null,null],[3,"_LCK13W","","Proxy",null,null],[3,"_LCK14W","","Proxy",null,null],[3,"_LCK15W","","Proxy",null,null],[3,"_LCKKW","","Proxy",null,null],[11,"modify","stm32f103xx::gpioa","Modifies the contents of the register",880,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",880,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",880,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",880,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::gpioa::lckr","Value of the field as raw bits",881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",891,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",891,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",891,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",892,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",892,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",892,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",893,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",893,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",893,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",894,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",894,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",894,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",895,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",895,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",895,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",896,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",896,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",896,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",897,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",897,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",897,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",898,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",899,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",900,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",901,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",902,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",903,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",904,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",905,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",906,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",907,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",908,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",909,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",910,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",911,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",912,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",913,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",914,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",915,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lck0","","Bit 0 - Port A Lock bit 0",915,{"i":[{"n":"self"}],"o":{"n":"lck0r"}}],[11,"lck1","","Bit 1 - Port A Lock bit 1",915,{"i":[{"n":"self"}],"o":{"n":"lck1r"}}],[11,"lck2","","Bit 2 - Port A Lock bit 2",915,{"i":[{"n":"self"}],"o":{"n":"lck2r"}}],[11,"lck3","","Bit 3 - Port A Lock bit 3",915,{"i":[{"n":"self"}],"o":{"n":"lck3r"}}],[11,"lck4","","Bit 4 - Port A Lock bit 4",915,{"i":[{"n":"self"}],"o":{"n":"lck4r"}}],[11,"lck5","","Bit 5 - Port A Lock bit 5",915,{"i":[{"n":"self"}],"o":{"n":"lck5r"}}],[11,"lck6","","Bit 6 - Port A Lock bit 6",915,{"i":[{"n":"self"}],"o":{"n":"lck6r"}}],[11,"lck7","","Bit 7 - Port A Lock bit 7",915,{"i":[{"n":"self"}],"o":{"n":"lck7r"}}],[11,"lck8","","Bit 8 - Port A Lock bit 8",915,{"i":[{"n":"self"}],"o":{"n":"lck8r"}}],[11,"lck9","","Bit 9 - Port A Lock bit 9",915,{"i":[{"n":"self"}],"o":{"n":"lck9r"}}],[11,"lck10","","Bit 10 - Port A Lock bit 10",915,{"i":[{"n":"self"}],"o":{"n":"lck10r"}}],[11,"lck11","","Bit 11 - Port A Lock bit 11",915,{"i":[{"n":"self"}],"o":{"n":"lck11r"}}],[11,"lck12","","Bit 12 - Port A Lock bit 12",915,{"i":[{"n":"self"}],"o":{"n":"lck12r"}}],[11,"lck13","","Bit 13 - Port A Lock bit 13",915,{"i":[{"n":"self"}],"o":{"n":"lck13r"}}],[11,"lck14","","Bit 14 - Port A Lock bit 14",915,{"i":[{"n":"self"}],"o":{"n":"lck14r"}}],[11,"lck15","","Bit 15 - Port A Lock bit 15",915,{"i":[{"n":"self"}],"o":{"n":"lck15r"}}],[11,"lckk","","Bit 16 - Lock key",915,{"i":[{"n":"self"}],"o":{"n":"lckkr"}}],[11,"reset_value","","Reset value of the register",916,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",916,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lck0","","Bit 0 - Port A Lock bit 0",916,{"i":[{"n":"self"}],"o":{"n":"_lck0w"}}],[11,"lck1","","Bit 1 - Port A Lock bit 1",916,{"i":[{"n":"self"}],"o":{"n":"_lck1w"}}],[11,"lck2","","Bit 2 - Port A Lock bit 2",916,{"i":[{"n":"self"}],"o":{"n":"_lck2w"}}],[11,"lck3","","Bit 3 - Port A Lock bit 3",916,{"i":[{"n":"self"}],"o":{"n":"_lck3w"}}],[11,"lck4","","Bit 4 - Port A Lock bit 4",916,{"i":[{"n":"self"}],"o":{"n":"_lck4w"}}],[11,"lck5","","Bit 5 - Port A Lock bit 5",916,{"i":[{"n":"self"}],"o":{"n":"_lck5w"}}],[11,"lck6","","Bit 6 - Port A Lock bit 6",916,{"i":[{"n":"self"}],"o":{"n":"_lck6w"}}],[11,"lck7","","Bit 7 - Port A Lock bit 7",916,{"i":[{"n":"self"}],"o":{"n":"_lck7w"}}],[11,"lck8","","Bit 8 - Port A Lock bit 8",916,{"i":[{"n":"self"}],"o":{"n":"_lck8w"}}],[11,"lck9","","Bit 9 - Port A Lock bit 9",916,{"i":[{"n":"self"}],"o":{"n":"_lck9w"}}],[11,"lck10","","Bit 10 - Port A Lock bit 10",916,{"i":[{"n":"self"}],"o":{"n":"_lck10w"}}],[11,"lck11","","Bit 11 - Port A Lock bit 11",916,{"i":[{"n":"self"}],"o":{"n":"_lck11w"}}],[11,"lck12","","Bit 12 - Port A Lock bit 12",916,{"i":[{"n":"self"}],"o":{"n":"_lck12w"}}],[11,"lck13","","Bit 13 - Port A Lock bit 13",916,{"i":[{"n":"self"}],"o":{"n":"_lck13w"}}],[11,"lck14","","Bit 14 - Port A Lock bit 14",916,{"i":[{"n":"self"}],"o":{"n":"_lck14w"}}],[11,"lck15","","Bit 15 - Port A Lock bit 15",916,{"i":[{"n":"self"}],"o":{"n":"_lck15w"}}],[11,"lckk","","Bit 16 - Lock key",916,{"i":[{"n":"self"}],"o":{"n":"_lckkw"}}],[0,"afio","stm32f103xx","Alternate function I/O",null,null],[3,"RegisterBlock","stm32f103xx::afio","Register block",null,null],[12,"evcr","","0x00 - Event Control Register (AFIO_EVCR)",917,null],[12,"mapr","","0x04 - AF remap and debug I/O configuration register (AFIO_MAPR)",917,null],[12,"exticr1","","0x08 - External interrupt configuration register 1 (AFIO_EXTICR1)",917,null],[12,"exticr2","","0x0c - External interrupt configuration register 2 (AFIO_EXTICR2)",917,null],[12,"exticr3","","0x10 - External interrupt configuration register 3 (AFIO_EXTICR3)",917,null],[12,"exticr4","","0x14 - External interrupt configuration register 4 (AFIO_EXTICR4)",917,null],[12,"mapr2","","0x1c - AF remap and debug I/O configuration register",917,null],[3,"EVCR","","Event Control Register (AFIO_EVCR)",null,null],[3,"MAPR","","AF remap and debug I/O configuration register (AFIO_MAPR)",null,null],[3,"EXTICR1","","External interrupt configuration register 1 (AFIO_EXTICR1)",null,null],[3,"EXTICR2","","External interrupt configuration register 2 (AFIO_EXTICR2)",null,null],[3,"EXTICR3","","External interrupt configuration register 3 (AFIO_EXTICR3)",null,null],[3,"EXTICR4","","External interrupt configuration register 4 (AFIO_EXTICR4)",null,null],[3,"MAPR2","","AF remap and debug I/O configuration register",null,null],[0,"evcr","","Event Control Register (AFIO_EVCR)",null,null],[3,"R","stm32f103xx::afio::evcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PINR","","Value of the field",null,null],[3,"PORTR","","Value of the field",null,null],[3,"EVOER","","Value of the field",null,null],[3,"_PINW","","Proxy",null,null],[3,"_PORTW","","Proxy",null,null],[3,"_EVOEW","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",918,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",918,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",918,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",918,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::afio::evcr","Value of the field as raw bits",919,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",920,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",922,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",923,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",924,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",924,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",924,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",925,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pin","","Bits 0:3 - Pin selection",925,{"i":[{"n":"self"}],"o":{"n":"pinr"}}],[11,"port","","Bits 4:6 - Port selection",925,{"i":[{"n":"self"}],"o":{"n":"portr"}}],[11,"evoe","","Bit 7 - Event Output Enable",925,{"i":[{"n":"self"}],"o":{"n":"evoer"}}],[11,"reset_value","","Reset value of the register",926,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",926,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pin","","Bits 0:3 - Pin selection",926,{"i":[{"n":"self"}],"o":{"n":"_pinw"}}],[11,"port","","Bits 4:6 - Port selection",926,{"i":[{"n":"self"}],"o":{"n":"_portw"}}],[11,"evoe","","Bit 7 - Event Output Enable",926,{"i":[{"n":"self"}],"o":{"n":"_evoew"}}],[0,"mapr","stm32f103xx::afio","AF remap and debug I/O configuration register (AFIO_MAPR)",null,null],[3,"R","stm32f103xx::afio::mapr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SPI1_REMAPR","","Value of the field",null,null],[3,"I2C1_REMAPR","","Value of the field",null,null],[3,"USART1_REMAPR","","Value of the field",null,null],[3,"USART2_REMAPR","","Value of the field",null,null],[3,"USART3_REMAPR","","Value of the field",null,null],[3,"TIM1_REMAPR","","Value of the field",null,null],[3,"TIM2_REMAPR","","Value of the field",null,null],[3,"TIM3_REMAPR","","Value of the field",null,null],[3,"TIM4_REMAPR","","Value of the field",null,null],[3,"CAN_REMAPR","","Value of the field",null,null],[3,"PD01_REMAPR","","Value of the field",null,null],[3,"TIM5CH4_IREMAPR","","Value of the field",null,null],[3,"ADC1_ETRGINJ_REMAPR","","Value of the field",null,null],[3,"ADC1_ETRGREG_REMAPR","","Value of the field",null,null],[3,"ADC2_ETRGINJ_REMAPR","","Value of the field",null,null],[3,"ADC2_ETRGREG_REMAPR","","Value of the field",null,null],[3,"_SPI1_REMAPW","","Proxy",null,null],[3,"_I2C1_REMAPW","","Proxy",null,null],[3,"_USART1_REMAPW","","Proxy",null,null],[3,"_USART2_REMAPW","","Proxy",null,null],[3,"_USART3_REMAPW","","Proxy",null,null],[3,"_TIM1_REMAPW","","Proxy",null,null],[3,"_TIM2_REMAPW","","Proxy",null,null],[3,"_TIM3_REMAPW","","Proxy",null,null],[3,"_TIM4_REMAPW","","Proxy",null,null],[3,"_CAN_REMAPW","","Proxy",null,null],[3,"_PD01_REMAPW","","Proxy",null,null],[3,"_TIM5CH4_IREMAPW","","Proxy",null,null],[3,"_ADC1_ETRGINJ_REMAPW","","Proxy",null,null],[3,"_ADC1_ETRGREG_REMAPW","","Proxy",null,null],[3,"_ADC2_ETRGINJ_REMAPW","","Proxy",null,null],[3,"_ADC2_ETRGREG_REMAPW","","Proxy",null,null],[3,"_SWJ_CFGW","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",927,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",927,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",927,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",927,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::afio::mapr","Value of the field as raw bits",928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",932,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",933,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",934,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",935,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",937,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",944,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",944,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",944,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",945,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",945,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",945,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",946,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",946,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",946,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",947,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",947,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",947,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",948,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",949,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",950,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",951,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",952,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",952,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",952,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",953,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",954,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",954,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",954,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",955,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",955,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",955,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",956,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",956,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",956,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",957,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",958,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",959,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",960,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",961,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"spi1_remap","","Bit 0 - SPI1 remapping",961,{"i":[{"n":"self"}],"o":{"n":"spi1_remapr"}}],[11,"i2c1_remap","","Bit 1 - I2C1 remapping",961,{"i":[{"n":"self"}],"o":{"n":"i2c1_remapr"}}],[11,"usart1_remap","","Bit 2 - USART1 remapping",961,{"i":[{"n":"self"}],"o":{"n":"usart1_remapr"}}],[11,"usart2_remap","","Bit 3 - USART2 remapping",961,{"i":[{"n":"self"}],"o":{"n":"usart2_remapr"}}],[11,"usart3_remap","","Bits 4:5 - USART3 remapping",961,{"i":[{"n":"self"}],"o":{"n":"usart3_remapr"}}],[11,"tim1_remap","","Bits 6:7 - TIM1 remapping",961,{"i":[{"n":"self"}],"o":{"n":"tim1_remapr"}}],[11,"tim2_remap","","Bits 8:9 - TIM2 remapping",961,{"i":[{"n":"self"}],"o":{"n":"tim2_remapr"}}],[11,"tim3_remap","","Bits 10:11 - TIM3 remapping",961,{"i":[{"n":"self"}],"o":{"n":"tim3_remapr"}}],[11,"tim4_remap","","Bit 12 - TIM4 remapping",961,{"i":[{"n":"self"}],"o":{"n":"tim4_remapr"}}],[11,"can_remap","","Bits 13:14 - CAN1 remapping",961,{"i":[{"n":"self"}],"o":{"n":"can_remapr"}}],[11,"pd01_remap","","Bit 15 - Port D0/Port D1 mapping on OSCIN/OSCOUT",961,{"i":[{"n":"self"}],"o":{"n":"pd01_remapr"}}],[11,"tim5ch4_iremap","","Bit 16 - Set and cleared by software",961,{"i":[{"n":"self"}],"o":{"n":"tim5ch4_iremapr"}}],[11,"adc1_etrginj_remap","","Bit 17 - ADC 1 External trigger injected conversion remapping",961,{"i":[{"n":"self"}],"o":{"n":"adc1_etrginj_remapr"}}],[11,"adc1_etrgreg_remap","","Bit 18 - ADC 1 external trigger regular conversion remapping",961,{"i":[{"n":"self"}],"o":{"n":"adc1_etrgreg_remapr"}}],[11,"adc2_etrginj_remap","","Bit 19 - ADC 2 external trigger injected conversion remapping",961,{"i":[{"n":"self"}],"o":{"n":"adc2_etrginj_remapr"}}],[11,"adc2_etrgreg_remap","","Bit 20 - ADC 2 external trigger regular conversion remapping",961,{"i":[{"n":"self"}],"o":{"n":"adc2_etrgreg_remapr"}}],[11,"reset_value","","Reset value of the register",962,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",962,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"spi1_remap","","Bit 0 - SPI1 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_spi1_remapw"}}],[11,"i2c1_remap","","Bit 1 - I2C1 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_i2c1_remapw"}}],[11,"usart1_remap","","Bit 2 - USART1 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_usart1_remapw"}}],[11,"usart2_remap","","Bit 3 - USART2 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_usart2_remapw"}}],[11,"usart3_remap","","Bits 4:5 - USART3 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_usart3_remapw"}}],[11,"tim1_remap","","Bits 6:7 - TIM1 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_tim1_remapw"}}],[11,"tim2_remap","","Bits 8:9 - TIM2 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_tim2_remapw"}}],[11,"tim3_remap","","Bits 10:11 - TIM3 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_tim3_remapw"}}],[11,"tim4_remap","","Bit 12 - TIM4 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_tim4_remapw"}}],[11,"can_remap","","Bits 13:14 - CAN1 remapping",962,{"i":[{"n":"self"}],"o":{"n":"_can_remapw"}}],[11,"pd01_remap","","Bit 15 - Port D0/Port D1 mapping on OSCIN/OSCOUT",962,{"i":[{"n":"self"}],"o":{"n":"_pd01_remapw"}}],[11,"tim5ch4_iremap","","Bit 16 - Set and cleared by software",962,{"i":[{"n":"self"}],"o":{"n":"_tim5ch4_iremapw"}}],[11,"adc1_etrginj_remap","","Bit 17 - ADC 1 External trigger injected conversion remapping",962,{"i":[{"n":"self"}],"o":{"n":"_adc1_etrginj_remapw"}}],[11,"adc1_etrgreg_remap","","Bit 18 - ADC 1 external trigger regular conversion remapping",962,{"i":[{"n":"self"}],"o":{"n":"_adc1_etrgreg_remapw"}}],[11,"adc2_etrginj_remap","","Bit 19 - ADC 2 external trigger injected conversion remapping",962,{"i":[{"n":"self"}],"o":{"n":"_adc2_etrginj_remapw"}}],[11,"adc2_etrgreg_remap","","Bit 20 - ADC 2 external trigger regular conversion remapping",962,{"i":[{"n":"self"}],"o":{"n":"_adc2_etrgreg_remapw"}}],[11,"swj_cfg","","Bits 24:26 - Serial wire JTAG configuration",962,{"i":[{"n":"self"}],"o":{"n":"_swj_cfgw"}}],[0,"exticr1","stm32f103xx::afio","External interrupt configuration register 1 (AFIO_EXTICR1)",null,null],[3,"R","stm32f103xx::afio::exticr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EXTI0R","","Value of the field",null,null],[3,"EXTI1R","","Value of the field",null,null],[3,"EXTI2R","","Value of the field",null,null],[3,"EXTI3R","","Value of the field",null,null],[3,"_EXTI0W","","Proxy",null,null],[3,"_EXTI1W","","Proxy",null,null],[3,"_EXTI2W","","Proxy",null,null],[3,"_EXTI3W","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",963,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",963,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",963,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",963,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::afio::exticr1","Value of the field as raw bits",964,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",965,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",966,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",967,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",968,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",969,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",970,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",971,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",972,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"exti0","","Bits 0:3 - EXTI0 configuration",972,{"i":[{"n":"self"}],"o":{"n":"exti0r"}}],[11,"exti1","","Bits 4:7 - EXTI1 configuration",972,{"i":[{"n":"self"}],"o":{"n":"exti1r"}}],[11,"exti2","","Bits 8:11 - EXTI2 configuration",972,{"i":[{"n":"self"}],"o":{"n":"exti2r"}}],[11,"exti3","","Bits 12:15 - EXTI3 configuration",972,{"i":[{"n":"self"}],"o":{"n":"exti3r"}}],[11,"reset_value","","Reset value of the register",973,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",973,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"exti0","","Bits 0:3 - EXTI0 configuration",973,{"i":[{"n":"self"}],"o":{"n":"_exti0w"}}],[11,"exti1","","Bits 4:7 - EXTI1 configuration",973,{"i":[{"n":"self"}],"o":{"n":"_exti1w"}}],[11,"exti2","","Bits 8:11 - EXTI2 configuration",973,{"i":[{"n":"self"}],"o":{"n":"_exti2w"}}],[11,"exti3","","Bits 12:15 - EXTI3 configuration",973,{"i":[{"n":"self"}],"o":{"n":"_exti3w"}}],[0,"exticr2","stm32f103xx::afio","External interrupt configuration register 2 (AFIO_EXTICR2)",null,null],[3,"R","stm32f103xx::afio::exticr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EXTI4R","","Value of the field",null,null],[3,"EXTI5R","","Value of the field",null,null],[3,"EXTI6R","","Value of the field",null,null],[3,"EXTI7R","","Value of the field",null,null],[3,"_EXTI4W","","Proxy",null,null],[3,"_EXTI5W","","Proxy",null,null],[3,"_EXTI6W","","Proxy",null,null],[3,"_EXTI7W","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",974,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",974,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",974,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",974,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::afio::exticr2","Value of the field as raw bits",975,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",976,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",977,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",978,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",979,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",980,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",981,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",982,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",983,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"exti4","","Bits 0:3 - EXTI4 configuration",983,{"i":[{"n":"self"}],"o":{"n":"exti4r"}}],[11,"exti5","","Bits 4:7 - EXTI5 configuration",983,{"i":[{"n":"self"}],"o":{"n":"exti5r"}}],[11,"exti6","","Bits 8:11 - EXTI6 configuration",983,{"i":[{"n":"self"}],"o":{"n":"exti6r"}}],[11,"exti7","","Bits 12:15 - EXTI7 configuration",983,{"i":[{"n":"self"}],"o":{"n":"exti7r"}}],[11,"reset_value","","Reset value of the register",984,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",984,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"exti4","","Bits 0:3 - EXTI4 configuration",984,{"i":[{"n":"self"}],"o":{"n":"_exti4w"}}],[11,"exti5","","Bits 4:7 - EXTI5 configuration",984,{"i":[{"n":"self"}],"o":{"n":"_exti5w"}}],[11,"exti6","","Bits 8:11 - EXTI6 configuration",984,{"i":[{"n":"self"}],"o":{"n":"_exti6w"}}],[11,"exti7","","Bits 12:15 - EXTI7 configuration",984,{"i":[{"n":"self"}],"o":{"n":"_exti7w"}}],[0,"exticr3","stm32f103xx::afio","External interrupt configuration register 3 (AFIO_EXTICR3)",null,null],[3,"R","stm32f103xx::afio::exticr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EXTI8R","","Value of the field",null,null],[3,"EXTI9R","","Value of the field",null,null],[3,"EXTI10R","","Value of the field",null,null],[3,"EXTI11R","","Value of the field",null,null],[3,"_EXTI8W","","Proxy",null,null],[3,"_EXTI9W","","Proxy",null,null],[3,"_EXTI10W","","Proxy",null,null],[3,"_EXTI11W","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",985,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",985,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::afio::exticr3","Value of the field as raw bits",986,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",987,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",988,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",989,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",990,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",991,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",992,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",993,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",994,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"exti8","","Bits 0:3 - EXTI8 configuration",994,{"i":[{"n":"self"}],"o":{"n":"exti8r"}}],[11,"exti9","","Bits 4:7 - EXTI9 configuration",994,{"i":[{"n":"self"}],"o":{"n":"exti9r"}}],[11,"exti10","","Bits 8:11 - EXTI10 configuration",994,{"i":[{"n":"self"}],"o":{"n":"exti10r"}}],[11,"exti11","","Bits 12:15 - EXTI11 configuration",994,{"i":[{"n":"self"}],"o":{"n":"exti11r"}}],[11,"reset_value","","Reset value of the register",995,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",995,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"exti8","","Bits 0:3 - EXTI8 configuration",995,{"i":[{"n":"self"}],"o":{"n":"_exti8w"}}],[11,"exti9","","Bits 4:7 - EXTI9 configuration",995,{"i":[{"n":"self"}],"o":{"n":"_exti9w"}}],[11,"exti10","","Bits 8:11 - EXTI10 configuration",995,{"i":[{"n":"self"}],"o":{"n":"_exti10w"}}],[11,"exti11","","Bits 12:15 - EXTI11 configuration",995,{"i":[{"n":"self"}],"o":{"n":"_exti11w"}}],[0,"exticr4","stm32f103xx::afio","External interrupt configuration register 4 (AFIO_EXTICR4)",null,null],[3,"R","stm32f103xx::afio::exticr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EXTI12R","","Value of the field",null,null],[3,"EXTI13R","","Value of the field",null,null],[3,"EXTI14R","","Value of the field",null,null],[3,"EXTI15R","","Value of the field",null,null],[3,"_EXTI12W","","Proxy",null,null],[3,"_EXTI13W","","Proxy",null,null],[3,"_EXTI14W","","Proxy",null,null],[3,"_EXTI15W","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",996,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",996,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",996,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",996,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::afio::exticr4","Value of the field as raw bits",997,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",998,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",999,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",1000,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",1001,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1002,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1003,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1004,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1005,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"exti12","","Bits 0:3 - EXTI12 configuration",1005,{"i":[{"n":"self"}],"o":{"n":"exti12r"}}],[11,"exti13","","Bits 4:7 - EXTI13 configuration",1005,{"i":[{"n":"self"}],"o":{"n":"exti13r"}}],[11,"exti14","","Bits 8:11 - EXTI14 configuration",1005,{"i":[{"n":"self"}],"o":{"n":"exti14r"}}],[11,"exti15","","Bits 12:15 - EXTI15 configuration",1005,{"i":[{"n":"self"}],"o":{"n":"exti15r"}}],[11,"reset_value","","Reset value of the register",1006,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1006,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"exti12","","Bits 0:3 - EXTI12 configuration",1006,{"i":[{"n":"self"}],"o":{"n":"_exti12w"}}],[11,"exti13","","Bits 4:7 - EXTI13 configuration",1006,{"i":[{"n":"self"}],"o":{"n":"_exti13w"}}],[11,"exti14","","Bits 8:11 - EXTI14 configuration",1006,{"i":[{"n":"self"}],"o":{"n":"_exti14w"}}],[11,"exti15","","Bits 12:15 - EXTI15 configuration",1006,{"i":[{"n":"self"}],"o":{"n":"_exti15w"}}],[0,"mapr2","stm32f103xx::afio","AF remap and debug I/O configuration register",null,null],[3,"R","stm32f103xx::afio::mapr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIM9_REMAPR","","Value of the field",null,null],[3,"TIM10_REMAPR","","Value of the field",null,null],[3,"TIM11_REMAPR","","Value of the field",null,null],[3,"TIM13_REMAPR","","Value of the field",null,null],[3,"TIM14_REMAPR","","Value of the field",null,null],[3,"FSMC_NADVR","","Value of the field",null,null],[3,"_TIM9_REMAPW","","Proxy",null,null],[3,"_TIM10_REMAPW","","Proxy",null,null],[3,"_TIM11_REMAPW","","Proxy",null,null],[3,"_TIM13_REMAPW","","Proxy",null,null],[3,"_TIM14_REMAPW","","Proxy",null,null],[3,"_FSMC_NADVW","","Proxy",null,null],[11,"modify","stm32f103xx::afio","Modifies the contents of the register",1007,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1007,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1007,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1007,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::afio::mapr2","Value of the field as raw bits",1008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1014,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1014,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1014,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1015,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1015,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1015,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1016,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1016,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1016,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1017,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1017,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1017,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1018,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1018,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1018,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1019,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1019,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1019,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1020,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tim9_remap","","Bit 5 - TIM9 remapping",1020,{"i":[{"n":"self"}],"o":{"n":"tim9_remapr"}}],[11,"tim10_remap","","Bit 6 - TIM10 remapping",1020,{"i":[{"n":"self"}],"o":{"n":"tim10_remapr"}}],[11,"tim11_remap","","Bit 7 - TIM11 remapping",1020,{"i":[{"n":"self"}],"o":{"n":"tim11_remapr"}}],[11,"tim13_remap","","Bit 8 - TIM13 remapping",1020,{"i":[{"n":"self"}],"o":{"n":"tim13_remapr"}}],[11,"tim14_remap","","Bit 9 - TIM14 remapping",1020,{"i":[{"n":"self"}],"o":{"n":"tim14_remapr"}}],[11,"fsmc_nadv","","Bit 10 - NADV connect/disconnect",1020,{"i":[{"n":"self"}],"o":{"n":"fsmc_nadvr"}}],[11,"reset_value","","Reset value of the register",1021,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1021,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tim9_remap","","Bit 5 - TIM9 remapping",1021,{"i":[{"n":"self"}],"o":{"n":"_tim9_remapw"}}],[11,"tim10_remap","","Bit 6 - TIM10 remapping",1021,{"i":[{"n":"self"}],"o":{"n":"_tim10_remapw"}}],[11,"tim11_remap","","Bit 7 - TIM11 remapping",1021,{"i":[{"n":"self"}],"o":{"n":"_tim11_remapw"}}],[11,"tim13_remap","","Bit 8 - TIM13 remapping",1021,{"i":[{"n":"self"}],"o":{"n":"_tim13_remapw"}}],[11,"tim14_remap","","Bit 9 - TIM14 remapping",1021,{"i":[{"n":"self"}],"o":{"n":"_tim14_remapw"}}],[11,"fsmc_nadv","","Bit 10 - NADV connect/disconnect",1021,{"i":[{"n":"self"}],"o":{"n":"_fsmc_nadvw"}}],[0,"exti","stm32f103xx","EXTI",null,null],[3,"RegisterBlock","stm32f103xx::exti","Register block",null,null],[12,"imr","","0x00 - Interrupt mask register (EXTI_IMR)",1022,null],[12,"emr","","0x04 - Event mask register (EXTI_EMR)",1022,null],[12,"rtsr","","0x08 - Rising Trigger selection register (EXTI_RTSR)",1022,null],[12,"ftsr","","0x0c - Falling Trigger selection register (EXTI_FTSR)",1022,null],[12,"swier","","0x10 - Software interrupt event register (EXTI_SWIER)",1022,null],[12,"pr","","0x14 - Pending register (EXTI_PR)",1022,null],[3,"IMR","","Interrupt mask register (EXTI_IMR)",null,null],[3,"EMR","","Event mask register (EXTI_EMR)",null,null],[3,"RTSR","","Rising Trigger selection register (EXTI_RTSR)",null,null],[3,"FTSR","","Falling Trigger selection register (EXTI_FTSR)",null,null],[3,"SWIER","","Software interrupt event register (EXTI_SWIER)",null,null],[3,"PR","","Pending register (EXTI_PR)",null,null],[0,"imr","","Interrupt mask register (EXTI_IMR)",null,null],[3,"R","stm32f103xx::exti::imr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MR0R","","Value of the field",null,null],[3,"MR1R","","Value of the field",null,null],[3,"MR2R","","Value of the field",null,null],[3,"MR3R","","Value of the field",null,null],[3,"MR4R","","Value of the field",null,null],[3,"MR5R","","Value of the field",null,null],[3,"MR6R","","Value of the field",null,null],[3,"MR7R","","Value of the field",null,null],[3,"MR8R","","Value of the field",null,null],[3,"MR9R","","Value of the field",null,null],[3,"MR10R","","Value of the field",null,null],[3,"MR11R","","Value of the field",null,null],[3,"MR12R","","Value of the field",null,null],[3,"MR13R","","Value of the field",null,null],[3,"MR14R","","Value of the field",null,null],[3,"MR15R","","Value of the field",null,null],[3,"MR16R","","Value of the field",null,null],[3,"MR17R","","Value of the field",null,null],[3,"MR18R","","Value of the field",null,null],[3,"_MR0W","","Proxy",null,null],[3,"_MR1W","","Proxy",null,null],[3,"_MR2W","","Proxy",null,null],[3,"_MR3W","","Proxy",null,null],[3,"_MR4W","","Proxy",null,null],[3,"_MR5W","","Proxy",null,null],[3,"_MR6W","","Proxy",null,null],[3,"_MR7W","","Proxy",null,null],[3,"_MR8W","","Proxy",null,null],[3,"_MR9W","","Proxy",null,null],[3,"_MR10W","","Proxy",null,null],[3,"_MR11W","","Proxy",null,null],[3,"_MR12W","","Proxy",null,null],[3,"_MR13W","","Proxy",null,null],[3,"_MR14W","","Proxy",null,null],[3,"_MR15W","","Proxy",null,null],[3,"_MR16W","","Proxy",null,null],[3,"_MR17W","","Proxy",null,null],[3,"_MR18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1023,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1023,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1023,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1023,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::imr","Value of the field as raw bits",1024,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1024,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1024,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1039,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1039,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1039,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1040,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1040,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1040,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1041,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1041,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1041,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1042,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1042,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1042,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1043,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1044,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1045,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1046,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1047,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1048,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1049,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1050,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1051,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1051,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1051,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1052,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1052,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1052,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1053,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1053,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1053,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1054,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1054,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1054,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1055,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1056,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1056,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1056,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1057,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1057,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1057,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1058,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1058,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1058,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1059,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1059,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1059,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1060,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1060,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1060,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1061,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1061,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1061,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1062,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mr0","","Bit 0 - Interrupt Mask on line 0",1062,{"i":[{"n":"self"}],"o":{"n":"mr0r"}}],[11,"mr1","","Bit 1 - Interrupt Mask on line 1",1062,{"i":[{"n":"self"}],"o":{"n":"mr1r"}}],[11,"mr2","","Bit 2 - Interrupt Mask on line 2",1062,{"i":[{"n":"self"}],"o":{"n":"mr2r"}}],[11,"mr3","","Bit 3 - Interrupt Mask on line 3",1062,{"i":[{"n":"self"}],"o":{"n":"mr3r"}}],[11,"mr4","","Bit 4 - Interrupt Mask on line 4",1062,{"i":[{"n":"self"}],"o":{"n":"mr4r"}}],[11,"mr5","","Bit 5 - Interrupt Mask on line 5",1062,{"i":[{"n":"self"}],"o":{"n":"mr5r"}}],[11,"mr6","","Bit 6 - Interrupt Mask on line 6",1062,{"i":[{"n":"self"}],"o":{"n":"mr6r"}}],[11,"mr7","","Bit 7 - Interrupt Mask on line 7",1062,{"i":[{"n":"self"}],"o":{"n":"mr7r"}}],[11,"mr8","","Bit 8 - Interrupt Mask on line 8",1062,{"i":[{"n":"self"}],"o":{"n":"mr8r"}}],[11,"mr9","","Bit 9 - Interrupt Mask on line 9",1062,{"i":[{"n":"self"}],"o":{"n":"mr9r"}}],[11,"mr10","","Bit 10 - Interrupt Mask on line 10",1062,{"i":[{"n":"self"}],"o":{"n":"mr10r"}}],[11,"mr11","","Bit 11 - Interrupt Mask on line 11",1062,{"i":[{"n":"self"}],"o":{"n":"mr11r"}}],[11,"mr12","","Bit 12 - Interrupt Mask on line 12",1062,{"i":[{"n":"self"}],"o":{"n":"mr12r"}}],[11,"mr13","","Bit 13 - Interrupt Mask on line 13",1062,{"i":[{"n":"self"}],"o":{"n":"mr13r"}}],[11,"mr14","","Bit 14 - Interrupt Mask on line 14",1062,{"i":[{"n":"self"}],"o":{"n":"mr14r"}}],[11,"mr15","","Bit 15 - Interrupt Mask on line 15",1062,{"i":[{"n":"self"}],"o":{"n":"mr15r"}}],[11,"mr16","","Bit 16 - Interrupt Mask on line 16",1062,{"i":[{"n":"self"}],"o":{"n":"mr16r"}}],[11,"mr17","","Bit 17 - Interrupt Mask on line 17",1062,{"i":[{"n":"self"}],"o":{"n":"mr17r"}}],[11,"mr18","","Bit 18 - Interrupt Mask on line 18",1062,{"i":[{"n":"self"}],"o":{"n":"mr18r"}}],[11,"reset_value","","Reset value of the register",1063,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1063,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mr0","","Bit 0 - Interrupt Mask on line 0",1063,{"i":[{"n":"self"}],"o":{"n":"_mr0w"}}],[11,"mr1","","Bit 1 - Interrupt Mask on line 1",1063,{"i":[{"n":"self"}],"o":{"n":"_mr1w"}}],[11,"mr2","","Bit 2 - Interrupt Mask on line 2",1063,{"i":[{"n":"self"}],"o":{"n":"_mr2w"}}],[11,"mr3","","Bit 3 - Interrupt Mask on line 3",1063,{"i":[{"n":"self"}],"o":{"n":"_mr3w"}}],[11,"mr4","","Bit 4 - Interrupt Mask on line 4",1063,{"i":[{"n":"self"}],"o":{"n":"_mr4w"}}],[11,"mr5","","Bit 5 - Interrupt Mask on line 5",1063,{"i":[{"n":"self"}],"o":{"n":"_mr5w"}}],[11,"mr6","","Bit 6 - Interrupt Mask on line 6",1063,{"i":[{"n":"self"}],"o":{"n":"_mr6w"}}],[11,"mr7","","Bit 7 - Interrupt Mask on line 7",1063,{"i":[{"n":"self"}],"o":{"n":"_mr7w"}}],[11,"mr8","","Bit 8 - Interrupt Mask on line 8",1063,{"i":[{"n":"self"}],"o":{"n":"_mr8w"}}],[11,"mr9","","Bit 9 - Interrupt Mask on line 9",1063,{"i":[{"n":"self"}],"o":{"n":"_mr9w"}}],[11,"mr10","","Bit 10 - Interrupt Mask on line 10",1063,{"i":[{"n":"self"}],"o":{"n":"_mr10w"}}],[11,"mr11","","Bit 11 - Interrupt Mask on line 11",1063,{"i":[{"n":"self"}],"o":{"n":"_mr11w"}}],[11,"mr12","","Bit 12 - Interrupt Mask on line 12",1063,{"i":[{"n":"self"}],"o":{"n":"_mr12w"}}],[11,"mr13","","Bit 13 - Interrupt Mask on line 13",1063,{"i":[{"n":"self"}],"o":{"n":"_mr13w"}}],[11,"mr14","","Bit 14 - Interrupt Mask on line 14",1063,{"i":[{"n":"self"}],"o":{"n":"_mr14w"}}],[11,"mr15","","Bit 15 - Interrupt Mask on line 15",1063,{"i":[{"n":"self"}],"o":{"n":"_mr15w"}}],[11,"mr16","","Bit 16 - Interrupt Mask on line 16",1063,{"i":[{"n":"self"}],"o":{"n":"_mr16w"}}],[11,"mr17","","Bit 17 - Interrupt Mask on line 17",1063,{"i":[{"n":"self"}],"o":{"n":"_mr17w"}}],[11,"mr18","","Bit 18 - Interrupt Mask on line 18",1063,{"i":[{"n":"self"}],"o":{"n":"_mr18w"}}],[0,"emr","stm32f103xx::exti","Event mask register (EXTI_EMR)",null,null],[3,"R","stm32f103xx::exti::emr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MR0R","","Value of the field",null,null],[3,"MR1R","","Value of the field",null,null],[3,"MR2R","","Value of the field",null,null],[3,"MR3R","","Value of the field",null,null],[3,"MR4R","","Value of the field",null,null],[3,"MR5R","","Value of the field",null,null],[3,"MR6R","","Value of the field",null,null],[3,"MR7R","","Value of the field",null,null],[3,"MR8R","","Value of the field",null,null],[3,"MR9R","","Value of the field",null,null],[3,"MR10R","","Value of the field",null,null],[3,"MR11R","","Value of the field",null,null],[3,"MR12R","","Value of the field",null,null],[3,"MR13R","","Value of the field",null,null],[3,"MR14R","","Value of the field",null,null],[3,"MR15R","","Value of the field",null,null],[3,"MR16R","","Value of the field",null,null],[3,"MR17R","","Value of the field",null,null],[3,"MR18R","","Value of the field",null,null],[3,"_MR0W","","Proxy",null,null],[3,"_MR1W","","Proxy",null,null],[3,"_MR2W","","Proxy",null,null],[3,"_MR3W","","Proxy",null,null],[3,"_MR4W","","Proxy",null,null],[3,"_MR5W","","Proxy",null,null],[3,"_MR6W","","Proxy",null,null],[3,"_MR7W","","Proxy",null,null],[3,"_MR8W","","Proxy",null,null],[3,"_MR9W","","Proxy",null,null],[3,"_MR10W","","Proxy",null,null],[3,"_MR11W","","Proxy",null,null],[3,"_MR12W","","Proxy",null,null],[3,"_MR13W","","Proxy",null,null],[3,"_MR14W","","Proxy",null,null],[3,"_MR15W","","Proxy",null,null],[3,"_MR16W","","Proxy",null,null],[3,"_MR17W","","Proxy",null,null],[3,"_MR18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1064,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1064,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1064,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1064,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::emr","Value of the field as raw bits",1065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1084,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1084,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1084,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1085,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1085,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1085,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1086,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1087,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1088,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1088,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1088,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1089,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1090,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1091,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1092,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1093,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1094,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1095,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1096,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1097,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1098,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1099,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1100,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1101,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1102,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1103,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mr0","","Bit 0 - Event Mask on line 0",1103,{"i":[{"n":"self"}],"o":{"n":"mr0r"}}],[11,"mr1","","Bit 1 - Event Mask on line 1",1103,{"i":[{"n":"self"}],"o":{"n":"mr1r"}}],[11,"mr2","","Bit 2 - Event Mask on line 2",1103,{"i":[{"n":"self"}],"o":{"n":"mr2r"}}],[11,"mr3","","Bit 3 - Event Mask on line 3",1103,{"i":[{"n":"self"}],"o":{"n":"mr3r"}}],[11,"mr4","","Bit 4 - Event Mask on line 4",1103,{"i":[{"n":"self"}],"o":{"n":"mr4r"}}],[11,"mr5","","Bit 5 - Event Mask on line 5",1103,{"i":[{"n":"self"}],"o":{"n":"mr5r"}}],[11,"mr6","","Bit 6 - Event Mask on line 6",1103,{"i":[{"n":"self"}],"o":{"n":"mr6r"}}],[11,"mr7","","Bit 7 - Event Mask on line 7",1103,{"i":[{"n":"self"}],"o":{"n":"mr7r"}}],[11,"mr8","","Bit 8 - Event Mask on line 8",1103,{"i":[{"n":"self"}],"o":{"n":"mr8r"}}],[11,"mr9","","Bit 9 - Event Mask on line 9",1103,{"i":[{"n":"self"}],"o":{"n":"mr9r"}}],[11,"mr10","","Bit 10 - Event Mask on line 10",1103,{"i":[{"n":"self"}],"o":{"n":"mr10r"}}],[11,"mr11","","Bit 11 - Event Mask on line 11",1103,{"i":[{"n":"self"}],"o":{"n":"mr11r"}}],[11,"mr12","","Bit 12 - Event Mask on line 12",1103,{"i":[{"n":"self"}],"o":{"n":"mr12r"}}],[11,"mr13","","Bit 13 - Event Mask on line 13",1103,{"i":[{"n":"self"}],"o":{"n":"mr13r"}}],[11,"mr14","","Bit 14 - Event Mask on line 14",1103,{"i":[{"n":"self"}],"o":{"n":"mr14r"}}],[11,"mr15","","Bit 15 - Event Mask on line 15",1103,{"i":[{"n":"self"}],"o":{"n":"mr15r"}}],[11,"mr16","","Bit 16 - Event Mask on line 16",1103,{"i":[{"n":"self"}],"o":{"n":"mr16r"}}],[11,"mr17","","Bit 17 - Event Mask on line 17",1103,{"i":[{"n":"self"}],"o":{"n":"mr17r"}}],[11,"mr18","","Bit 18 - Event Mask on line 18",1103,{"i":[{"n":"self"}],"o":{"n":"mr18r"}}],[11,"reset_value","","Reset value of the register",1104,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1104,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mr0","","Bit 0 - Event Mask on line 0",1104,{"i":[{"n":"self"}],"o":{"n":"_mr0w"}}],[11,"mr1","","Bit 1 - Event Mask on line 1",1104,{"i":[{"n":"self"}],"o":{"n":"_mr1w"}}],[11,"mr2","","Bit 2 - Event Mask on line 2",1104,{"i":[{"n":"self"}],"o":{"n":"_mr2w"}}],[11,"mr3","","Bit 3 - Event Mask on line 3",1104,{"i":[{"n":"self"}],"o":{"n":"_mr3w"}}],[11,"mr4","","Bit 4 - Event Mask on line 4",1104,{"i":[{"n":"self"}],"o":{"n":"_mr4w"}}],[11,"mr5","","Bit 5 - Event Mask on line 5",1104,{"i":[{"n":"self"}],"o":{"n":"_mr5w"}}],[11,"mr6","","Bit 6 - Event Mask on line 6",1104,{"i":[{"n":"self"}],"o":{"n":"_mr6w"}}],[11,"mr7","","Bit 7 - Event Mask on line 7",1104,{"i":[{"n":"self"}],"o":{"n":"_mr7w"}}],[11,"mr8","","Bit 8 - Event Mask on line 8",1104,{"i":[{"n":"self"}],"o":{"n":"_mr8w"}}],[11,"mr9","","Bit 9 - Event Mask on line 9",1104,{"i":[{"n":"self"}],"o":{"n":"_mr9w"}}],[11,"mr10","","Bit 10 - Event Mask on line 10",1104,{"i":[{"n":"self"}],"o":{"n":"_mr10w"}}],[11,"mr11","","Bit 11 - Event Mask on line 11",1104,{"i":[{"n":"self"}],"o":{"n":"_mr11w"}}],[11,"mr12","","Bit 12 - Event Mask on line 12",1104,{"i":[{"n":"self"}],"o":{"n":"_mr12w"}}],[11,"mr13","","Bit 13 - Event Mask on line 13",1104,{"i":[{"n":"self"}],"o":{"n":"_mr13w"}}],[11,"mr14","","Bit 14 - Event Mask on line 14",1104,{"i":[{"n":"self"}],"o":{"n":"_mr14w"}}],[11,"mr15","","Bit 15 - Event Mask on line 15",1104,{"i":[{"n":"self"}],"o":{"n":"_mr15w"}}],[11,"mr16","","Bit 16 - Event Mask on line 16",1104,{"i":[{"n":"self"}],"o":{"n":"_mr16w"}}],[11,"mr17","","Bit 17 - Event Mask on line 17",1104,{"i":[{"n":"self"}],"o":{"n":"_mr17w"}}],[11,"mr18","","Bit 18 - Event Mask on line 18",1104,{"i":[{"n":"self"}],"o":{"n":"_mr18w"}}],[0,"rtsr","stm32f103xx::exti","Rising Trigger selection register (EXTI_RTSR)",null,null],[3,"R","stm32f103xx::exti::rtsr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TR0R","","Value of the field",null,null],[3,"TR1R","","Value of the field",null,null],[3,"TR2R","","Value of the field",null,null],[3,"TR3R","","Value of the field",null,null],[3,"TR4R","","Value of the field",null,null],[3,"TR5R","","Value of the field",null,null],[3,"TR6R","","Value of the field",null,null],[3,"TR7R","","Value of the field",null,null],[3,"TR8R","","Value of the field",null,null],[3,"TR9R","","Value of the field",null,null],[3,"TR10R","","Value of the field",null,null],[3,"TR11R","","Value of the field",null,null],[3,"TR12R","","Value of the field",null,null],[3,"TR13R","","Value of the field",null,null],[3,"TR14R","","Value of the field",null,null],[3,"TR15R","","Value of the field",null,null],[3,"TR16R","","Value of the field",null,null],[3,"TR17R","","Value of the field",null,null],[3,"TR18R","","Value of the field",null,null],[3,"_TR0W","","Proxy",null,null],[3,"_TR1W","","Proxy",null,null],[3,"_TR2W","","Proxy",null,null],[3,"_TR3W","","Proxy",null,null],[3,"_TR4W","","Proxy",null,null],[3,"_TR5W","","Proxy",null,null],[3,"_TR6W","","Proxy",null,null],[3,"_TR7W","","Proxy",null,null],[3,"_TR8W","","Proxy",null,null],[3,"_TR9W","","Proxy",null,null],[3,"_TR10W","","Proxy",null,null],[3,"_TR11W","","Proxy",null,null],[3,"_TR12W","","Proxy",null,null],[3,"_TR13W","","Proxy",null,null],[3,"_TR14W","","Proxy",null,null],[3,"_TR15W","","Proxy",null,null],[3,"_TR16W","","Proxy",null,null],[3,"_TR17W","","Proxy",null,null],[3,"_TR18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1105,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1105,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1105,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1105,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::rtsr","Value of the field as raw bits",1106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1106,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1113,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1113,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1113,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1114,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1114,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1114,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1115,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1115,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1115,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1116,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1116,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1116,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1119,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1119,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1119,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1120,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1120,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1120,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1125,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1126,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1126,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1126,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1127,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1127,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1127,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1128,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1128,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1128,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1129,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1129,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1129,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1130,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1130,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1130,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1131,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1131,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1131,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1132,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1132,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1132,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1133,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1133,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1133,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1134,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1134,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1134,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1135,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1135,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1135,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1136,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1136,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1136,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1137,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1137,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1137,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1138,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1138,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1138,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1139,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1140,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1140,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1140,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1141,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1141,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1141,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1142,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1142,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1142,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1143,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1143,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1143,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1144,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tr0","","Bit 0 - Rising trigger event configuration of line 0",1144,{"i":[{"n":"self"}],"o":{"n":"tr0r"}}],[11,"tr1","","Bit 1 - Rising trigger event configuration of line 1",1144,{"i":[{"n":"self"}],"o":{"n":"tr1r"}}],[11,"tr2","","Bit 2 - Rising trigger event configuration of line 2",1144,{"i":[{"n":"self"}],"o":{"n":"tr2r"}}],[11,"tr3","","Bit 3 - Rising trigger event configuration of line 3",1144,{"i":[{"n":"self"}],"o":{"n":"tr3r"}}],[11,"tr4","","Bit 4 - Rising trigger event configuration of line 4",1144,{"i":[{"n":"self"}],"o":{"n":"tr4r"}}],[11,"tr5","","Bit 5 - Rising trigger event configuration of line 5",1144,{"i":[{"n":"self"}],"o":{"n":"tr5r"}}],[11,"tr6","","Bit 6 - Rising trigger event configuration of line 6",1144,{"i":[{"n":"self"}],"o":{"n":"tr6r"}}],[11,"tr7","","Bit 7 - Rising trigger event configuration of line 7",1144,{"i":[{"n":"self"}],"o":{"n":"tr7r"}}],[11,"tr8","","Bit 8 - Rising trigger event configuration of line 8",1144,{"i":[{"n":"self"}],"o":{"n":"tr8r"}}],[11,"tr9","","Bit 9 - Rising trigger event configuration of line 9",1144,{"i":[{"n":"self"}],"o":{"n":"tr9r"}}],[11,"tr10","","Bit 10 - Rising trigger event configuration of line 10",1144,{"i":[{"n":"self"}],"o":{"n":"tr10r"}}],[11,"tr11","","Bit 11 - Rising trigger event configuration of line 11",1144,{"i":[{"n":"self"}],"o":{"n":"tr11r"}}],[11,"tr12","","Bit 12 - Rising trigger event configuration of line 12",1144,{"i":[{"n":"self"}],"o":{"n":"tr12r"}}],[11,"tr13","","Bit 13 - Rising trigger event configuration of line 13",1144,{"i":[{"n":"self"}],"o":{"n":"tr13r"}}],[11,"tr14","","Bit 14 - Rising trigger event configuration of line 14",1144,{"i":[{"n":"self"}],"o":{"n":"tr14r"}}],[11,"tr15","","Bit 15 - Rising trigger event configuration of line 15",1144,{"i":[{"n":"self"}],"o":{"n":"tr15r"}}],[11,"tr16","","Bit 16 - Rising trigger event configuration of line 16",1144,{"i":[{"n":"self"}],"o":{"n":"tr16r"}}],[11,"tr17","","Bit 17 - Rising trigger event configuration of line 17",1144,{"i":[{"n":"self"}],"o":{"n":"tr17r"}}],[11,"tr18","","Bit 18 - Rising trigger event configuration of line 18",1144,{"i":[{"n":"self"}],"o":{"n":"tr18r"}}],[11,"reset_value","","Reset value of the register",1145,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1145,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tr0","","Bit 0 - Rising trigger event configuration of line 0",1145,{"i":[{"n":"self"}],"o":{"n":"_tr0w"}}],[11,"tr1","","Bit 1 - Rising trigger event configuration of line 1",1145,{"i":[{"n":"self"}],"o":{"n":"_tr1w"}}],[11,"tr2","","Bit 2 - Rising trigger event configuration of line 2",1145,{"i":[{"n":"self"}],"o":{"n":"_tr2w"}}],[11,"tr3","","Bit 3 - Rising trigger event configuration of line 3",1145,{"i":[{"n":"self"}],"o":{"n":"_tr3w"}}],[11,"tr4","","Bit 4 - Rising trigger event configuration of line 4",1145,{"i":[{"n":"self"}],"o":{"n":"_tr4w"}}],[11,"tr5","","Bit 5 - Rising trigger event configuration of line 5",1145,{"i":[{"n":"self"}],"o":{"n":"_tr5w"}}],[11,"tr6","","Bit 6 - Rising trigger event configuration of line 6",1145,{"i":[{"n":"self"}],"o":{"n":"_tr6w"}}],[11,"tr7","","Bit 7 - Rising trigger event configuration of line 7",1145,{"i":[{"n":"self"}],"o":{"n":"_tr7w"}}],[11,"tr8","","Bit 8 - Rising trigger event configuration of line 8",1145,{"i":[{"n":"self"}],"o":{"n":"_tr8w"}}],[11,"tr9","","Bit 9 - Rising trigger event configuration of line 9",1145,{"i":[{"n":"self"}],"o":{"n":"_tr9w"}}],[11,"tr10","","Bit 10 - Rising trigger event configuration of line 10",1145,{"i":[{"n":"self"}],"o":{"n":"_tr10w"}}],[11,"tr11","","Bit 11 - Rising trigger event configuration of line 11",1145,{"i":[{"n":"self"}],"o":{"n":"_tr11w"}}],[11,"tr12","","Bit 12 - Rising trigger event configuration of line 12",1145,{"i":[{"n":"self"}],"o":{"n":"_tr12w"}}],[11,"tr13","","Bit 13 - Rising trigger event configuration of line 13",1145,{"i":[{"n":"self"}],"o":{"n":"_tr13w"}}],[11,"tr14","","Bit 14 - Rising trigger event configuration of line 14",1145,{"i":[{"n":"self"}],"o":{"n":"_tr14w"}}],[11,"tr15","","Bit 15 - Rising trigger event configuration of line 15",1145,{"i":[{"n":"self"}],"o":{"n":"_tr15w"}}],[11,"tr16","","Bit 16 - Rising trigger event configuration of line 16",1145,{"i":[{"n":"self"}],"o":{"n":"_tr16w"}}],[11,"tr17","","Bit 17 - Rising trigger event configuration of line 17",1145,{"i":[{"n":"self"}],"o":{"n":"_tr17w"}}],[11,"tr18","","Bit 18 - Rising trigger event configuration of line 18",1145,{"i":[{"n":"self"}],"o":{"n":"_tr18w"}}],[0,"ftsr","stm32f103xx::exti","Falling Trigger selection register (EXTI_FTSR)",null,null],[3,"R","stm32f103xx::exti::ftsr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TR0R","","Value of the field",null,null],[3,"TR1R","","Value of the field",null,null],[3,"TR2R","","Value of the field",null,null],[3,"TR3R","","Value of the field",null,null],[3,"TR4R","","Value of the field",null,null],[3,"TR5R","","Value of the field",null,null],[3,"TR6R","","Value of the field",null,null],[3,"TR7R","","Value of the field",null,null],[3,"TR8R","","Value of the field",null,null],[3,"TR9R","","Value of the field",null,null],[3,"TR10R","","Value of the field",null,null],[3,"TR11R","","Value of the field",null,null],[3,"TR12R","","Value of the field",null,null],[3,"TR13R","","Value of the field",null,null],[3,"TR14R","","Value of the field",null,null],[3,"TR15R","","Value of the field",null,null],[3,"TR16R","","Value of the field",null,null],[3,"TR17R","","Value of the field",null,null],[3,"TR18R","","Value of the field",null,null],[3,"_TR0W","","Proxy",null,null],[3,"_TR1W","","Proxy",null,null],[3,"_TR2W","","Proxy",null,null],[3,"_TR3W","","Proxy",null,null],[3,"_TR4W","","Proxy",null,null],[3,"_TR5W","","Proxy",null,null],[3,"_TR6W","","Proxy",null,null],[3,"_TR7W","","Proxy",null,null],[3,"_TR8W","","Proxy",null,null],[3,"_TR9W","","Proxy",null,null],[3,"_TR10W","","Proxy",null,null],[3,"_TR11W","","Proxy",null,null],[3,"_TR12W","","Proxy",null,null],[3,"_TR13W","","Proxy",null,null],[3,"_TR14W","","Proxy",null,null],[3,"_TR15W","","Proxy",null,null],[3,"_TR16W","","Proxy",null,null],[3,"_TR17W","","Proxy",null,null],[3,"_TR18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1146,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1146,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1146,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1146,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::ftsr","Value of the field as raw bits",1147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1166,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1167,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1168,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1169,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1170,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1171,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1172,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1173,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1174,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1175,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1176,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1177,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1178,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1179,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1180,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1181,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1182,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1183,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1184,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1185,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tr0","","Bit 0 - Falling trigger event configuration of line 0",1185,{"i":[{"n":"self"}],"o":{"n":"tr0r"}}],[11,"tr1","","Bit 1 - Falling trigger event configuration of line 1",1185,{"i":[{"n":"self"}],"o":{"n":"tr1r"}}],[11,"tr2","","Bit 2 - Falling trigger event configuration of line 2",1185,{"i":[{"n":"self"}],"o":{"n":"tr2r"}}],[11,"tr3","","Bit 3 - Falling trigger event configuration of line 3",1185,{"i":[{"n":"self"}],"o":{"n":"tr3r"}}],[11,"tr4","","Bit 4 - Falling trigger event configuration of line 4",1185,{"i":[{"n":"self"}],"o":{"n":"tr4r"}}],[11,"tr5","","Bit 5 - Falling trigger event configuration of line 5",1185,{"i":[{"n":"self"}],"o":{"n":"tr5r"}}],[11,"tr6","","Bit 6 - Falling trigger event configuration of line 6",1185,{"i":[{"n":"self"}],"o":{"n":"tr6r"}}],[11,"tr7","","Bit 7 - Falling trigger event configuration of line 7",1185,{"i":[{"n":"self"}],"o":{"n":"tr7r"}}],[11,"tr8","","Bit 8 - Falling trigger event configuration of line 8",1185,{"i":[{"n":"self"}],"o":{"n":"tr8r"}}],[11,"tr9","","Bit 9 - Falling trigger event configuration of line 9",1185,{"i":[{"n":"self"}],"o":{"n":"tr9r"}}],[11,"tr10","","Bit 10 - Falling trigger event configuration of line 10",1185,{"i":[{"n":"self"}],"o":{"n":"tr10r"}}],[11,"tr11","","Bit 11 - Falling trigger event configuration of line 11",1185,{"i":[{"n":"self"}],"o":{"n":"tr11r"}}],[11,"tr12","","Bit 12 - Falling trigger event configuration of line 12",1185,{"i":[{"n":"self"}],"o":{"n":"tr12r"}}],[11,"tr13","","Bit 13 - Falling trigger event configuration of line 13",1185,{"i":[{"n":"self"}],"o":{"n":"tr13r"}}],[11,"tr14","","Bit 14 - Falling trigger event configuration of line 14",1185,{"i":[{"n":"self"}],"o":{"n":"tr14r"}}],[11,"tr15","","Bit 15 - Falling trigger event configuration of line 15",1185,{"i":[{"n":"self"}],"o":{"n":"tr15r"}}],[11,"tr16","","Bit 16 - Falling trigger event configuration of line 16",1185,{"i":[{"n":"self"}],"o":{"n":"tr16r"}}],[11,"tr17","","Bit 17 - Falling trigger event configuration of line 17",1185,{"i":[{"n":"self"}],"o":{"n":"tr17r"}}],[11,"tr18","","Bit 18 - Falling trigger event configuration of line 18",1185,{"i":[{"n":"self"}],"o":{"n":"tr18r"}}],[11,"reset_value","","Reset value of the register",1186,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1186,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tr0","","Bit 0 - Falling trigger event configuration of line 0",1186,{"i":[{"n":"self"}],"o":{"n":"_tr0w"}}],[11,"tr1","","Bit 1 - Falling trigger event configuration of line 1",1186,{"i":[{"n":"self"}],"o":{"n":"_tr1w"}}],[11,"tr2","","Bit 2 - Falling trigger event configuration of line 2",1186,{"i":[{"n":"self"}],"o":{"n":"_tr2w"}}],[11,"tr3","","Bit 3 - Falling trigger event configuration of line 3",1186,{"i":[{"n":"self"}],"o":{"n":"_tr3w"}}],[11,"tr4","","Bit 4 - Falling trigger event configuration of line 4",1186,{"i":[{"n":"self"}],"o":{"n":"_tr4w"}}],[11,"tr5","","Bit 5 - Falling trigger event configuration of line 5",1186,{"i":[{"n":"self"}],"o":{"n":"_tr5w"}}],[11,"tr6","","Bit 6 - Falling trigger event configuration of line 6",1186,{"i":[{"n":"self"}],"o":{"n":"_tr6w"}}],[11,"tr7","","Bit 7 - Falling trigger event configuration of line 7",1186,{"i":[{"n":"self"}],"o":{"n":"_tr7w"}}],[11,"tr8","","Bit 8 - Falling trigger event configuration of line 8",1186,{"i":[{"n":"self"}],"o":{"n":"_tr8w"}}],[11,"tr9","","Bit 9 - Falling trigger event configuration of line 9",1186,{"i":[{"n":"self"}],"o":{"n":"_tr9w"}}],[11,"tr10","","Bit 10 - Falling trigger event configuration of line 10",1186,{"i":[{"n":"self"}],"o":{"n":"_tr10w"}}],[11,"tr11","","Bit 11 - Falling trigger event configuration of line 11",1186,{"i":[{"n":"self"}],"o":{"n":"_tr11w"}}],[11,"tr12","","Bit 12 - Falling trigger event configuration of line 12",1186,{"i":[{"n":"self"}],"o":{"n":"_tr12w"}}],[11,"tr13","","Bit 13 - Falling trigger event configuration of line 13",1186,{"i":[{"n":"self"}],"o":{"n":"_tr13w"}}],[11,"tr14","","Bit 14 - Falling trigger event configuration of line 14",1186,{"i":[{"n":"self"}],"o":{"n":"_tr14w"}}],[11,"tr15","","Bit 15 - Falling trigger event configuration of line 15",1186,{"i":[{"n":"self"}],"o":{"n":"_tr15w"}}],[11,"tr16","","Bit 16 - Falling trigger event configuration of line 16",1186,{"i":[{"n":"self"}],"o":{"n":"_tr16w"}}],[11,"tr17","","Bit 17 - Falling trigger event configuration of line 17",1186,{"i":[{"n":"self"}],"o":{"n":"_tr17w"}}],[11,"tr18","","Bit 18 - Falling trigger event configuration of line 18",1186,{"i":[{"n":"self"}],"o":{"n":"_tr18w"}}],[0,"swier","stm32f103xx::exti","Software interrupt event register (EXTI_SWIER)",null,null],[3,"R","stm32f103xx::exti::swier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SWIER0R","","Value of the field",null,null],[3,"SWIER1R","","Value of the field",null,null],[3,"SWIER2R","","Value of the field",null,null],[3,"SWIER3R","","Value of the field",null,null],[3,"SWIER4R","","Value of the field",null,null],[3,"SWIER5R","","Value of the field",null,null],[3,"SWIER6R","","Value of the field",null,null],[3,"SWIER7R","","Value of the field",null,null],[3,"SWIER8R","","Value of the field",null,null],[3,"SWIER9R","","Value of the field",null,null],[3,"SWIER10R","","Value of the field",null,null],[3,"SWIER11R","","Value of the field",null,null],[3,"SWIER12R","","Value of the field",null,null],[3,"SWIER13R","","Value of the field",null,null],[3,"SWIER14R","","Value of the field",null,null],[3,"SWIER15R","","Value of the field",null,null],[3,"SWIER16R","","Value of the field",null,null],[3,"SWIER17R","","Value of the field",null,null],[3,"SWIER18R","","Value of the field",null,null],[3,"_SWIER0W","","Proxy",null,null],[3,"_SWIER1W","","Proxy",null,null],[3,"_SWIER2W","","Proxy",null,null],[3,"_SWIER3W","","Proxy",null,null],[3,"_SWIER4W","","Proxy",null,null],[3,"_SWIER5W","","Proxy",null,null],[3,"_SWIER6W","","Proxy",null,null],[3,"_SWIER7W","","Proxy",null,null],[3,"_SWIER8W","","Proxy",null,null],[3,"_SWIER9W","","Proxy",null,null],[3,"_SWIER10W","","Proxy",null,null],[3,"_SWIER11W","","Proxy",null,null],[3,"_SWIER12W","","Proxy",null,null],[3,"_SWIER13W","","Proxy",null,null],[3,"_SWIER14W","","Proxy",null,null],[3,"_SWIER15W","","Proxy",null,null],[3,"_SWIER16W","","Proxy",null,null],[3,"_SWIER17W","","Proxy",null,null],[3,"_SWIER18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1187,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1187,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1187,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1187,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::swier","Value of the field as raw bits",1188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1207,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1207,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1207,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1208,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1209,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1210,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1211,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1211,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1211,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1212,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1212,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1212,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1213,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1213,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1213,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1214,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1214,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1214,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1215,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1215,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1215,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1216,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1216,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1216,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1217,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1217,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1217,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1218,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1218,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1218,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1219,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1219,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1219,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1220,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1221,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1222,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1223,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1224,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1225,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1226,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"swier0","","Bit 0 - Software Interrupt on line 0",1226,{"i":[{"n":"self"}],"o":{"n":"swier0r"}}],[11,"swier1","","Bit 1 - Software Interrupt on line 1",1226,{"i":[{"n":"self"}],"o":{"n":"swier1r"}}],[11,"swier2","","Bit 2 - Software Interrupt on line 2",1226,{"i":[{"n":"self"}],"o":{"n":"swier2r"}}],[11,"swier3","","Bit 3 - Software Interrupt on line 3",1226,{"i":[{"n":"self"}],"o":{"n":"swier3r"}}],[11,"swier4","","Bit 4 - Software Interrupt on line 4",1226,{"i":[{"n":"self"}],"o":{"n":"swier4r"}}],[11,"swier5","","Bit 5 - Software Interrupt on line 5",1226,{"i":[{"n":"self"}],"o":{"n":"swier5r"}}],[11,"swier6","","Bit 6 - Software Interrupt on line 6",1226,{"i":[{"n":"self"}],"o":{"n":"swier6r"}}],[11,"swier7","","Bit 7 - Software Interrupt on line 7",1226,{"i":[{"n":"self"}],"o":{"n":"swier7r"}}],[11,"swier8","","Bit 8 - Software Interrupt on line 8",1226,{"i":[{"n":"self"}],"o":{"n":"swier8r"}}],[11,"swier9","","Bit 9 - Software Interrupt on line 9",1226,{"i":[{"n":"self"}],"o":{"n":"swier9r"}}],[11,"swier10","","Bit 10 - Software Interrupt on line 10",1226,{"i":[{"n":"self"}],"o":{"n":"swier10r"}}],[11,"swier11","","Bit 11 - Software Interrupt on line 11",1226,{"i":[{"n":"self"}],"o":{"n":"swier11r"}}],[11,"swier12","","Bit 12 - Software Interrupt on line 12",1226,{"i":[{"n":"self"}],"o":{"n":"swier12r"}}],[11,"swier13","","Bit 13 - Software Interrupt on line 13",1226,{"i":[{"n":"self"}],"o":{"n":"swier13r"}}],[11,"swier14","","Bit 14 - Software Interrupt on line 14",1226,{"i":[{"n":"self"}],"o":{"n":"swier14r"}}],[11,"swier15","","Bit 15 - Software Interrupt on line 15",1226,{"i":[{"n":"self"}],"o":{"n":"swier15r"}}],[11,"swier16","","Bit 16 - Software Interrupt on line 16",1226,{"i":[{"n":"self"}],"o":{"n":"swier16r"}}],[11,"swier17","","Bit 17 - Software Interrupt on line 17",1226,{"i":[{"n":"self"}],"o":{"n":"swier17r"}}],[11,"swier18","","Bit 18 - Software Interrupt on line 18",1226,{"i":[{"n":"self"}],"o":{"n":"swier18r"}}],[11,"reset_value","","Reset value of the register",1227,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1227,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"swier0","","Bit 0 - Software Interrupt on line 0",1227,{"i":[{"n":"self"}],"o":{"n":"_swier0w"}}],[11,"swier1","","Bit 1 - Software Interrupt on line 1",1227,{"i":[{"n":"self"}],"o":{"n":"_swier1w"}}],[11,"swier2","","Bit 2 - Software Interrupt on line 2",1227,{"i":[{"n":"self"}],"o":{"n":"_swier2w"}}],[11,"swier3","","Bit 3 - Software Interrupt on line 3",1227,{"i":[{"n":"self"}],"o":{"n":"_swier3w"}}],[11,"swier4","","Bit 4 - Software Interrupt on line 4",1227,{"i":[{"n":"self"}],"o":{"n":"_swier4w"}}],[11,"swier5","","Bit 5 - Software Interrupt on line 5",1227,{"i":[{"n":"self"}],"o":{"n":"_swier5w"}}],[11,"swier6","","Bit 6 - Software Interrupt on line 6",1227,{"i":[{"n":"self"}],"o":{"n":"_swier6w"}}],[11,"swier7","","Bit 7 - Software Interrupt on line 7",1227,{"i":[{"n":"self"}],"o":{"n":"_swier7w"}}],[11,"swier8","","Bit 8 - Software Interrupt on line 8",1227,{"i":[{"n":"self"}],"o":{"n":"_swier8w"}}],[11,"swier9","","Bit 9 - Software Interrupt on line 9",1227,{"i":[{"n":"self"}],"o":{"n":"_swier9w"}}],[11,"swier10","","Bit 10 - Software Interrupt on line 10",1227,{"i":[{"n":"self"}],"o":{"n":"_swier10w"}}],[11,"swier11","","Bit 11 - Software Interrupt on line 11",1227,{"i":[{"n":"self"}],"o":{"n":"_swier11w"}}],[11,"swier12","","Bit 12 - Software Interrupt on line 12",1227,{"i":[{"n":"self"}],"o":{"n":"_swier12w"}}],[11,"swier13","","Bit 13 - Software Interrupt on line 13",1227,{"i":[{"n":"self"}],"o":{"n":"_swier13w"}}],[11,"swier14","","Bit 14 - Software Interrupt on line 14",1227,{"i":[{"n":"self"}],"o":{"n":"_swier14w"}}],[11,"swier15","","Bit 15 - Software Interrupt on line 15",1227,{"i":[{"n":"self"}],"o":{"n":"_swier15w"}}],[11,"swier16","","Bit 16 - Software Interrupt on line 16",1227,{"i":[{"n":"self"}],"o":{"n":"_swier16w"}}],[11,"swier17","","Bit 17 - Software Interrupt on line 17",1227,{"i":[{"n":"self"}],"o":{"n":"_swier17w"}}],[11,"swier18","","Bit 18 - Software Interrupt on line 18",1227,{"i":[{"n":"self"}],"o":{"n":"_swier18w"}}],[0,"pr","stm32f103xx::exti","Pending register (EXTI_PR)",null,null],[3,"R","stm32f103xx::exti::pr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PR0R","","Value of the field",null,null],[3,"PR1R","","Value of the field",null,null],[3,"PR2R","","Value of the field",null,null],[3,"PR3R","","Value of the field",null,null],[3,"PR4R","","Value of the field",null,null],[3,"PR5R","","Value of the field",null,null],[3,"PR6R","","Value of the field",null,null],[3,"PR7R","","Value of the field",null,null],[3,"PR8R","","Value of the field",null,null],[3,"PR9R","","Value of the field",null,null],[3,"PR10R","","Value of the field",null,null],[3,"PR11R","","Value of the field",null,null],[3,"PR12R","","Value of the field",null,null],[3,"PR13R","","Value of the field",null,null],[3,"PR14R","","Value of the field",null,null],[3,"PR15R","","Value of the field",null,null],[3,"PR16R","","Value of the field",null,null],[3,"PR17R","","Value of the field",null,null],[3,"PR18R","","Value of the field",null,null],[3,"_PR0W","","Proxy",null,null],[3,"_PR1W","","Proxy",null,null],[3,"_PR2W","","Proxy",null,null],[3,"_PR3W","","Proxy",null,null],[3,"_PR4W","","Proxy",null,null],[3,"_PR5W","","Proxy",null,null],[3,"_PR6W","","Proxy",null,null],[3,"_PR7W","","Proxy",null,null],[3,"_PR8W","","Proxy",null,null],[3,"_PR9W","","Proxy",null,null],[3,"_PR10W","","Proxy",null,null],[3,"_PR11W","","Proxy",null,null],[3,"_PR12W","","Proxy",null,null],[3,"_PR13W","","Proxy",null,null],[3,"_PR14W","","Proxy",null,null],[3,"_PR15W","","Proxy",null,null],[3,"_PR16W","","Proxy",null,null],[3,"_PR17W","","Proxy",null,null],[3,"_PR18W","","Proxy",null,null],[11,"modify","stm32f103xx::exti","Modifies the contents of the register",1228,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1228,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1228,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1228,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::exti::pr","Value of the field as raw bits",1229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1240,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1240,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1240,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1247,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1247,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1247,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1248,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1249,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1250,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1251,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1252,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1253,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1254,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1254,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1254,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1255,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1255,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1255,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1256,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1256,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1256,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1257,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1257,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1257,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1258,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1258,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1258,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1259,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1259,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1259,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1260,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1260,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1260,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1261,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1261,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1261,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1262,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1262,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1262,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1263,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1264,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1265,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1265,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1265,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1266,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1267,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pr0","","Bit 0 - Pending bit 0",1267,{"i":[{"n":"self"}],"o":{"n":"pr0r"}}],[11,"pr1","","Bit 1 - Pending bit 1",1267,{"i":[{"n":"self"}],"o":{"n":"pr1r"}}],[11,"pr2","","Bit 2 - Pending bit 2",1267,{"i":[{"n":"self"}],"o":{"n":"pr2r"}}],[11,"pr3","","Bit 3 - Pending bit 3",1267,{"i":[{"n":"self"}],"o":{"n":"pr3r"}}],[11,"pr4","","Bit 4 - Pending bit 4",1267,{"i":[{"n":"self"}],"o":{"n":"pr4r"}}],[11,"pr5","","Bit 5 - Pending bit 5",1267,{"i":[{"n":"self"}],"o":{"n":"pr5r"}}],[11,"pr6","","Bit 6 - Pending bit 6",1267,{"i":[{"n":"self"}],"o":{"n":"pr6r"}}],[11,"pr7","","Bit 7 - Pending bit 7",1267,{"i":[{"n":"self"}],"o":{"n":"pr7r"}}],[11,"pr8","","Bit 8 - Pending bit 8",1267,{"i":[{"n":"self"}],"o":{"n":"pr8r"}}],[11,"pr9","","Bit 9 - Pending bit 9",1267,{"i":[{"n":"self"}],"o":{"n":"pr9r"}}],[11,"pr10","","Bit 10 - Pending bit 10",1267,{"i":[{"n":"self"}],"o":{"n":"pr10r"}}],[11,"pr11","","Bit 11 - Pending bit 11",1267,{"i":[{"n":"self"}],"o":{"n":"pr11r"}}],[11,"pr12","","Bit 12 - Pending bit 12",1267,{"i":[{"n":"self"}],"o":{"n":"pr12r"}}],[11,"pr13","","Bit 13 - Pending bit 13",1267,{"i":[{"n":"self"}],"o":{"n":"pr13r"}}],[11,"pr14","","Bit 14 - Pending bit 14",1267,{"i":[{"n":"self"}],"o":{"n":"pr14r"}}],[11,"pr15","","Bit 15 - Pending bit 15",1267,{"i":[{"n":"self"}],"o":{"n":"pr15r"}}],[11,"pr16","","Bit 16 - Pending bit 16",1267,{"i":[{"n":"self"}],"o":{"n":"pr16r"}}],[11,"pr17","","Bit 17 - Pending bit 17",1267,{"i":[{"n":"self"}],"o":{"n":"pr17r"}}],[11,"pr18","","Bit 18 - Pending bit 18",1267,{"i":[{"n":"self"}],"o":{"n":"pr18r"}}],[11,"reset_value","","Reset value of the register",1268,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1268,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pr0","","Bit 0 - Pending bit 0",1268,{"i":[{"n":"self"}],"o":{"n":"_pr0w"}}],[11,"pr1","","Bit 1 - Pending bit 1",1268,{"i":[{"n":"self"}],"o":{"n":"_pr1w"}}],[11,"pr2","","Bit 2 - Pending bit 2",1268,{"i":[{"n":"self"}],"o":{"n":"_pr2w"}}],[11,"pr3","","Bit 3 - Pending bit 3",1268,{"i":[{"n":"self"}],"o":{"n":"_pr3w"}}],[11,"pr4","","Bit 4 - Pending bit 4",1268,{"i":[{"n":"self"}],"o":{"n":"_pr4w"}}],[11,"pr5","","Bit 5 - Pending bit 5",1268,{"i":[{"n":"self"}],"o":{"n":"_pr5w"}}],[11,"pr6","","Bit 6 - Pending bit 6",1268,{"i":[{"n":"self"}],"o":{"n":"_pr6w"}}],[11,"pr7","","Bit 7 - Pending bit 7",1268,{"i":[{"n":"self"}],"o":{"n":"_pr7w"}}],[11,"pr8","","Bit 8 - Pending bit 8",1268,{"i":[{"n":"self"}],"o":{"n":"_pr8w"}}],[11,"pr9","","Bit 9 - Pending bit 9",1268,{"i":[{"n":"self"}],"o":{"n":"_pr9w"}}],[11,"pr10","","Bit 10 - Pending bit 10",1268,{"i":[{"n":"self"}],"o":{"n":"_pr10w"}}],[11,"pr11","","Bit 11 - Pending bit 11",1268,{"i":[{"n":"self"}],"o":{"n":"_pr11w"}}],[11,"pr12","","Bit 12 - Pending bit 12",1268,{"i":[{"n":"self"}],"o":{"n":"_pr12w"}}],[11,"pr13","","Bit 13 - Pending bit 13",1268,{"i":[{"n":"self"}],"o":{"n":"_pr13w"}}],[11,"pr14","","Bit 14 - Pending bit 14",1268,{"i":[{"n":"self"}],"o":{"n":"_pr14w"}}],[11,"pr15","","Bit 15 - Pending bit 15",1268,{"i":[{"n":"self"}],"o":{"n":"_pr15w"}}],[11,"pr16","","Bit 16 - Pending bit 16",1268,{"i":[{"n":"self"}],"o":{"n":"_pr16w"}}],[11,"pr17","","Bit 17 - Pending bit 17",1268,{"i":[{"n":"self"}],"o":{"n":"_pr17w"}}],[11,"pr18","","Bit 18 - Pending bit 18",1268,{"i":[{"n":"self"}],"o":{"n":"_pr18w"}}],[0,"dma1","stm32f103xx","DMA controller",null,null],[3,"RegisterBlock","stm32f103xx::dma1","Register block",null,null],[12,"isr","","0x00 - DMA interrupt status register (DMA_ISR)",1269,null],[12,"ifcr","","0x04 - DMA interrupt flag clear register (DMA_IFCR)",1269,null],[12,"ccr1","","0x08 - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr1","","0x0c - DMA channel 1 number of data register",1269,null],[12,"cpar1","","0x10 - DMA channel 1 peripheral address register",1269,null],[12,"cmar1","","0x14 - DMA channel 1 memory address register",1269,null],[12,"ccr2","","0x1c - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr2","","0x20 - DMA channel 2 number of data register",1269,null],[12,"cpar2","","0x24 - DMA channel 2 peripheral address register",1269,null],[12,"cmar2","","0x28 - DMA channel 2 memory address register",1269,null],[12,"ccr3","","0x30 - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr3","","0x34 - DMA channel 3 number of data register",1269,null],[12,"cpar3","","0x38 - DMA channel 3 peripheral address register",1269,null],[12,"cmar3","","0x3c - DMA channel 3 memory address register",1269,null],[12,"ccr4","","0x44 - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr4","","0x48 - DMA channel 4 number of data register",1269,null],[12,"cpar4","","0x4c - DMA channel 4 peripheral address register",1269,null],[12,"cmar4","","0x50 - DMA channel 4 memory address register",1269,null],[12,"ccr5","","0x58 - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr5","","0x5c - DMA channel 5 number of data register",1269,null],[12,"cpar5","","0x60 - DMA channel 5 peripheral address register",1269,null],[12,"cmar5","","0x64 - DMA channel 5 memory address register",1269,null],[12,"ccr6","","0x6c - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr6","","0x70 - DMA channel 6 number of data register",1269,null],[12,"cpar6","","0x74 - DMA channel 6 peripheral address register",1269,null],[12,"cmar6","","0x78 - DMA channel 6 memory address register",1269,null],[12,"ccr7","","0x80 - DMA channel configuration register (DMA_CCR)",1269,null],[12,"cndtr7","","0x84 - DMA channel 7 number of data register",1269,null],[12,"cpar7","","0x88 - DMA channel 7 peripheral address register",1269,null],[12,"cmar7","","0x8c - DMA channel 7 memory address register",1269,null],[3,"ISR","","DMA interrupt status register (DMA_ISR)",null,null],[3,"IFCR","","DMA interrupt flag clear register (DMA_IFCR)",null,null],[3,"CCR1","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR1","","DMA channel 1 number of data register",null,null],[3,"CPAR1","","DMA channel 1 peripheral address register",null,null],[3,"CMAR1","","DMA channel 1 memory address register",null,null],[3,"CCR2","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR2","","DMA channel 2 number of data register",null,null],[3,"CPAR2","","DMA channel 2 peripheral address register",null,null],[3,"CMAR2","","DMA channel 2 memory address register",null,null],[3,"CCR3","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR3","","DMA channel 3 number of data register",null,null],[3,"CPAR3","","DMA channel 3 peripheral address register",null,null],[3,"CMAR3","","DMA channel 3 memory address register",null,null],[3,"CCR4","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR4","","DMA channel 4 number of data register",null,null],[3,"CPAR4","","DMA channel 4 peripheral address register",null,null],[3,"CMAR4","","DMA channel 4 memory address register",null,null],[3,"CCR5","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR5","","DMA channel 5 number of data register",null,null],[3,"CPAR5","","DMA channel 5 peripheral address register",null,null],[3,"CMAR5","","DMA channel 5 memory address register",null,null],[3,"CCR6","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR6","","DMA channel 6 number of data register",null,null],[3,"CPAR6","","DMA channel 6 peripheral address register",null,null],[3,"CMAR6","","DMA channel 6 memory address register",null,null],[3,"CCR7","","DMA channel configuration register (DMA_CCR)",null,null],[3,"CNDTR7","","DMA channel 7 number of data register",null,null],[3,"CPAR7","","DMA channel 7 peripheral address register",null,null],[3,"CMAR7","","DMA channel 7 memory address register",null,null],[0,"isr","","DMA interrupt status register (DMA_ISR)",null,null],[3,"R","stm32f103xx::dma1::isr","Value read from the register",null,null],[3,"GIF1R","","Value of the field",null,null],[3,"TCIF1R","","Value of the field",null,null],[3,"HTIF1R","","Value of the field",null,null],[3,"TEIF1R","","Value of the field",null,null],[3,"GIF2R","","Value of the field",null,null],[3,"TCIF2R","","Value of the field",null,null],[3,"HTIF2R","","Value of the field",null,null],[3,"TEIF2R","","Value of the field",null,null],[3,"GIF3R","","Value of the field",null,null],[3,"TCIF3R","","Value of the field",null,null],[3,"HTIF3R","","Value of the field",null,null],[3,"TEIF3R","","Value of the field",null,null],[3,"GIF4R","","Value of the field",null,null],[3,"TCIF4R","","Value of the field",null,null],[3,"HTIF4R","","Value of the field",null,null],[3,"TEIF4R","","Value of the field",null,null],[3,"GIF5R","","Value of the field",null,null],[3,"TCIF5R","","Value of the field",null,null],[3,"HTIF5R","","Value of the field",null,null],[3,"TEIF5R","","Value of the field",null,null],[3,"GIF6R","","Value of the field",null,null],[3,"TCIF6R","","Value of the field",null,null],[3,"HTIF6R","","Value of the field",null,null],[3,"TEIF6R","","Value of the field",null,null],[3,"GIF7R","","Value of the field",null,null],[3,"TCIF7R","","Value of the field",null,null],[3,"HTIF7R","","Value of the field",null,null],[3,"TEIF7R","","Value of the field",null,null],[11,"read","stm32f103xx::dma1","Reads the contents of the register",1270,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bit","stm32f103xx::dma1::isr","Value of the field as raw bits",1271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1298,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1298,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1298,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",1299,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"gif1","","Bit 0 - Channel 1 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif1r"}}],[11,"tcif1","","Bit 1 - Channel 1 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif1r"}}],[11,"htif1","","Bit 2 - Channel 1 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif1r"}}],[11,"teif1","","Bit 3 - Channel 1 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif1r"}}],[11,"gif2","","Bit 4 - Channel 2 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif2r"}}],[11,"tcif2","","Bit 5 - Channel 2 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif2r"}}],[11,"htif2","","Bit 6 - Channel 2 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif2r"}}],[11,"teif2","","Bit 7 - Channel 2 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif2r"}}],[11,"gif3","","Bit 8 - Channel 3 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif3r"}}],[11,"tcif3","","Bit 9 - Channel 3 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif3r"}}],[11,"htif3","","Bit 10 - Channel 3 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif3r"}}],[11,"teif3","","Bit 11 - Channel 3 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif3r"}}],[11,"gif4","","Bit 12 - Channel 4 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif4r"}}],[11,"tcif4","","Bit 13 - Channel 4 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif4r"}}],[11,"htif4","","Bit 14 - Channel 4 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif4r"}}],[11,"teif4","","Bit 15 - Channel 4 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif4r"}}],[11,"gif5","","Bit 16 - Channel 5 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif5r"}}],[11,"tcif5","","Bit 17 - Channel 5 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif5r"}}],[11,"htif5","","Bit 18 - Channel 5 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif5r"}}],[11,"teif5","","Bit 19 - Channel 5 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif5r"}}],[11,"gif6","","Bit 20 - Channel 6 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif6r"}}],[11,"tcif6","","Bit 21 - Channel 6 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif6r"}}],[11,"htif6","","Bit 22 - Channel 6 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif6r"}}],[11,"teif6","","Bit 23 - Channel 6 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif6r"}}],[11,"gif7","","Bit 24 - Channel 7 Global interrupt flag",1299,{"i":[{"n":"self"}],"o":{"n":"gif7r"}}],[11,"tcif7","","Bit 25 - Channel 7 Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"tcif7r"}}],[11,"htif7","","Bit 26 - Channel 7 Half Transfer Complete flag",1299,{"i":[{"n":"self"}],"o":{"n":"htif7r"}}],[11,"teif7","","Bit 27 - Channel 7 Transfer Error flag",1299,{"i":[{"n":"self"}],"o":{"n":"teif7r"}}],[0,"ifcr","stm32f103xx::dma1","DMA interrupt flag clear register (DMA_IFCR)",null,null],[3,"W","stm32f103xx::dma1::ifcr","Value to write to the register",null,null],[3,"_CGIF1W","","Proxy",null,null],[3,"_CGIF2W","","Proxy",null,null],[3,"_CGIF3W","","Proxy",null,null],[3,"_CGIF4W","","Proxy",null,null],[3,"_CGIF5W","","Proxy",null,null],[3,"_CGIF6W","","Proxy",null,null],[3,"_CGIF7W","","Proxy",null,null],[3,"_CTCIF1W","","Proxy",null,null],[3,"_CTCIF2W","","Proxy",null,null],[3,"_CTCIF3W","","Proxy",null,null],[3,"_CTCIF4W","","Proxy",null,null],[3,"_CTCIF5W","","Proxy",null,null],[3,"_CTCIF6W","","Proxy",null,null],[3,"_CTCIF7W","","Proxy",null,null],[3,"_CHTIF1W","","Proxy",null,null],[3,"_CHTIF2W","","Proxy",null,null],[3,"_CHTIF3W","","Proxy",null,null],[3,"_CHTIF4W","","Proxy",null,null],[3,"_CHTIF5W","","Proxy",null,null],[3,"_CHTIF6W","","Proxy",null,null],[3,"_CHTIF7W","","Proxy",null,null],[3,"_CTEIF1W","","Proxy",null,null],[3,"_CTEIF2W","","Proxy",null,null],[3,"_CTEIF3W","","Proxy",null,null],[3,"_CTEIF4W","","Proxy",null,null],[3,"_CTEIF5W","","Proxy",null,null],[3,"_CTEIF6W","","Proxy",null,null],[3,"_CTEIF7W","","Proxy",null,null],[11,"write","stm32f103xx::dma1","Writes to the register",1300,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::dma1::ifcr","Sets the field bit",1301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1301,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1302,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1303,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1304,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1305,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1306,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1307,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1308,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1309,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1310,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1311,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1312,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1313,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1314,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1314,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1314,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1315,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1315,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1315,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1316,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1316,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1316,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1317,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1317,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1317,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1318,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1318,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1318,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1319,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1319,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1319,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1320,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1320,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1320,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1321,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1321,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1321,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1322,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1322,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1322,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1323,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1323,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1323,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1324,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1324,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1324,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1325,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1325,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1325,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1326,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1327,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1328,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",1329,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1329,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cgif1","","Bit 0 - Channel 1 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif1w"}}],[11,"cgif2","","Bit 4 - Channel 2 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif2w"}}],[11,"cgif3","","Bit 8 - Channel 3 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif3w"}}],[11,"cgif4","","Bit 12 - Channel 4 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif4w"}}],[11,"cgif5","","Bit 16 - Channel 5 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif5w"}}],[11,"cgif6","","Bit 20 - Channel 6 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif6w"}}],[11,"cgif7","","Bit 24 - Channel 7 Global interrupt clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cgif7w"}}],[11,"ctcif1","","Bit 1 - Channel 1 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif1w"}}],[11,"ctcif2","","Bit 5 - Channel 2 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif2w"}}],[11,"ctcif3","","Bit 9 - Channel 3 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif3w"}}],[11,"ctcif4","","Bit 13 - Channel 4 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif4w"}}],[11,"ctcif5","","Bit 17 - Channel 5 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif5w"}}],[11,"ctcif6","","Bit 21 - Channel 6 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif6w"}}],[11,"ctcif7","","Bit 25 - Channel 7 Transfer Complete clear",1329,{"i":[{"n":"self"}],"o":{"n":"_ctcif7w"}}],[11,"chtif1","","Bit 2 - Channel 1 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif1w"}}],[11,"chtif2","","Bit 6 - Channel 2 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif2w"}}],[11,"chtif3","","Bit 10 - Channel 3 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif3w"}}],[11,"chtif4","","Bit 14 - Channel 4 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif4w"}}],[11,"chtif5","","Bit 18 - Channel 5 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif5w"}}],[11,"chtif6","","Bit 22 - Channel 6 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif6w"}}],[11,"chtif7","","Bit 26 - Channel 7 Half Transfer clear",1329,{"i":[{"n":"self"}],"o":{"n":"_chtif7w"}}],[11,"cteif1","","Bit 3 - Channel 1 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif1w"}}],[11,"cteif2","","Bit 7 - Channel 2 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif2w"}}],[11,"cteif3","","Bit 11 - Channel 3 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif3w"}}],[11,"cteif4","","Bit 15 - Channel 4 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif4w"}}],[11,"cteif5","","Bit 19 - Channel 5 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif5w"}}],[11,"cteif6","","Bit 23 - Channel 6 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif6w"}}],[11,"cteif7","","Bit 27 - Channel 7 Transfer Error clear",1329,{"i":[{"n":"self"}],"o":{"n":"_cteif7w"}}],[0,"ccr1","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[4,"PSIZER","","Possible values of the field `PSIZE`",null,null],[13,"BIT8","","8-bits",1330,null],[13,"BIT16","","16-bits",1330,null],[13,"BIT32","","32-bits",1330,null],[13,"_Reserved","","Reserved",1330,null],[4,"PLR","","Possible values of the field `PL`",null,null],[13,"LOW","","Low",1331,null],[13,"MEDIUM","","Medium",1331,null],[13,"HIGH","","High",1331,null],[13,"VERYHIGH","","Very High",1331,null],[4,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[13,"BIT8","","8-bits",1332,null],[13,"BIT16","","16-bits",1332,null],[13,"BIT32","","32-bits",1332,null],[4,"PLW","","Values that can be written to the field `PL`",null,null],[13,"LOW","","Low",1333,null],[13,"MEDIUM","","Medium",1333,null],[13,"HIGH","","High",1333,null],[13,"VERYHIGH","","Very High",1333,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1334,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1334,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1334,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1334,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr1","Value of the field as raw bits",1335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",1330,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"fmt","","",1330,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",1330,{"i":[{"n":"self"},{"n":"psizer"}],"o":{"n":"bool"}}],[11,"ne","","",1330,{"i":[{"n":"self"},{"n":"psizer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",1330,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bit8","","Checks if the value of the field is `BIT8`",1330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_bit16","","Checks if the value of the field is `BIT16`",1330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_bit32","","Checks if the value of the field is `BIT32`",1330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",1331,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"fmt","","",1331,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",1331,{"i":[{"n":"self"},{"n":"plr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",1331,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_low","","Checks if the value of the field is `LOW`",1331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_medium","","Checks if the value of the field is `MEDIUM`",1331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_high","","Checks if the value of the field is `HIGH`",1331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_very_high","","Checks if the value of the field is `VERYHIGH`",1331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1343,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1343,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1343,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1344,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1344,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1344,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1345,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1345,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1345,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1346,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1346,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1346,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1347,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1347,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1347,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1348,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1348,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1348,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1349,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1350,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1351,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1351,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1352,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1352,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1352,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1352,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1352,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1353,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1353,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1354,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1355,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1355,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1355,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1355,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1355,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1355,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1355,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1355,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1355,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1355,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1355,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1355,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1355,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1356,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1356,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1356,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1356,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1356,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1356,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1356,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1356,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1356,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1356,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1356,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1356,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1356,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1356,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr1","stm32f103xx::dma1","DMA channel 1 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1357,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1357,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1357,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1357,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr1","Value of the field as raw bits",1358,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1359,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1360,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1360,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1361,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1361,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1361,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar1","stm32f103xx::dma1","DMA channel 1 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1362,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1362,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1362,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1362,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar1","Value of the field as raw bits",1363,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1364,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1365,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1365,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1366,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1366,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1366,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar1","stm32f103xx::dma1","DMA channel 1 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1367,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1367,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1367,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1367,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar1","Value of the field as raw bits",1368,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1369,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1370,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1370,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1371,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1371,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1371,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr2","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1372,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1372,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1372,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1372,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr2","Value of the field as raw bits",1373,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1373,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1373,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1374,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1374,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1374,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1375,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1375,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1375,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1376,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1376,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1376,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1377,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1377,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1377,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1378,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1378,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1378,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1379,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1379,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1379,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1380,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1380,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1380,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1381,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1381,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1382,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1383,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1384,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1385,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1386,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1386,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1386,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1387,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1387,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1387,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1388,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1388,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1388,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1389,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1389,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1389,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1389,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1389,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1390,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1390,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1390,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1390,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1390,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1391,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1391,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1392,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1392,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1392,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1393,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1393,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1393,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1393,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1393,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1393,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1393,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1393,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1393,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1393,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1393,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1393,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1393,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1394,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1394,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1394,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1394,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1394,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1394,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1394,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1394,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1394,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1394,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1394,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1394,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1394,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1394,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr2","stm32f103xx::dma1","DMA channel 2 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1395,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1395,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1395,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1395,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr2","Value of the field as raw bits",1396,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1397,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1398,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1398,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1399,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1399,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1399,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar2","stm32f103xx::dma1","DMA channel 2 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1400,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1400,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1400,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1400,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar2","Value of the field as raw bits",1401,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1402,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1403,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1403,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1404,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1404,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1404,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar2","stm32f103xx::dma1","DMA channel 2 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1405,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1405,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1405,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1405,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar2","Value of the field as raw bits",1406,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1407,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1408,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1408,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1409,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1409,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1409,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr3","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1410,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1410,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1410,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1410,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr3","Value of the field as raw bits",1411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1419,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1419,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1420,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1420,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1420,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1421,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1422,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1423,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1424,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1425,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1426,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1427,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1427,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1428,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1428,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1429,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1429,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1430,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1431,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1431,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1431,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1431,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1431,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1431,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1431,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1431,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1431,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1431,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1431,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1431,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1431,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1432,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1432,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1432,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1432,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1432,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1432,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1432,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1432,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1432,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1432,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1432,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1432,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1432,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1432,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr3","stm32f103xx::dma1","DMA channel 3 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1433,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1433,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1433,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1433,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr3","Value of the field as raw bits",1434,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1435,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1436,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1436,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1437,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1437,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1437,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar3","stm32f103xx::dma1","DMA channel 3 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1438,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1438,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1438,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1438,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar3","Value of the field as raw bits",1439,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1440,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1441,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1441,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1442,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1442,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1442,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar3","stm32f103xx::dma1","DMA channel 3 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1443,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1443,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1443,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1443,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar3","Value of the field as raw bits",1444,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1445,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1446,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1446,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1447,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1447,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1447,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr4","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1448,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1448,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1448,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1448,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr4","Value of the field as raw bits",1449,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1449,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1449,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1450,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1457,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1457,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1457,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1458,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1458,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1458,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1459,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1459,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1459,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1460,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1460,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1460,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1461,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1461,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1461,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1462,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1462,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1462,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1463,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1463,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1463,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1464,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1464,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1464,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1465,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1465,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1466,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1466,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1467,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1467,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1468,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1469,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1469,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1469,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1469,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1469,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1469,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1469,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1469,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1469,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1469,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1469,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1469,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1469,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1470,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1470,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1470,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1470,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1470,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1470,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1470,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1470,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1470,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1470,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1470,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1470,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1470,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1470,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr4","stm32f103xx::dma1","DMA channel 4 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1471,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1471,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1471,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1471,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr4","Value of the field as raw bits",1472,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1473,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1474,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1474,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1475,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1475,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1475,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar4","stm32f103xx::dma1","DMA channel 4 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1476,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1476,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1476,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1476,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar4","Value of the field as raw bits",1477,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1478,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1479,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1479,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1480,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1480,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1480,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar4","stm32f103xx::dma1","DMA channel 4 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1481,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1481,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1481,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1481,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar4","Value of the field as raw bits",1482,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1483,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1484,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1484,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1485,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1485,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1485,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr5","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr5","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1486,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1486,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1486,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1486,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr5","Value of the field as raw bits",1487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1488,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1488,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1488,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1490,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1490,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1490,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1491,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1492,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1493,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1494,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1495,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1495,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1496,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1497,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1498,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1499,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1500,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1501,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1502,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1503,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1503,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1504,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1504,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1505,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1505,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1506,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1507,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1507,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1507,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1507,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1507,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1507,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1507,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1507,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1507,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1507,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1507,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1507,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1507,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1508,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1508,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1508,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1508,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1508,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1508,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1508,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1508,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1508,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1508,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1508,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1508,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1508,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1508,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr5","stm32f103xx::dma1","DMA channel 5 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr5","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1509,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1509,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1509,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1509,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr5","Value of the field as raw bits",1510,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1511,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1512,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1512,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1513,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1513,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1513,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar5","stm32f103xx::dma1","DMA channel 5 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar5","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1514,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1514,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1514,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1514,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar5","Value of the field as raw bits",1515,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1516,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1517,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1517,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1518,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1518,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1518,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar5","stm32f103xx::dma1","DMA channel 5 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar5","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1519,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1519,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1519,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1519,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar5","Value of the field as raw bits",1520,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1521,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1522,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1522,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1523,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1523,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1523,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr6","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr6","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1524,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1524,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1524,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1524,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr6","Value of the field as raw bits",1525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1533,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1533,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1533,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1533,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1533,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1533,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1534,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1534,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1534,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1535,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1535,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1535,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1536,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1537,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1538,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1539,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1540,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1541,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1541,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1542,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1542,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1543,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1543,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1544,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1545,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1545,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1545,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1545,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1545,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1545,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1545,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1545,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1545,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1545,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1545,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1545,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1545,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1546,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1546,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1546,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1546,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1546,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1546,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1546,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1546,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1546,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1546,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1546,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1546,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1546,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1546,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr6","stm32f103xx::dma1","DMA channel 6 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr6","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1547,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1547,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1547,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1547,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr6","Value of the field as raw bits",1548,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1549,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1550,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1550,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1551,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1551,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1551,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar6","stm32f103xx::dma1","DMA channel 6 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar6","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1552,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1552,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1552,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1552,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar6","Value of the field as raw bits",1553,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1554,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1555,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1555,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1556,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1556,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1556,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar6","stm32f103xx::dma1","DMA channel 6 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar6","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1557,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1557,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1557,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1557,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar6","Value of the field as raw bits",1558,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1559,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1560,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1560,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1561,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1561,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1561,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"ccr7","stm32f103xx::dma1","DMA channel configuration register (DMA_CCR)",null,null],[3,"R","stm32f103xx::dma1::ccr7","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TCIER","","Value of the field",null,null],[3,"HTIER","","Value of the field",null,null],[3,"TEIER","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"CIRCR","","Value of the field",null,null],[3,"PINCR","","Value of the field",null,null],[3,"MINCR","","Value of the field",null,null],[3,"MEM2MEMR","","Value of the field",null,null],[3,"_ENW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_HTIEW","","Proxy",null,null],[3,"_TEIEW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_CIRCW","","Proxy",null,null],[3,"_PINCW","","Proxy",null,null],[3,"_MINCW","","Proxy",null,null],[3,"_PSIZEW","","Proxy",null,null],[3,"_MSIZEW","","Proxy",null,null],[3,"_PLW","","Proxy",null,null],[3,"_MEM2MEMW","","Proxy",null,null],[6,"ENR","","Possible values of the field `EN`",null,null],[6,"PSIZER","","Possible values of the field `PSIZE`",null,null],[6,"MSIZER","","Possible values of the field `MSIZE`",null,null],[6,"PLR","","Possible values of the field `PL`",null,null],[6,"ENW","","Values that can be written to the field `EN`",null,null],[6,"PSIZEW","","Values that can be written to the field `PSIZE`",null,null],[6,"MSIZEW","","Values that can be written to the field `MSIZE`",null,null],[6,"PLW","","Values that can be written to the field `PL`",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1562,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1562,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1562,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1562,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dma1::ccr7","Value of the field as raw bits",1563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1564,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1565,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1566,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1567,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1568,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1568,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1568,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1569,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1569,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1569,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1570,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1570,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1570,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",1571,{"i":[{"n":"self"},{"n":"enw"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",1571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",1571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1571,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1574,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1575,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1576,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1577,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1578,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1579,{"i":[{"n":"self"},{"n":"psizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1579,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1580,{"i":[{"n":"self"},{"n":"msizew"}],"o":{"n":"w"}}],[11,"bit8","","8-bits",1580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bits",1580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit32","","32-bits",1580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1580,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",1581,{"i":[{"n":"self"},{"n":"plw"}],"o":{"n":"w"}}],[11,"low","","Low",1581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"medium","","Medium",1581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"high","","High",1581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"very_high","","Very High",1581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1581,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1582,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1583,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en","","Bit 0 - Channel enable",1583,{"i":[{"n":"self"}],"o":{"n":"enr"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1583,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1583,{"i":[{"n":"self"}],"o":{"n":"htier"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1583,{"i":[{"n":"self"}],"o":{"n":"teier"}}],[11,"dir","","Bit 4 - Data transfer direction",1583,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"circ","","Bit 5 - Circular mode",1583,{"i":[{"n":"self"}],"o":{"n":"circr"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1583,{"i":[{"n":"self"}],"o":{"n":"pincr"}}],[11,"minc","","Bit 7 - Memory increment mode",1583,{"i":[{"n":"self"}],"o":{"n":"mincr"}}],[11,"psize","","Bits 8:9 - Peripheral size",1583,{"i":[{"n":"self"}],"o":{"n":"psizer"}}],[11,"msize","","Bits 10:11 - Memory size",1583,{"i":[{"n":"self"}],"o":{"n":"msizer"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1583,{"i":[{"n":"self"}],"o":{"n":"plr"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1583,{"i":[{"n":"self"}],"o":{"n":"mem2memr"}}],[11,"reset_value","","Reset value of the register",1584,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1584,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en","","Bit 0 - Channel enable",1584,{"i":[{"n":"self"}],"o":{"n":"_enw"}}],[11,"tcie","","Bit 1 - Transfer complete interrupt enable",1584,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"htie","","Bit 2 - Half Transfer interrupt enable",1584,{"i":[{"n":"self"}],"o":{"n":"_htiew"}}],[11,"teie","","Bit 3 - Transfer error interrupt enable",1584,{"i":[{"n":"self"}],"o":{"n":"_teiew"}}],[11,"dir","","Bit 4 - Data transfer direction",1584,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"circ","","Bit 5 - Circular mode",1584,{"i":[{"n":"self"}],"o":{"n":"_circw"}}],[11,"pinc","","Bit 6 - Peripheral increment mode",1584,{"i":[{"n":"self"}],"o":{"n":"_pincw"}}],[11,"minc","","Bit 7 - Memory increment mode",1584,{"i":[{"n":"self"}],"o":{"n":"_mincw"}}],[11,"psize","","Bits 8:9 - Peripheral size",1584,{"i":[{"n":"self"}],"o":{"n":"_psizew"}}],[11,"msize","","Bits 10:11 - Memory size",1584,{"i":[{"n":"self"}],"o":{"n":"_msizew"}}],[11,"pl","","Bits 12:13 - Channel Priority level",1584,{"i":[{"n":"self"}],"o":{"n":"_plw"}}],[11,"mem2mem","","Bit 14 - Memory to memory mode",1584,{"i":[{"n":"self"}],"o":{"n":"_mem2memw"}}],[0,"cndtr7","stm32f103xx::dma1","DMA channel 7 number of data register",null,null],[3,"R","stm32f103xx::dma1::cndtr7","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"NDTR","","Value of the field",null,null],[3,"_NDTW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1585,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1585,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1585,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1585,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cndtr7","Value of the field as raw bits",1586,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1587,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1588,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1588,{"i":[{"n":"self"}],"o":{"n":"ndtr"}}],[11,"reset_value","","Reset value of the register",1589,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1589,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ndt","","Bits 0:15 - Number of data to transfer",1589,{"i":[{"n":"self"}],"o":{"n":"_ndtw"}}],[0,"cpar7","stm32f103xx::dma1","DMA channel 7 peripheral address register",null,null],[3,"R","stm32f103xx::dma1::cpar7","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PAR","","Value of the field",null,null],[3,"_PAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1590,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1590,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1590,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1590,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cpar7","Value of the field as raw bits",1591,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1592,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1593,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pa","","Bits 0:31 - Peripheral address",1593,{"i":[{"n":"self"}],"o":{"n":"par"}}],[11,"reset_value","","Reset value of the register",1594,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1594,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pa","","Bits 0:31 - Peripheral address",1594,{"i":[{"n":"self"}],"o":{"n":"_paw"}}],[0,"cmar7","stm32f103xx::dma1","DMA channel 7 memory address register",null,null],[3,"R","stm32f103xx::dma1::cmar7","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MAR","","Value of the field",null,null],[3,"_MAW","","Proxy",null,null],[11,"modify","stm32f103xx::dma1","Modifies the contents of the register",1595,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1595,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1595,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1595,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dma1::cmar7","Value of the field as raw bits",1596,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1597,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1598,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ma","","Bits 0:31 - Memory address",1598,{"i":[{"n":"self"}],"o":{"n":"mar"}}],[11,"reset_value","","Reset value of the register",1599,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1599,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ma","","Bits 0:31 - Memory address",1599,{"i":[{"n":"self"}],"o":{"n":"_maw"}}],[0,"sdio","stm32f103xx","Secure digital input/output interface",null,null],[3,"RegisterBlock","stm32f103xx::sdio","Register block",null,null],[12,"power","","0x00 - Bits 1:0 = PWRCTRL: Power supply control bits",1600,null],[12,"clkcr","","0x04 - SDI clock control register (SDIO_CLKCR)",1600,null],[12,"arg","","0x08 - Bits 31:0 = : Command argument",1600,null],[12,"cmd","","0x0c - SDIO command register (SDIO_CMD)",1600,null],[12,"respcmd","","0x10 - SDIO command register",1600,null],[12,"respi1","","0x14 - Bits 31:0 = CARDSTATUS1",1600,null],[12,"resp2","","0x18 - Bits 31:0 = CARDSTATUS2",1600,null],[12,"resp3","","0x1c - Bits 31:0 = CARDSTATUS3",1600,null],[12,"resp4","","0x20 - Bits 31:0 = CARDSTATUS4",1600,null],[12,"dtimer","","0x24 - Bits 31:0 = DATATIME: Data timeout period",1600,null],[12,"dlen","","0x28 - Bits 24:0 = DATALENGTH: Data length value",1600,null],[12,"dctrl","","0x2c - SDIO data control register (SDIO_DCTRL)",1600,null],[12,"dcount","","0x30 - Bits 24:0 = DATACOUNT: Data count value",1600,null],[12,"sta","","0x34 - SDIO status register (SDIO_STA)",1600,null],[12,"icr","","0x38 - SDIO interrupt clear register (SDIO_ICR)",1600,null],[12,"mask","","0x3c - SDIO mask register (SDIO_MASK)",1600,null],[12,"fifocnt","","0x48 - Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO",1600,null],[12,"fifo","","0x80 - bits 31:0 = FIFOData: Receive and transmit FIFO data",1600,null],[3,"POWER","","Bits 1:0 = PWRCTRL: Power supply control bits",null,null],[3,"CLKCR","","SDI clock control register (SDIO_CLKCR)",null,null],[3,"ARG","","Bits 31:0 = : Command argument",null,null],[3,"CMD","","SDIO command register (SDIO_CMD)",null,null],[3,"RESPCMD","","SDIO command register",null,null],[3,"RESPI1","","Bits 31:0 = CARDSTATUS1",null,null],[3,"RESP2","","Bits 31:0 = CARDSTATUS2",null,null],[3,"RESP3","","Bits 31:0 = CARDSTATUS3",null,null],[3,"RESP4","","Bits 31:0 = CARDSTATUS4",null,null],[3,"DTIMER","","Bits 31:0 = DATATIME: Data timeout period",null,null],[3,"DLEN","","Bits 24:0 = DATALENGTH: Data length value",null,null],[3,"DCTRL","","SDIO data control register (SDIO_DCTRL)",null,null],[3,"DCOUNT","","Bits 24:0 = DATACOUNT: Data count value",null,null],[3,"STA","","SDIO status register (SDIO_STA)",null,null],[3,"ICR","","SDIO interrupt clear register (SDIO_ICR)",null,null],[3,"MASK","","SDIO mask register (SDIO_MASK)",null,null],[3,"FIFOCNT","","Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO",null,null],[3,"FIFO","","bits 31:0 = FIFOData: Receive and transmit FIFO data",null,null],[0,"power","","Bits 1:0 = PWRCTRL: Power supply control bits",null,null],[3,"R","stm32f103xx::sdio::power","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PWRCTRLR","","Value of the field",null,null],[3,"_PWRCTRLW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1601,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1601,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1601,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1601,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::power","Value of the field as raw bits",1602,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",1603,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1604,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pwrctrl","","Bits 0:1 - PWRCTRL",1604,{"i":[{"n":"self"}],"o":{"n":"pwrctrlr"}}],[11,"reset_value","","Reset value of the register",1605,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1605,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pwrctrl","","Bits 0:1 - PWRCTRL",1605,{"i":[{"n":"self"}],"o":{"n":"_pwrctrlw"}}],[0,"clkcr","stm32f103xx::sdio","SDI clock control register (SDIO_CLKCR)",null,null],[3,"R","stm32f103xx::sdio::clkcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CLKDIVR","","Value of the field",null,null],[3,"CLKENR","","Value of the field",null,null],[3,"PWRSAVR","","Value of the field",null,null],[3,"BYPASSR","","Value of the field",null,null],[3,"WIDBUSR","","Value of the field",null,null],[3,"NEGEDGER","","Value of the field",null,null],[3,"HWFC_ENR","","Value of the field",null,null],[3,"_CLKDIVW","","Proxy",null,null],[3,"_CLKENW","","Proxy",null,null],[3,"_PWRSAVW","","Proxy",null,null],[3,"_BYPASSW","","Proxy",null,null],[3,"_WIDBUSW","","Proxy",null,null],[3,"_NEGEDGEW","","Proxy",null,null],[3,"_HWFC_ENW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1606,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1606,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1606,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1606,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::clkcr","Value of the field as raw bits",1607,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",1608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",1611,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",1612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",1614,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1615,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1616,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1617,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1618,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1619,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1620,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1621,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"clkdiv","","Bits 0:7 - Clock divide factor",1621,{"i":[{"n":"self"}],"o":{"n":"clkdivr"}}],[11,"clken","","Bit 8 - Clock enable bit",1621,{"i":[{"n":"self"}],"o":{"n":"clkenr"}}],[11,"pwrsav","","Bit 9 - Power saving configuration bit",1621,{"i":[{"n":"self"}],"o":{"n":"pwrsavr"}}],[11,"bypass","","Bit 10 - Clock divider bypass enable bit",1621,{"i":[{"n":"self"}],"o":{"n":"bypassr"}}],[11,"widbus","","Bits 11:12 - Wide bus mode enable bit",1621,{"i":[{"n":"self"}],"o":{"n":"widbusr"}}],[11,"negedge","","Bit 13 - SDIO_CK dephasing selection bit",1621,{"i":[{"n":"self"}],"o":{"n":"negedger"}}],[11,"hwfc_en","","Bit 14 - HW Flow Control enable",1621,{"i":[{"n":"self"}],"o":{"n":"hwfc_enr"}}],[11,"reset_value","","Reset value of the register",1622,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1622,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"clkdiv","","Bits 0:7 - Clock divide factor",1622,{"i":[{"n":"self"}],"o":{"n":"_clkdivw"}}],[11,"clken","","Bit 8 - Clock enable bit",1622,{"i":[{"n":"self"}],"o":{"n":"_clkenw"}}],[11,"pwrsav","","Bit 9 - Power saving configuration bit",1622,{"i":[{"n":"self"}],"o":{"n":"_pwrsavw"}}],[11,"bypass","","Bit 10 - Clock divider bypass enable bit",1622,{"i":[{"n":"self"}],"o":{"n":"_bypassw"}}],[11,"widbus","","Bits 11:12 - Wide bus mode enable bit",1622,{"i":[{"n":"self"}],"o":{"n":"_widbusw"}}],[11,"negedge","","Bit 13 - SDIO_CK dephasing selection bit",1622,{"i":[{"n":"self"}],"o":{"n":"_negedgew"}}],[11,"hwfc_en","","Bit 14 - HW Flow Control enable",1622,{"i":[{"n":"self"}],"o":{"n":"_hwfc_enw"}}],[0,"arg","stm32f103xx::sdio","Bits 31:0 = : Command argument",null,null],[3,"R","stm32f103xx::sdio::arg","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CMDARGR","","Value of the field",null,null],[3,"_CMDARGW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1623,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1623,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1623,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1623,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::arg","Value of the field as raw bits",1624,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1625,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1626,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cmdarg","","Bits 0:31 - Command argument",1626,{"i":[{"n":"self"}],"o":{"n":"cmdargr"}}],[11,"reset_value","","Reset value of the register",1627,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1627,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cmdarg","","Bits 0:31 - Command argument",1627,{"i":[{"n":"self"}],"o":{"n":"_cmdargw"}}],[0,"cmd","stm32f103xx::sdio","SDIO command register (SDIO_CMD)",null,null],[3,"R","stm32f103xx::sdio::cmd","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CMDINDEXR","","Value of the field",null,null],[3,"WAITRESPR","","Value of the field",null,null],[3,"WAITINTR","","Value of the field",null,null],[3,"WAITPENDR","","Value of the field",null,null],[3,"CPSMENR","","Value of the field",null,null],[3,"SDIOSUSPENDR","","Value of the field",null,null],[3,"ENCMDCOMPLR","","Value of the field",null,null],[3,"NIENR","","Value of the field",null,null],[3,"CE_ATACMDR","","Value of the field",null,null],[3,"_CMDINDEXW","","Proxy",null,null],[3,"_WAITRESPW","","Proxy",null,null],[3,"_WAITINTW","","Proxy",null,null],[3,"_WAITPENDW","","Proxy",null,null],[3,"_CPSMENW","","Proxy",null,null],[3,"_SDIOSUSPENDW","","Proxy",null,null],[3,"_ENCMDCOMPLW","","Proxy",null,null],[3,"_NIENW","","Proxy",null,null],[3,"_CE_ATACMDW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1628,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1628,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1628,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1628,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::cmd","Value of the field as raw bits",1629,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",1630,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",1631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1637,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",1638,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1639,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1641,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1642,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1643,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1644,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1645,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1646,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1647,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cmdindex","","Bits 0:5 - CMDINDEX",1647,{"i":[{"n":"self"}],"o":{"n":"cmdindexr"}}],[11,"waitresp","","Bits 6:7 - WAITRESP",1647,{"i":[{"n":"self"}],"o":{"n":"waitrespr"}}],[11,"waitint","","Bit 8 - WAITINT",1647,{"i":[{"n":"self"}],"o":{"n":"waitintr"}}],[11,"waitpend","","Bit 9 - WAITPEND",1647,{"i":[{"n":"self"}],"o":{"n":"waitpendr"}}],[11,"cpsmen","","Bit 10 - CPSMEN",1647,{"i":[{"n":"self"}],"o":{"n":"cpsmenr"}}],[11,"sdiosuspend","","Bit 11 - SDIOSuspend",1647,{"i":[{"n":"self"}],"o":{"n":"sdiosuspendr"}}],[11,"encmdcompl","","Bit 12 - ENCMDcompl",1647,{"i":[{"n":"self"}],"o":{"n":"encmdcomplr"}}],[11,"n_ien","","Bit 13 - nIEN",1647,{"i":[{"n":"self"}],"o":{"n":"nienr"}}],[11,"ce_atacmd","","Bit 14 - CE_ATACMD",1647,{"i":[{"n":"self"}],"o":{"n":"ce_atacmdr"}}],[11,"reset_value","","Reset value of the register",1648,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1648,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cmdindex","","Bits 0:5 - CMDINDEX",1648,{"i":[{"n":"self"}],"o":{"n":"_cmdindexw"}}],[11,"waitresp","","Bits 6:7 - WAITRESP",1648,{"i":[{"n":"self"}],"o":{"n":"_waitrespw"}}],[11,"waitint","","Bit 8 - WAITINT",1648,{"i":[{"n":"self"}],"o":{"n":"_waitintw"}}],[11,"waitpend","","Bit 9 - WAITPEND",1648,{"i":[{"n":"self"}],"o":{"n":"_waitpendw"}}],[11,"cpsmen","","Bit 10 - CPSMEN",1648,{"i":[{"n":"self"}],"o":{"n":"_cpsmenw"}}],[11,"sdiosuspend","","Bit 11 - SDIOSuspend",1648,{"i":[{"n":"self"}],"o":{"n":"_sdiosuspendw"}}],[11,"encmdcompl","","Bit 12 - ENCMDcompl",1648,{"i":[{"n":"self"}],"o":{"n":"_encmdcomplw"}}],[11,"n_ien","","Bit 13 - nIEN",1648,{"i":[{"n":"self"}],"o":{"n":"_nienw"}}],[11,"ce_atacmd","","Bit 14 - CE_ATACMD",1648,{"i":[{"n":"self"}],"o":{"n":"_ce_atacmdw"}}],[0,"respcmd","stm32f103xx::sdio","SDIO command register",null,null],[3,"R","stm32f103xx::sdio::respcmd","Value read from the register",null,null],[3,"RESPCMDR","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1649,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::respcmd","Value of the field as raw bits",1650,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",1651,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"respcmd","","Bits 0:5 - RESPCMD",1651,{"i":[{"n":"self"}],"o":{"n":"respcmdr"}}],[0,"respi1","stm32f103xx::sdio","Bits 31:0 = CARDSTATUS1",null,null],[3,"R","stm32f103xx::sdio::respi1","Value read from the register",null,null],[3,"CARDSTATUS1R","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1652,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::respi1","Value of the field as raw bits",1653,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1654,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cardstatus1","","Bits 0:31 - CARDSTATUS1",1654,{"i":[{"n":"self"}],"o":{"n":"cardstatus1r"}}],[0,"resp2","stm32f103xx::sdio","Bits 31:0 = CARDSTATUS2",null,null],[3,"R","stm32f103xx::sdio::resp2","Value read from the register",null,null],[3,"CARDSTATUS2R","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1655,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::resp2","Value of the field as raw bits",1656,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1657,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cardstatus2","","Bits 0:31 - CARDSTATUS2",1657,{"i":[{"n":"self"}],"o":{"n":"cardstatus2r"}}],[0,"resp3","stm32f103xx::sdio","Bits 31:0 = CARDSTATUS3",null,null],[3,"R","stm32f103xx::sdio::resp3","Value read from the register",null,null],[3,"CARDSTATUS3R","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1658,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::resp3","Value of the field as raw bits",1659,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1660,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cardstatus3","","Bits 0:31 - CARDSTATUS3",1660,{"i":[{"n":"self"}],"o":{"n":"cardstatus3r"}}],[0,"resp4","stm32f103xx::sdio","Bits 31:0 = CARDSTATUS4",null,null],[3,"R","stm32f103xx::sdio::resp4","Value read from the register",null,null],[3,"CARDSTATUS4R","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1661,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::resp4","Value of the field as raw bits",1662,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1663,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cardstatus4","","Bits 0:31 - CARDSTATUS4",1663,{"i":[{"n":"self"}],"o":{"n":"cardstatus4r"}}],[0,"dtimer","stm32f103xx::sdio","Bits 31:0 = DATATIME: Data timeout period",null,null],[3,"R","stm32f103xx::sdio::dtimer","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATATIMER","","Value of the field",null,null],[3,"_DATATIMEW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1664,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1664,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1664,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1664,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::dtimer","Value of the field as raw bits",1665,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1666,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1667,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"datatime","","Bits 0:31 - Data timeout period",1667,{"i":[{"n":"self"}],"o":{"n":"datatimer"}}],[11,"reset_value","","Reset value of the register",1668,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1668,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"datatime","","Bits 0:31 - Data timeout period",1668,{"i":[{"n":"self"}],"o":{"n":"_datatimew"}}],[0,"dlen","stm32f103xx::sdio","Bits 24:0 = DATALENGTH: Data length value",null,null],[3,"R","stm32f103xx::sdio::dlen","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATALENGTHR","","Value of the field",null,null],[3,"_DATALENGTHW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1669,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1669,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1669,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1669,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::dlen","Value of the field as raw bits",1670,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1671,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1672,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"datalength","","Bits 0:24 - Data length value",1672,{"i":[{"n":"self"}],"o":{"n":"datalengthr"}}],[11,"reset_value","","Reset value of the register",1673,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1673,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"datalength","","Bits 0:24 - Data length value",1673,{"i":[{"n":"self"}],"o":{"n":"_datalengthw"}}],[0,"dctrl","stm32f103xx::sdio","SDIO data control register (SDIO_DCTRL)",null,null],[3,"R","stm32f103xx::sdio::dctrl","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DTENR","","Value of the field",null,null],[3,"DTDIRR","","Value of the field",null,null],[3,"DTMODER","","Value of the field",null,null],[3,"DMAENR","","Value of the field",null,null],[3,"DBLOCKSIZER","","Value of the field",null,null],[3,"PWSTARTR","","Value of the field",null,null],[3,"PWSTOPR","","Value of the field",null,null],[3,"RWMODR","","Value of the field",null,null],[3,"SDIOENR","","Value of the field",null,null],[3,"_DTENW","","Proxy",null,null],[3,"_DTDIRW","","Proxy",null,null],[3,"_DTMODEW","","Proxy",null,null],[3,"_DMAENW","","Proxy",null,null],[3,"_DBLOCKSIZEW","","Proxy",null,null],[3,"_PWSTARTW","","Proxy",null,null],[3,"_PWSTOPW","","Proxy",null,null],[3,"_RWMODW","","Proxy",null,null],[3,"_SDIOENW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1674,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1674,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1674,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1674,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::sdio::dctrl","Value of the field as raw bits",1675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",1679,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",1680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1684,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1685,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1686,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1687,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",1688,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1689,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1690,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1691,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1692,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1693,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dten","","Bit 0 - DTEN",1693,{"i":[{"n":"self"}],"o":{"n":"dtenr"}}],[11,"dtdir","","Bit 1 - DTDIR",1693,{"i":[{"n":"self"}],"o":{"n":"dtdirr"}}],[11,"dtmode","","Bit 2 - DTMODE",1693,{"i":[{"n":"self"}],"o":{"n":"dtmoder"}}],[11,"dmaen","","Bit 3 - DMAEN",1693,{"i":[{"n":"self"}],"o":{"n":"dmaenr"}}],[11,"dblocksize","","Bits 4:7 - DBLOCKSIZE",1693,{"i":[{"n":"self"}],"o":{"n":"dblocksizer"}}],[11,"pwstart","","Bit 8 - PWSTART",1693,{"i":[{"n":"self"}],"o":{"n":"pwstartr"}}],[11,"pwstop","","Bit 9 - PWSTOP",1693,{"i":[{"n":"self"}],"o":{"n":"pwstopr"}}],[11,"rwmod","","Bit 10 - RWMOD",1693,{"i":[{"n":"self"}],"o":{"n":"rwmodr"}}],[11,"sdioen","","Bit 11 - SDIOEN",1693,{"i":[{"n":"self"}],"o":{"n":"sdioenr"}}],[11,"reset_value","","Reset value of the register",1694,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1694,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dten","","Bit 0 - DTEN",1694,{"i":[{"n":"self"}],"o":{"n":"_dtenw"}}],[11,"dtdir","","Bit 1 - DTDIR",1694,{"i":[{"n":"self"}],"o":{"n":"_dtdirw"}}],[11,"dtmode","","Bit 2 - DTMODE",1694,{"i":[{"n":"self"}],"o":{"n":"_dtmodew"}}],[11,"dmaen","","Bit 3 - DMAEN",1694,{"i":[{"n":"self"}],"o":{"n":"_dmaenw"}}],[11,"dblocksize","","Bits 4:7 - DBLOCKSIZE",1694,{"i":[{"n":"self"}],"o":{"n":"_dblocksizew"}}],[11,"pwstart","","Bit 8 - PWSTART",1694,{"i":[{"n":"self"}],"o":{"n":"_pwstartw"}}],[11,"pwstop","","Bit 9 - PWSTOP",1694,{"i":[{"n":"self"}],"o":{"n":"_pwstopw"}}],[11,"rwmod","","Bit 10 - RWMOD",1694,{"i":[{"n":"self"}],"o":{"n":"_rwmodw"}}],[11,"sdioen","","Bit 11 - SDIOEN",1694,{"i":[{"n":"self"}],"o":{"n":"_sdioenw"}}],[0,"dcount","stm32f103xx::sdio","Bits 24:0 = DATACOUNT: Data count value",null,null],[3,"R","stm32f103xx::sdio::dcount","Value read from the register",null,null],[3,"DATACOUNTR","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1695,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::dcount","Value of the field as raw bits",1696,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1697,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"datacount","","Bits 0:24 - Data count value",1697,{"i":[{"n":"self"}],"o":{"n":"datacountr"}}],[0,"sta","stm32f103xx::sdio","SDIO status register (SDIO_STA)",null,null],[3,"R","stm32f103xx::sdio::sta","Value read from the register",null,null],[3,"CCRCFAILR","","Value of the field",null,null],[3,"DCRCFAILR","","Value of the field",null,null],[3,"CTIMEOUTR","","Value of the field",null,null],[3,"DTIMEOUTR","","Value of the field",null,null],[3,"TXUNDERRR","","Value of the field",null,null],[3,"RXOVERRR","","Value of the field",null,null],[3,"CMDRENDR","","Value of the field",null,null],[3,"CMDSENTR","","Value of the field",null,null],[3,"DATAENDR","","Value of the field",null,null],[3,"STBITERRR","","Value of the field",null,null],[3,"DBCKENDR","","Value of the field",null,null],[3,"CMDACTR","","Value of the field",null,null],[3,"TXACTR","","Value of the field",null,null],[3,"RXACTR","","Value of the field",null,null],[3,"TXFIFOHER","","Value of the field",null,null],[3,"RXFIFOHFR","","Value of the field",null,null],[3,"TXFIFOFR","","Value of the field",null,null],[3,"RXFIFOFR","","Value of the field",null,null],[3,"TXFIFOER","","Value of the field",null,null],[3,"RXFIFOER","","Value of the field",null,null],[3,"TXDAVLR","","Value of the field",null,null],[3,"RXDAVLR","","Value of the field",null,null],[3,"SDIOITR","","Value of the field",null,null],[3,"CEATAENDR","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1698,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bit","stm32f103xx::sdio::sta","Value of the field as raw bits",1699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1701,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1702,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1703,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1703,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1703,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1705,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1705,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1705,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1706,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1706,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1706,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1707,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1707,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1707,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1708,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1708,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1708,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1709,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1709,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1709,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1710,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1710,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1710,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1711,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1714,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1715,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1716,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1718,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",1723,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccrcfail","","Bit 0 - CCRCFAIL",1723,{"i":[{"n":"self"}],"o":{"n":"ccrcfailr"}}],[11,"dcrcfail","","Bit 1 - DCRCFAIL",1723,{"i":[{"n":"self"}],"o":{"n":"dcrcfailr"}}],[11,"ctimeout","","Bit 2 - CTIMEOUT",1723,{"i":[{"n":"self"}],"o":{"n":"ctimeoutr"}}],[11,"dtimeout","","Bit 3 - DTIMEOUT",1723,{"i":[{"n":"self"}],"o":{"n":"dtimeoutr"}}],[11,"txunderr","","Bit 4 - TXUNDERR",1723,{"i":[{"n":"self"}],"o":{"n":"txunderrr"}}],[11,"rxoverr","","Bit 5 - RXOVERR",1723,{"i":[{"n":"self"}],"o":{"n":"rxoverrr"}}],[11,"cmdrend","","Bit 6 - CMDREND",1723,{"i":[{"n":"self"}],"o":{"n":"cmdrendr"}}],[11,"cmdsent","","Bit 7 - CMDSENT",1723,{"i":[{"n":"self"}],"o":{"n":"cmdsentr"}}],[11,"dataend","","Bit 8 - DATAEND",1723,{"i":[{"n":"self"}],"o":{"n":"dataendr"}}],[11,"stbiterr","","Bit 9 - STBITERR",1723,{"i":[{"n":"self"}],"o":{"n":"stbiterrr"}}],[11,"dbckend","","Bit 10 - DBCKEND",1723,{"i":[{"n":"self"}],"o":{"n":"dbckendr"}}],[11,"cmdact","","Bit 11 - CMDACT",1723,{"i":[{"n":"self"}],"o":{"n":"cmdactr"}}],[11,"txact","","Bit 12 - TXACT",1723,{"i":[{"n":"self"}],"o":{"n":"txactr"}}],[11,"rxact","","Bit 13 - RXACT",1723,{"i":[{"n":"self"}],"o":{"n":"rxactr"}}],[11,"txfifohe","","Bit 14 - TXFIFOHE",1723,{"i":[{"n":"self"}],"o":{"n":"txfifoher"}}],[11,"rxfifohf","","Bit 15 - RXFIFOHF",1723,{"i":[{"n":"self"}],"o":{"n":"rxfifohfr"}}],[11,"txfifof","","Bit 16 - TXFIFOF",1723,{"i":[{"n":"self"}],"o":{"n":"txfifofr"}}],[11,"rxfifof","","Bit 17 - RXFIFOF",1723,{"i":[{"n":"self"}],"o":{"n":"rxfifofr"}}],[11,"txfifoe","","Bit 18 - TXFIFOE",1723,{"i":[{"n":"self"}],"o":{"n":"txfifoer"}}],[11,"rxfifoe","","Bit 19 - RXFIFOE",1723,{"i":[{"n":"self"}],"o":{"n":"rxfifoer"}}],[11,"txdavl","","Bit 20 - TXDAVL",1723,{"i":[{"n":"self"}],"o":{"n":"txdavlr"}}],[11,"rxdavl","","Bit 21 - RXDAVL",1723,{"i":[{"n":"self"}],"o":{"n":"rxdavlr"}}],[11,"sdioit","","Bit 22 - SDIOIT",1723,{"i":[{"n":"self"}],"o":{"n":"sdioitr"}}],[11,"ceataend","","Bit 23 - CEATAEND",1723,{"i":[{"n":"self"}],"o":{"n":"ceataendr"}}],[0,"icr","stm32f103xx::sdio","SDIO interrupt clear register (SDIO_ICR)",null,null],[3,"R","stm32f103xx::sdio::icr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCRCFAILCR","","Value of the field",null,null],[3,"DCRCFAILCR","","Value of the field",null,null],[3,"CTIMEOUTCR","","Value of the field",null,null],[3,"DTIMEOUTCR","","Value of the field",null,null],[3,"TXUNDERRCR","","Value of the field",null,null],[3,"RXOVERRCR","","Value of the field",null,null],[3,"CMDRENDCR","","Value of the field",null,null],[3,"CMDSENTCR","","Value of the field",null,null],[3,"DATAENDCR","","Value of the field",null,null],[3,"STBITERRCR","","Value of the field",null,null],[3,"DBCKENDCR","","Value of the field",null,null],[3,"SDIOITCR","","Value of the field",null,null],[3,"CEATAENDCR","","Value of the field",null,null],[3,"_CCRCFAILCW","","Proxy",null,null],[3,"_DCRCFAILCW","","Proxy",null,null],[3,"_CTIMEOUTCW","","Proxy",null,null],[3,"_DTIMEOUTCW","","Proxy",null,null],[3,"_TXUNDERRCW","","Proxy",null,null],[3,"_RXOVERRCW","","Proxy",null,null],[3,"_CMDRENDCW","","Proxy",null,null],[3,"_CMDSENTCW","","Proxy",null,null],[3,"_DATAENDCW","","Proxy",null,null],[3,"_STBITERRCW","","Proxy",null,null],[3,"_DBCKENDCW","","Proxy",null,null],[3,"_SDIOITCW","","Proxy",null,null],[3,"_CEATAENDCW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1724,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1724,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1724,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1724,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::sdio::icr","Value of the field as raw bits",1725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1738,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1739,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1740,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1741,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1742,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1743,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1744,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1745,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1746,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1746,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1747,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1747,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1748,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1748,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1749,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1750,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1751,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccrcfailc","","Bit 0 - CCRCFAILC",1751,{"i":[{"n":"self"}],"o":{"n":"ccrcfailcr"}}],[11,"dcrcfailc","","Bit 1 - DCRCFAILC",1751,{"i":[{"n":"self"}],"o":{"n":"dcrcfailcr"}}],[11,"ctimeoutc","","Bit 2 - CTIMEOUTC",1751,{"i":[{"n":"self"}],"o":{"n":"ctimeoutcr"}}],[11,"dtimeoutc","","Bit 3 - DTIMEOUTC",1751,{"i":[{"n":"self"}],"o":{"n":"dtimeoutcr"}}],[11,"txunderrc","","Bit 4 - TXUNDERRC",1751,{"i":[{"n":"self"}],"o":{"n":"txunderrcr"}}],[11,"rxoverrc","","Bit 5 - RXOVERRC",1751,{"i":[{"n":"self"}],"o":{"n":"rxoverrcr"}}],[11,"cmdrendc","","Bit 6 - CMDRENDC",1751,{"i":[{"n":"self"}],"o":{"n":"cmdrendcr"}}],[11,"cmdsentc","","Bit 7 - CMDSENTC",1751,{"i":[{"n":"self"}],"o":{"n":"cmdsentcr"}}],[11,"dataendc","","Bit 8 - DATAENDC",1751,{"i":[{"n":"self"}],"o":{"n":"dataendcr"}}],[11,"stbiterrc","","Bit 9 - STBITERRC",1751,{"i":[{"n":"self"}],"o":{"n":"stbiterrcr"}}],[11,"dbckendc","","Bit 10 - DBCKENDC",1751,{"i":[{"n":"self"}],"o":{"n":"dbckendcr"}}],[11,"sdioitc","","Bit 22 - SDIOITC",1751,{"i":[{"n":"self"}],"o":{"n":"sdioitcr"}}],[11,"ceataendc","","Bit 23 - CEATAENDC",1751,{"i":[{"n":"self"}],"o":{"n":"ceataendcr"}}],[11,"reset_value","","Reset value of the register",1752,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1752,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccrcfailc","","Bit 0 - CCRCFAILC",1752,{"i":[{"n":"self"}],"o":{"n":"_ccrcfailcw"}}],[11,"dcrcfailc","","Bit 1 - DCRCFAILC",1752,{"i":[{"n":"self"}],"o":{"n":"_dcrcfailcw"}}],[11,"ctimeoutc","","Bit 2 - CTIMEOUTC",1752,{"i":[{"n":"self"}],"o":{"n":"_ctimeoutcw"}}],[11,"dtimeoutc","","Bit 3 - DTIMEOUTC",1752,{"i":[{"n":"self"}],"o":{"n":"_dtimeoutcw"}}],[11,"txunderrc","","Bit 4 - TXUNDERRC",1752,{"i":[{"n":"self"}],"o":{"n":"_txunderrcw"}}],[11,"rxoverrc","","Bit 5 - RXOVERRC",1752,{"i":[{"n":"self"}],"o":{"n":"_rxoverrcw"}}],[11,"cmdrendc","","Bit 6 - CMDRENDC",1752,{"i":[{"n":"self"}],"o":{"n":"_cmdrendcw"}}],[11,"cmdsentc","","Bit 7 - CMDSENTC",1752,{"i":[{"n":"self"}],"o":{"n":"_cmdsentcw"}}],[11,"dataendc","","Bit 8 - DATAENDC",1752,{"i":[{"n":"self"}],"o":{"n":"_dataendcw"}}],[11,"stbiterrc","","Bit 9 - STBITERRC",1752,{"i":[{"n":"self"}],"o":{"n":"_stbiterrcw"}}],[11,"dbckendc","","Bit 10 - DBCKENDC",1752,{"i":[{"n":"self"}],"o":{"n":"_dbckendcw"}}],[11,"sdioitc","","Bit 22 - SDIOITC",1752,{"i":[{"n":"self"}],"o":{"n":"_sdioitcw"}}],[11,"ceataendc","","Bit 23 - CEATAENDC",1752,{"i":[{"n":"self"}],"o":{"n":"_ceataendcw"}}],[0,"mask","stm32f103xx::sdio","SDIO mask register (SDIO_MASK)",null,null],[3,"R","stm32f103xx::sdio::mask","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCRCFAILIER","","Value of the field",null,null],[3,"DCRCFAILIER","","Value of the field",null,null],[3,"CTIMEOUTIER","","Value of the field",null,null],[3,"DTIMEOUTIER","","Value of the field",null,null],[3,"TXUNDERRIER","","Value of the field",null,null],[3,"RXOVERRIER","","Value of the field",null,null],[3,"CMDRENDIER","","Value of the field",null,null],[3,"CMDSENTIER","","Value of the field",null,null],[3,"DATAENDIER","","Value of the field",null,null],[3,"STBITERRIER","","Value of the field",null,null],[3,"DBACKENDIER","","Value of the field",null,null],[3,"CMDACTIER","","Value of the field",null,null],[3,"TXACTIER","","Value of the field",null,null],[3,"RXACTIER","","Value of the field",null,null],[3,"TXFIFOHEIER","","Value of the field",null,null],[3,"RXFIFOHFIER","","Value of the field",null,null],[3,"TXFIFOFIER","","Value of the field",null,null],[3,"RXFIFOFIER","","Value of the field",null,null],[3,"TXFIFOEIER","","Value of the field",null,null],[3,"RXFIFOEIER","","Value of the field",null,null],[3,"TXDAVLIER","","Value of the field",null,null],[3,"RXDAVLIER","","Value of the field",null,null],[3,"SDIOITIER","","Value of the field",null,null],[3,"CEATENDIER","","Value of the field",null,null],[3,"_CCRCFAILIEW","","Proxy",null,null],[3,"_DCRCFAILIEW","","Proxy",null,null],[3,"_CTIMEOUTIEW","","Proxy",null,null],[3,"_DTIMEOUTIEW","","Proxy",null,null],[3,"_TXUNDERRIEW","","Proxy",null,null],[3,"_RXOVERRIEW","","Proxy",null,null],[3,"_CMDRENDIEW","","Proxy",null,null],[3,"_CMDSENTIEW","","Proxy",null,null],[3,"_DATAENDIEW","","Proxy",null,null],[3,"_STBITERRIEW","","Proxy",null,null],[3,"_DBACKENDIEW","","Proxy",null,null],[3,"_CMDACTIEW","","Proxy",null,null],[3,"_TXACTIEW","","Proxy",null,null],[3,"_RXACTIEW","","Proxy",null,null],[3,"_TXFIFOHEIEW","","Proxy",null,null],[3,"_RXFIFOHFIEW","","Proxy",null,null],[3,"_TXFIFOFIEW","","Proxy",null,null],[3,"_RXFIFOFIEW","","Proxy",null,null],[3,"_TXFIFOEIEW","","Proxy",null,null],[3,"_RXFIFOEIEW","","Proxy",null,null],[3,"_TXDAVLIEW","","Proxy",null,null],[3,"_RXDAVLIEW","","Proxy",null,null],[3,"_SDIOITIEW","","Proxy",null,null],[3,"_CEATENDIEW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1753,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1753,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1753,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1753,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::sdio::mask","Value of the field as raw bits",1754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1757,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1757,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1757,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1766,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1766,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1766,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1778,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1779,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1780,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1781,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1782,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1783,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1784,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1785,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1786,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1787,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1788,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1788,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1788,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1789,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1789,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1789,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1790,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1790,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1790,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1791,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1791,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1791,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1792,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1792,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1792,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1793,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1794,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1795,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1796,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1797,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1797,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1797,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1798,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1798,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1798,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1799,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1799,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1799,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1800,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1800,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1800,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1801,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1801,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1801,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1802,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccrcfailie","","Bit 0 - CCRCFAILIE",1802,{"i":[{"n":"self"}],"o":{"n":"ccrcfailier"}}],[11,"dcrcfailie","","Bit 1 - DCRCFAILIE",1802,{"i":[{"n":"self"}],"o":{"n":"dcrcfailier"}}],[11,"ctimeoutie","","Bit 2 - CTIMEOUTIE",1802,{"i":[{"n":"self"}],"o":{"n":"ctimeoutier"}}],[11,"dtimeoutie","","Bit 3 - DTIMEOUTIE",1802,{"i":[{"n":"self"}],"o":{"n":"dtimeoutier"}}],[11,"txunderrie","","Bit 4 - TXUNDERRIE",1802,{"i":[{"n":"self"}],"o":{"n":"txunderrier"}}],[11,"rxoverrie","","Bit 5 - RXOVERRIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxoverrier"}}],[11,"cmdrendie","","Bit 6 - CMDRENDIE",1802,{"i":[{"n":"self"}],"o":{"n":"cmdrendier"}}],[11,"cmdsentie","","Bit 7 - CMDSENTIE",1802,{"i":[{"n":"self"}],"o":{"n":"cmdsentier"}}],[11,"dataendie","","Bit 8 - DATAENDIE",1802,{"i":[{"n":"self"}],"o":{"n":"dataendier"}}],[11,"stbiterrie","","Bit 9 - STBITERRIE",1802,{"i":[{"n":"self"}],"o":{"n":"stbiterrier"}}],[11,"dbackendie","","Bit 10 - DBACKENDIE",1802,{"i":[{"n":"self"}],"o":{"n":"dbackendier"}}],[11,"cmdactie","","Bit 11 - CMDACTIE",1802,{"i":[{"n":"self"}],"o":{"n":"cmdactier"}}],[11,"txactie","","Bit 12 - TXACTIE",1802,{"i":[{"n":"self"}],"o":{"n":"txactier"}}],[11,"rxactie","","Bit 13 - RXACTIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxactier"}}],[11,"txfifoheie","","Bit 14 - TXFIFOHEIE",1802,{"i":[{"n":"self"}],"o":{"n":"txfifoheier"}}],[11,"rxfifohfie","","Bit 15 - RXFIFOHFIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxfifohfier"}}],[11,"txfifofie","","Bit 16 - TXFIFOFIE",1802,{"i":[{"n":"self"}],"o":{"n":"txfifofier"}}],[11,"rxfifofie","","Bit 17 - RXFIFOFIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxfifofier"}}],[11,"txfifoeie","","Bit 18 - TXFIFOEIE",1802,{"i":[{"n":"self"}],"o":{"n":"txfifoeier"}}],[11,"rxfifoeie","","Bit 19 - RXFIFOEIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxfifoeier"}}],[11,"txdavlie","","Bit 20 - TXDAVLIE",1802,{"i":[{"n":"self"}],"o":{"n":"txdavlier"}}],[11,"rxdavlie","","Bit 21 - RXDAVLIE",1802,{"i":[{"n":"self"}],"o":{"n":"rxdavlier"}}],[11,"sdioitie","","Bit 22 - SDIOITIE",1802,{"i":[{"n":"self"}],"o":{"n":"sdioitier"}}],[11,"ceatendie","","Bit 23 - CEATENDIE",1802,{"i":[{"n":"self"}],"o":{"n":"ceatendier"}}],[11,"reset_value","","Reset value of the register",1803,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1803,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccrcfailie","","Bit 0 - CCRCFAILIE",1803,{"i":[{"n":"self"}],"o":{"n":"_ccrcfailiew"}}],[11,"dcrcfailie","","Bit 1 - DCRCFAILIE",1803,{"i":[{"n":"self"}],"o":{"n":"_dcrcfailiew"}}],[11,"ctimeoutie","","Bit 2 - CTIMEOUTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_ctimeoutiew"}}],[11,"dtimeoutie","","Bit 3 - DTIMEOUTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_dtimeoutiew"}}],[11,"txunderrie","","Bit 4 - TXUNDERRIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txunderriew"}}],[11,"rxoverrie","","Bit 5 - RXOVERRIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxoverriew"}}],[11,"cmdrendie","","Bit 6 - CMDRENDIE",1803,{"i":[{"n":"self"}],"o":{"n":"_cmdrendiew"}}],[11,"cmdsentie","","Bit 7 - CMDSENTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_cmdsentiew"}}],[11,"dataendie","","Bit 8 - DATAENDIE",1803,{"i":[{"n":"self"}],"o":{"n":"_dataendiew"}}],[11,"stbiterrie","","Bit 9 - STBITERRIE",1803,{"i":[{"n":"self"}],"o":{"n":"_stbiterriew"}}],[11,"dbackendie","","Bit 10 - DBACKENDIE",1803,{"i":[{"n":"self"}],"o":{"n":"_dbackendiew"}}],[11,"cmdactie","","Bit 11 - CMDACTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_cmdactiew"}}],[11,"txactie","","Bit 12 - TXACTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txactiew"}}],[11,"rxactie","","Bit 13 - RXACTIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxactiew"}}],[11,"txfifoheie","","Bit 14 - TXFIFOHEIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txfifoheiew"}}],[11,"rxfifohfie","","Bit 15 - RXFIFOHFIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxfifohfiew"}}],[11,"txfifofie","","Bit 16 - TXFIFOFIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txfifofiew"}}],[11,"rxfifofie","","Bit 17 - RXFIFOFIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxfifofiew"}}],[11,"txfifoeie","","Bit 18 - TXFIFOEIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txfifoeiew"}}],[11,"rxfifoeie","","Bit 19 - RXFIFOEIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxfifoeiew"}}],[11,"txdavlie","","Bit 20 - TXDAVLIE",1803,{"i":[{"n":"self"}],"o":{"n":"_txdavliew"}}],[11,"rxdavlie","","Bit 21 - RXDAVLIE",1803,{"i":[{"n":"self"}],"o":{"n":"_rxdavliew"}}],[11,"sdioitie","","Bit 22 - SDIOITIE",1803,{"i":[{"n":"self"}],"o":{"n":"_sdioitiew"}}],[11,"ceatendie","","Bit 23 - CEATENDIE",1803,{"i":[{"n":"self"}],"o":{"n":"_ceatendiew"}}],[0,"fifocnt","stm32f103xx::sdio","Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO",null,null],[3,"R","stm32f103xx::sdio::fifocnt","Value read from the register",null,null],[3,"FIF0COUNTR","","Value of the field",null,null],[11,"read","stm32f103xx::sdio","Reads the contents of the register",1804,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::sdio::fifocnt","Value of the field as raw bits",1805,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",1806,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fif0count","","Bits 0:23 - FIF0COUNT",1806,{"i":[{"n":"self"}],"o":{"n":"fif0countr"}}],[0,"fifo","stm32f103xx::sdio","bits 31:0 = FIFOData: Receive and transmit FIFO data",null,null],[3,"R","stm32f103xx::sdio::fifo","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FIFODATAR","","Value of the field",null,null],[3,"_FIFODATAW","","Proxy",null,null],[11,"modify","stm32f103xx::sdio","Modifies the contents of the register",1807,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1807,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1807,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1807,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::sdio::fifo","Value of the field as raw bits",1808,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",1809,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1810,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fifodata","","Bits 0:31 - FIFOData",1810,{"i":[{"n":"self"}],"o":{"n":"fifodatar"}}],[11,"reset_value","","Reset value of the register",1811,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1811,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fifodata","","Bits 0:31 - FIFOData",1811,{"i":[{"n":"self"}],"o":{"n":"_fifodataw"}}],[0,"rtc","stm32f103xx","Real time clock",null,null],[3,"RegisterBlock","stm32f103xx::rtc","Register block",null,null],[12,"crh","","0x00 - RTC Control Register High",1812,null],[12,"crl","","0x04 - RTC Control Register Low",1812,null],[12,"prlh","","0x08 - RTC Prescaler Load Register High",1812,null],[12,"prll","","0x0c - RTC Prescaler Load Register Low",1812,null],[12,"divh","","0x10 - RTC Prescaler Divider Register High",1812,null],[12,"divl","","0x14 - RTC Prescaler Divider Register Low",1812,null],[12,"cnth","","0x18 - RTC Counter Register High",1812,null],[12,"cntl","","0x1c - RTC Counter Register Low",1812,null],[12,"alrh","","0x20 - RTC Alarm Register High",1812,null],[12,"alrl","","0x24 - RTC Alarm Register Low",1812,null],[3,"CRH","","RTC Control Register High",null,null],[3,"CRL","","RTC Control Register Low",null,null],[3,"PRLH","","RTC Prescaler Load Register High",null,null],[3,"PRLL","","RTC Prescaler Load Register Low",null,null],[3,"DIVH","","RTC Prescaler Divider Register High",null,null],[3,"DIVL","","RTC Prescaler Divider Register Low",null,null],[3,"CNTH","","RTC Counter Register High",null,null],[3,"CNTL","","RTC Counter Register Low",null,null],[3,"ALRH","","RTC Alarm Register High",null,null],[3,"ALRL","","RTC Alarm Register Low",null,null],[0,"crh","","RTC Control Register High",null,null],[3,"R","stm32f103xx::rtc::crh","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SECIER","","Value of the field",null,null],[3,"ALRIER","","Value of the field",null,null],[3,"OWIER","","Value of the field",null,null],[3,"_SECIEW","","Proxy",null,null],[3,"_ALRIEW","","Proxy",null,null],[3,"_OWIEW","","Proxy",null,null],[11,"modify","stm32f103xx::rtc","Modifies the contents of the register",1813,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1813,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1813,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1813,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rtc::crh","Value of the field as raw bits",1814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1817,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1817,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1817,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1818,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1819,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1820,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"secie","","Bit 0 - Second interrupt Enable",1820,{"i":[{"n":"self"}],"o":{"n":"secier"}}],[11,"alrie","","Bit 1 - Alarm interrupt Enable",1820,{"i":[{"n":"self"}],"o":{"n":"alrier"}}],[11,"owie","","Bit 2 - Overflow interrupt Enable",1820,{"i":[{"n":"self"}],"o":{"n":"owier"}}],[11,"reset_value","","Reset value of the register",1821,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1821,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"secie","","Bit 0 - Second interrupt Enable",1821,{"i":[{"n":"self"}],"o":{"n":"_seciew"}}],[11,"alrie","","Bit 1 - Alarm interrupt Enable",1821,{"i":[{"n":"self"}],"o":{"n":"_alriew"}}],[11,"owie","","Bit 2 - Overflow interrupt Enable",1821,{"i":[{"n":"self"}],"o":{"n":"_owiew"}}],[0,"crl","stm32f103xx::rtc","RTC Control Register Low",null,null],[3,"R","stm32f103xx::rtc::crl","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SECFR","","Value of the field",null,null],[3,"ALRFR","","Value of the field",null,null],[3,"OWFR","","Value of the field",null,null],[3,"RSFR","","Value of the field",null,null],[3,"CNFR","","Value of the field",null,null],[3,"RTOFFR","","Value of the field",null,null],[3,"_SECFW","","Proxy",null,null],[3,"_ALRFW","","Proxy",null,null],[3,"_OWFW","","Proxy",null,null],[3,"_RSFW","","Proxy",null,null],[3,"_CNFW","","Proxy",null,null],[11,"modify","stm32f103xx::rtc","Modifies the contents of the register",1822,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1822,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1822,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1822,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::rtc::crl","Value of the field as raw bits",1823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",1828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",1828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",1828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",1829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1829,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1830,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1831,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1832,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",1833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",1833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",1833,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1834,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"secf","","Bit 0 - Second Flag",1834,{"i":[{"n":"self"}],"o":{"n":"secfr"}}],[11,"alrf","","Bit 1 - Alarm Flag",1834,{"i":[{"n":"self"}],"o":{"n":"alrfr"}}],[11,"owf","","Bit 2 - Overflow Flag",1834,{"i":[{"n":"self"}],"o":{"n":"owfr"}}],[11,"rsf","","Bit 3 - Registers Synchronized Flag",1834,{"i":[{"n":"self"}],"o":{"n":"rsfr"}}],[11,"cnf","","Bit 4 - Configuration Flag",1834,{"i":[{"n":"self"}],"o":{"n":"cnfr"}}],[11,"rtoff","","Bit 5 - RTC operation OFF",1834,{"i":[{"n":"self"}],"o":{"n":"rtoffr"}}],[11,"reset_value","","Reset value of the register",1835,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1835,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"secf","","Bit 0 - Second Flag",1835,{"i":[{"n":"self"}],"o":{"n":"_secfw"}}],[11,"alrf","","Bit 1 - Alarm Flag",1835,{"i":[{"n":"self"}],"o":{"n":"_alrfw"}}],[11,"owf","","Bit 2 - Overflow Flag",1835,{"i":[{"n":"self"}],"o":{"n":"_owfw"}}],[11,"rsf","","Bit 3 - Registers Synchronized Flag",1835,{"i":[{"n":"self"}],"o":{"n":"_rsfw"}}],[11,"cnf","","Bit 4 - Configuration Flag",1835,{"i":[{"n":"self"}],"o":{"n":"_cnfw"}}],[0,"prlh","stm32f103xx::rtc","RTC Prescaler Load Register High",null,null],[3,"W","stm32f103xx::rtc::prlh","Value to write to the register",null,null],[3,"_PRLHW","","Proxy",null,null],[11,"write","stm32f103xx::rtc","Writes to the register",1836,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::rtc::prlh","Writes raw bits to the field",1837,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",1838,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1838,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"prlh","","Bits 0:3 - RTC Prescaler Load Register High",1838,{"i":[{"n":"self"}],"o":{"n":"_prlhw"}}],[0,"prll","stm32f103xx::rtc","RTC Prescaler Load Register Low",null,null],[3,"W","stm32f103xx::rtc::prll","Value to write to the register",null,null],[3,"_PRLLW","","Proxy",null,null],[11,"write","stm32f103xx::rtc","Writes to the register",1839,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::rtc::prll","Writes raw bits to the field",1840,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",1841,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1841,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"prll","","Bits 0:15 - RTC Prescaler Divider Register Low",1841,{"i":[{"n":"self"}],"o":{"n":"_prllw"}}],[0,"divh","stm32f103xx::rtc","RTC Prescaler Divider Register High",null,null],[3,"R","stm32f103xx::rtc::divh","Value read from the register",null,null],[3,"DIVHR","","Value of the field",null,null],[11,"read","stm32f103xx::rtc","Reads the contents of the register",1842,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::rtc::divh","Value of the field as raw bits",1843,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",1844,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"divh","","Bits 0:3 - RTC prescaler divider register high",1844,{"i":[{"n":"self"}],"o":{"n":"divhr"}}],[0,"divl","stm32f103xx::rtc","RTC Prescaler Divider Register Low",null,null],[3,"R","stm32f103xx::rtc::divl","Value read from the register",null,null],[3,"DIVLR","","Value of the field",null,null],[11,"read","stm32f103xx::rtc","Reads the contents of the register",1845,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::rtc::divl","Value of the field as raw bits",1846,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",1847,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"divl","","Bits 0:15 - RTC prescaler divider register Low",1847,{"i":[{"n":"self"}],"o":{"n":"divlr"}}],[0,"cnth","stm32f103xx::rtc","RTC Counter Register High",null,null],[3,"R","stm32f103xx::rtc::cnth","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTHR","","Value of the field",null,null],[3,"_CNTHW","","Proxy",null,null],[11,"modify","stm32f103xx::rtc","Modifies the contents of the register",1848,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1848,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1848,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1848,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::rtc::cnth","Value of the field as raw bits",1849,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1850,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1851,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnth","","Bits 0:15 - RTC counter register high",1851,{"i":[{"n":"self"}],"o":{"n":"cnthr"}}],[11,"reset_value","","Reset value of the register",1852,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1852,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnth","","Bits 0:15 - RTC counter register high",1852,{"i":[{"n":"self"}],"o":{"n":"_cnthw"}}],[0,"cntl","stm32f103xx::rtc","RTC Counter Register Low",null,null],[3,"R","stm32f103xx::rtc::cntl","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTLR","","Value of the field",null,null],[3,"_CNTLW","","Proxy",null,null],[11,"modify","stm32f103xx::rtc","Modifies the contents of the register",1853,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1853,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1853,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1853,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::rtc::cntl","Value of the field as raw bits",1854,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1855,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1856,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cntl","","Bits 0:15 - RTC counter register Low",1856,{"i":[{"n":"self"}],"o":{"n":"cntlr"}}],[11,"reset_value","","Reset value of the register",1857,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1857,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cntl","","Bits 0:15 - RTC counter register Low",1857,{"i":[{"n":"self"}],"o":{"n":"_cntlw"}}],[0,"alrh","stm32f103xx::rtc","RTC Alarm Register High",null,null],[3,"W","stm32f103xx::rtc::alrh","Value to write to the register",null,null],[3,"_ALRHW","","Proxy",null,null],[11,"write","stm32f103xx::rtc","Writes to the register",1858,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::rtc::alrh","Writes raw bits to the field",1859,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",1860,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1860,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"alrh","","Bits 0:15 - RTC alarm register high",1860,{"i":[{"n":"self"}],"o":{"n":"_alrhw"}}],[0,"alrl","stm32f103xx::rtc","RTC Alarm Register Low",null,null],[3,"W","stm32f103xx::rtc::alrl","Value to write to the register",null,null],[3,"_ALRLW","","Proxy",null,null],[11,"write","stm32f103xx::rtc","Writes to the register",1861,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::rtc::alrl","Writes raw bits to the field",1862,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",1863,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1863,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"alrl","","Bits 0:15 - RTC alarm register low",1863,{"i":[{"n":"self"}],"o":{"n":"_alrlw"}}],[0,"bkp","stm32f103xx","Backup registers",null,null],[3,"RegisterBlock","stm32f103xx::bkp","Register block",null,null],[12,"dr1","","0x00 - Backup data register (BKP_DR)",1864,null],[12,"dr2","","0x04 - Backup data register (BKP_DR)",1864,null],[12,"dr3","","0x08 - Backup data register (BKP_DR)",1864,null],[12,"dr4","","0x0c - Backup data register (BKP_DR)",1864,null],[12,"dr5","","0x10 - Backup data register (BKP_DR)",1864,null],[12,"dr6","","0x14 - Backup data register (BKP_DR)",1864,null],[12,"dr7","","0x18 - Backup data register (BKP_DR)",1864,null],[12,"dr8","","0x1c - Backup data register (BKP_DR)",1864,null],[12,"dr9","","0x20 - Backup data register (BKP_DR)",1864,null],[12,"dr10","","0x24 - Backup data register (BKP_DR)",1864,null],[12,"rtccr","","0x28 - RTC clock calibration register (BKP_RTCCR)",1864,null],[12,"cr","","0x2c - Backup control register (BKP_CR)",1864,null],[12,"csr","","0x30 - BKP_CSR control/status register (BKP_CSR)",1864,null],[12,"dr11","","0x3c - Backup data register (BKP_DR)",1864,null],[12,"dr12","","0x40 - Backup data register (BKP_DR)",1864,null],[12,"dr13","","0x44 - Backup data register (BKP_DR)",1864,null],[12,"dr14","","0x48 - Backup data register (BKP_DR)",1864,null],[12,"dr15","","0x4c - Backup data register (BKP_DR)",1864,null],[12,"dr16","","0x50 - Backup data register (BKP_DR)",1864,null],[12,"dr17","","0x54 - Backup data register (BKP_DR)",1864,null],[12,"dr18","","0x58 - Backup data register (BKP_DR)",1864,null],[12,"dr19","","0x5c - Backup data register (BKP_DR)",1864,null],[12,"dr20","","0x60 - Backup data register (BKP_DR)",1864,null],[12,"dr21","","0x64 - Backup data register (BKP_DR)",1864,null],[12,"dr22","","0x68 - Backup data register (BKP_DR)",1864,null],[12,"dr23","","0x6c - Backup data register (BKP_DR)",1864,null],[12,"dr24","","0x70 - Backup data register (BKP_DR)",1864,null],[12,"dr25","","0x74 - Backup data register (BKP_DR)",1864,null],[12,"dr26","","0x78 - Backup data register (BKP_DR)",1864,null],[12,"dr27","","0x7c - Backup data register (BKP_DR)",1864,null],[12,"dr28","","0x80 - Backup data register (BKP_DR)",1864,null],[12,"dr29","","0x84 - Backup data register (BKP_DR)",1864,null],[12,"dr30","","0x88 - Backup data register (BKP_DR)",1864,null],[12,"dr31","","0x8c - Backup data register (BKP_DR)",1864,null],[12,"dr32","","0x90 - Backup data register (BKP_DR)",1864,null],[12,"dr33","","0x94 - Backup data register (BKP_DR)",1864,null],[12,"dr34","","0x98 - Backup data register (BKP_DR)",1864,null],[12,"dr35","","0x9c - Backup data register (BKP_DR)",1864,null],[12,"dr36","","0xa0 - Backup data register (BKP_DR)",1864,null],[12,"dr37","","0xa4 - Backup data register (BKP_DR)",1864,null],[12,"dr38","","0xa8 - Backup data register (BKP_DR)",1864,null],[12,"dr39","","0xac - Backup data register (BKP_DR)",1864,null],[12,"dr40","","0xb0 - Backup data register (BKP_DR)",1864,null],[12,"dr41","","0xb4 - Backup data register (BKP_DR)",1864,null],[12,"dr42","","0xb8 - Backup data register (BKP_DR)",1864,null],[3,"DR1","","Backup data register (BKP_DR)",null,null],[3,"DR2","","Backup data register (BKP_DR)",null,null],[3,"DR3","","Backup data register (BKP_DR)",null,null],[3,"DR4","","Backup data register (BKP_DR)",null,null],[3,"DR5","","Backup data register (BKP_DR)",null,null],[3,"DR6","","Backup data register (BKP_DR)",null,null],[3,"DR7","","Backup data register (BKP_DR)",null,null],[3,"DR8","","Backup data register (BKP_DR)",null,null],[3,"DR9","","Backup data register (BKP_DR)",null,null],[3,"DR10","","Backup data register (BKP_DR)",null,null],[3,"DR11","","Backup data register (BKP_DR)",null,null],[3,"DR12","","Backup data register (BKP_DR)",null,null],[3,"DR13","","Backup data register (BKP_DR)",null,null],[3,"DR14","","Backup data register (BKP_DR)",null,null],[3,"DR15","","Backup data register (BKP_DR)",null,null],[3,"DR16","","Backup data register (BKP_DR)",null,null],[3,"DR17","","Backup data register (BKP_DR)",null,null],[3,"DR18","","Backup data register (BKP_DR)",null,null],[3,"DR19","","Backup data register (BKP_DR)",null,null],[3,"DR20","","Backup data register (BKP_DR)",null,null],[3,"DR21","","Backup data register (BKP_DR)",null,null],[3,"DR22","","Backup data register (BKP_DR)",null,null],[3,"DR23","","Backup data register (BKP_DR)",null,null],[3,"DR24","","Backup data register (BKP_DR)",null,null],[3,"DR25","","Backup data register (BKP_DR)",null,null],[3,"DR26","","Backup data register (BKP_DR)",null,null],[3,"DR27","","Backup data register (BKP_DR)",null,null],[3,"DR28","","Backup data register (BKP_DR)",null,null],[3,"DR29","","Backup data register (BKP_DR)",null,null],[3,"DR30","","Backup data register (BKP_DR)",null,null],[3,"DR31","","Backup data register (BKP_DR)",null,null],[3,"DR32","","Backup data register (BKP_DR)",null,null],[3,"DR33","","Backup data register (BKP_DR)",null,null],[3,"DR34","","Backup data register (BKP_DR)",null,null],[3,"DR35","","Backup data register (BKP_DR)",null,null],[3,"DR36","","Backup data register (BKP_DR)",null,null],[3,"DR37","","Backup data register (BKP_DR)",null,null],[3,"DR38","","Backup data register (BKP_DR)",null,null],[3,"DR39","","Backup data register (BKP_DR)",null,null],[3,"DR40","","Backup data register (BKP_DR)",null,null],[3,"DR41","","Backup data register (BKP_DR)",null,null],[3,"DR42","","Backup data register (BKP_DR)",null,null],[3,"RTCCR","","RTC clock calibration register (BKP_RTCCR)",null,null],[3,"CR","","Backup control register (BKP_CR)",null,null],[3,"CSR","","BKP_CSR control/status register (BKP_CSR)",null,null],[0,"dr1","","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D1R","","Value of the field",null,null],[3,"_D1W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1865,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1865,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1865,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1865,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr1","Value of the field as raw bits",1866,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1867,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1868,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d1","","Bits 0:15 - Backup data",1868,{"i":[{"n":"self"}],"o":{"n":"d1r"}}],[11,"reset_value","","Reset value of the register",1869,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1869,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d1","","Bits 0:15 - Backup data",1869,{"i":[{"n":"self"}],"o":{"n":"_d1w"}}],[0,"dr2","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D2R","","Value of the field",null,null],[3,"_D2W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1870,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1870,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1870,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1870,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr2","Value of the field as raw bits",1871,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1872,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1873,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d2","","Bits 0:15 - Backup data",1873,{"i":[{"n":"self"}],"o":{"n":"d2r"}}],[11,"reset_value","","Reset value of the register",1874,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1874,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d2","","Bits 0:15 - Backup data",1874,{"i":[{"n":"self"}],"o":{"n":"_d2w"}}],[0,"dr3","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D3R","","Value of the field",null,null],[3,"_D3W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1875,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1875,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1875,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1875,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr3","Value of the field as raw bits",1876,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1877,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1878,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d3","","Bits 0:15 - Backup data",1878,{"i":[{"n":"self"}],"o":{"n":"d3r"}}],[11,"reset_value","","Reset value of the register",1879,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1879,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d3","","Bits 0:15 - Backup data",1879,{"i":[{"n":"self"}],"o":{"n":"_d3w"}}],[0,"dr4","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D4R","","Value of the field",null,null],[3,"_D4W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1880,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1880,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1880,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1880,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr4","Value of the field as raw bits",1881,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1882,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1883,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d4","","Bits 0:15 - Backup data",1883,{"i":[{"n":"self"}],"o":{"n":"d4r"}}],[11,"reset_value","","Reset value of the register",1884,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1884,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d4","","Bits 0:15 - Backup data",1884,{"i":[{"n":"self"}],"o":{"n":"_d4w"}}],[0,"dr5","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr5","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D5R","","Value of the field",null,null],[3,"_D5W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1885,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1885,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1885,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1885,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr5","Value of the field as raw bits",1886,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1887,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1888,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d5","","Bits 0:15 - Backup data",1888,{"i":[{"n":"self"}],"o":{"n":"d5r"}}],[11,"reset_value","","Reset value of the register",1889,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1889,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d5","","Bits 0:15 - Backup data",1889,{"i":[{"n":"self"}],"o":{"n":"_d5w"}}],[0,"dr6","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr6","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D6R","","Value of the field",null,null],[3,"_D6W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1890,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1890,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1890,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1890,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr6","Value of the field as raw bits",1891,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1892,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1893,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d6","","Bits 0:15 - Backup data",1893,{"i":[{"n":"self"}],"o":{"n":"d6r"}}],[11,"reset_value","","Reset value of the register",1894,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1894,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d6","","Bits 0:15 - Backup data",1894,{"i":[{"n":"self"}],"o":{"n":"_d6w"}}],[0,"dr7","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr7","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D7R","","Value of the field",null,null],[3,"_D7W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1895,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1895,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1895,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1895,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr7","Value of the field as raw bits",1896,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1897,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1898,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d7","","Bits 0:15 - Backup data",1898,{"i":[{"n":"self"}],"o":{"n":"d7r"}}],[11,"reset_value","","Reset value of the register",1899,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1899,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d7","","Bits 0:15 - Backup data",1899,{"i":[{"n":"self"}],"o":{"n":"_d7w"}}],[0,"dr8","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr8","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D8R","","Value of the field",null,null],[3,"_D8W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1900,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1900,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1900,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1900,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr8","Value of the field as raw bits",1901,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1902,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1903,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d8","","Bits 0:15 - Backup data",1903,{"i":[{"n":"self"}],"o":{"n":"d8r"}}],[11,"reset_value","","Reset value of the register",1904,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1904,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d8","","Bits 0:15 - Backup data",1904,{"i":[{"n":"self"}],"o":{"n":"_d8w"}}],[0,"dr9","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr9","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D9R","","Value of the field",null,null],[3,"_D9W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1905,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1905,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1905,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1905,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr9","Value of the field as raw bits",1906,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1907,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1908,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d9","","Bits 0:15 - Backup data",1908,{"i":[{"n":"self"}],"o":{"n":"d9r"}}],[11,"reset_value","","Reset value of the register",1909,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1909,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d9","","Bits 0:15 - Backup data",1909,{"i":[{"n":"self"}],"o":{"n":"_d9w"}}],[0,"dr10","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr10","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D10R","","Value of the field",null,null],[3,"_D10W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1910,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1910,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1910,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1910,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr10","Value of the field as raw bits",1911,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1912,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1913,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d10","","Bits 0:15 - Backup data",1913,{"i":[{"n":"self"}],"o":{"n":"d10r"}}],[11,"reset_value","","Reset value of the register",1914,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1914,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d10","","Bits 0:15 - Backup data",1914,{"i":[{"n":"self"}],"o":{"n":"_d10w"}}],[0,"dr11","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr11","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DR11R","","Value of the field",null,null],[3,"_DR11W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1915,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1915,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1915,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1915,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr11","Value of the field as raw bits",1916,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1917,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1918,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr11","","Bits 0:15 - Backup data",1918,{"i":[{"n":"self"}],"o":{"n":"dr11r"}}],[11,"reset_value","","Reset value of the register",1919,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1919,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr11","","Bits 0:15 - Backup data",1919,{"i":[{"n":"self"}],"o":{"n":"_dr11w"}}],[0,"dr12","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr12","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DR12R","","Value of the field",null,null],[3,"_DR12W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1920,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1920,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1920,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1920,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr12","Value of the field as raw bits",1921,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1922,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1923,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr12","","Bits 0:15 - Backup data",1923,{"i":[{"n":"self"}],"o":{"n":"dr12r"}}],[11,"reset_value","","Reset value of the register",1924,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1924,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr12","","Bits 0:15 - Backup data",1924,{"i":[{"n":"self"}],"o":{"n":"_dr12w"}}],[0,"dr13","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr13","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DR13R","","Value of the field",null,null],[3,"_DR13W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1925,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1925,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1925,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1925,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr13","Value of the field as raw bits",1926,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1927,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1928,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr13","","Bits 0:15 - Backup data",1928,{"i":[{"n":"self"}],"o":{"n":"dr13r"}}],[11,"reset_value","","Reset value of the register",1929,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1929,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr13","","Bits 0:15 - Backup data",1929,{"i":[{"n":"self"}],"o":{"n":"_dr13w"}}],[0,"dr14","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr14","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D14R","","Value of the field",null,null],[3,"_D14W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1930,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1930,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1930,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1930,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr14","Value of the field as raw bits",1931,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1932,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1933,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d14","","Bits 0:15 - Backup data",1933,{"i":[{"n":"self"}],"o":{"n":"d14r"}}],[11,"reset_value","","Reset value of the register",1934,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1934,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d14","","Bits 0:15 - Backup data",1934,{"i":[{"n":"self"}],"o":{"n":"_d14w"}}],[0,"dr15","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr15","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D15R","","Value of the field",null,null],[3,"_D15W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1935,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1935,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1935,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1935,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr15","Value of the field as raw bits",1936,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1937,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1938,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d15","","Bits 0:15 - Backup data",1938,{"i":[{"n":"self"}],"o":{"n":"d15r"}}],[11,"reset_value","","Reset value of the register",1939,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1939,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d15","","Bits 0:15 - Backup data",1939,{"i":[{"n":"self"}],"o":{"n":"_d15w"}}],[0,"dr16","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr16","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D16R","","Value of the field",null,null],[3,"_D16W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1940,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1940,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1940,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1940,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr16","Value of the field as raw bits",1941,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1942,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1943,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d16","","Bits 0:15 - Backup data",1943,{"i":[{"n":"self"}],"o":{"n":"d16r"}}],[11,"reset_value","","Reset value of the register",1944,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1944,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d16","","Bits 0:15 - Backup data",1944,{"i":[{"n":"self"}],"o":{"n":"_d16w"}}],[0,"dr17","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr17","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D17R","","Value of the field",null,null],[3,"_D17W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1945,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1945,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1945,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1945,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr17","Value of the field as raw bits",1946,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1947,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1948,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d17","","Bits 0:15 - Backup data",1948,{"i":[{"n":"self"}],"o":{"n":"d17r"}}],[11,"reset_value","","Reset value of the register",1949,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1949,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d17","","Bits 0:15 - Backup data",1949,{"i":[{"n":"self"}],"o":{"n":"_d17w"}}],[0,"dr18","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr18","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D18R","","Value of the field",null,null],[3,"_D18W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1950,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1950,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1950,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1950,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr18","Value of the field as raw bits",1951,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1952,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1953,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d18","","Bits 0:15 - Backup data",1953,{"i":[{"n":"self"}],"o":{"n":"d18r"}}],[11,"reset_value","","Reset value of the register",1954,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1954,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d18","","Bits 0:15 - Backup data",1954,{"i":[{"n":"self"}],"o":{"n":"_d18w"}}],[0,"dr19","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr19","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D19R","","Value of the field",null,null],[3,"_D19W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1955,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1955,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1955,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1955,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr19","Value of the field as raw bits",1956,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1957,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1958,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d19","","Bits 0:15 - Backup data",1958,{"i":[{"n":"self"}],"o":{"n":"d19r"}}],[11,"reset_value","","Reset value of the register",1959,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1959,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d19","","Bits 0:15 - Backup data",1959,{"i":[{"n":"self"}],"o":{"n":"_d19w"}}],[0,"dr20","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr20","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D20R","","Value of the field",null,null],[3,"_D20W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1960,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1960,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1960,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1960,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr20","Value of the field as raw bits",1961,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1962,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1963,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d20","","Bits 0:15 - Backup data",1963,{"i":[{"n":"self"}],"o":{"n":"d20r"}}],[11,"reset_value","","Reset value of the register",1964,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1964,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d20","","Bits 0:15 - Backup data",1964,{"i":[{"n":"self"}],"o":{"n":"_d20w"}}],[0,"dr21","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr21","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D21R","","Value of the field",null,null],[3,"_D21W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1965,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1965,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1965,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1965,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr21","Value of the field as raw bits",1966,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1967,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1968,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d21","","Bits 0:15 - Backup data",1968,{"i":[{"n":"self"}],"o":{"n":"d21r"}}],[11,"reset_value","","Reset value of the register",1969,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1969,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d21","","Bits 0:15 - Backup data",1969,{"i":[{"n":"self"}],"o":{"n":"_d21w"}}],[0,"dr22","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr22","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D22R","","Value of the field",null,null],[3,"_D22W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1970,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1970,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1970,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1970,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr22","Value of the field as raw bits",1971,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1972,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1973,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d22","","Bits 0:15 - Backup data",1973,{"i":[{"n":"self"}],"o":{"n":"d22r"}}],[11,"reset_value","","Reset value of the register",1974,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1974,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d22","","Bits 0:15 - Backup data",1974,{"i":[{"n":"self"}],"o":{"n":"_d22w"}}],[0,"dr23","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr23","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D23R","","Value of the field",null,null],[3,"_D23W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1975,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1975,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1975,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1975,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr23","Value of the field as raw bits",1976,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1977,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1978,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d23","","Bits 0:15 - Backup data",1978,{"i":[{"n":"self"}],"o":{"n":"d23r"}}],[11,"reset_value","","Reset value of the register",1979,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1979,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d23","","Bits 0:15 - Backup data",1979,{"i":[{"n":"self"}],"o":{"n":"_d23w"}}],[0,"dr24","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr24","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D24R","","Value of the field",null,null],[3,"_D24W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1980,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1980,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1980,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1980,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr24","Value of the field as raw bits",1981,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1982,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1983,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d24","","Bits 0:15 - Backup data",1983,{"i":[{"n":"self"}],"o":{"n":"d24r"}}],[11,"reset_value","","Reset value of the register",1984,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1984,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d24","","Bits 0:15 - Backup data",1984,{"i":[{"n":"self"}],"o":{"n":"_d24w"}}],[0,"dr25","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr25","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D25R","","Value of the field",null,null],[3,"_D25W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1985,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1985,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr25","Value of the field as raw bits",1986,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1987,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1988,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d25","","Bits 0:15 - Backup data",1988,{"i":[{"n":"self"}],"o":{"n":"d25r"}}],[11,"reset_value","","Reset value of the register",1989,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1989,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d25","","Bits 0:15 - Backup data",1989,{"i":[{"n":"self"}],"o":{"n":"_d25w"}}],[0,"dr26","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr26","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D26R","","Value of the field",null,null],[3,"_D26W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1990,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1990,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1990,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1990,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr26","Value of the field as raw bits",1991,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1992,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1993,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d26","","Bits 0:15 - Backup data",1993,{"i":[{"n":"self"}],"o":{"n":"d26r"}}],[11,"reset_value","","Reset value of the register",1994,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1994,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d26","","Bits 0:15 - Backup data",1994,{"i":[{"n":"self"}],"o":{"n":"_d26w"}}],[0,"dr27","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr27","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D27R","","Value of the field",null,null],[3,"_D27W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",1995,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",1995,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",1995,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",1995,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr27","Value of the field as raw bits",1996,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",1997,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",1998,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d27","","Bits 0:15 - Backup data",1998,{"i":[{"n":"self"}],"o":{"n":"d27r"}}],[11,"reset_value","","Reset value of the register",1999,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",1999,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d27","","Bits 0:15 - Backup data",1999,{"i":[{"n":"self"}],"o":{"n":"_d27w"}}],[0,"dr28","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr28","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D28R","","Value of the field",null,null],[3,"_D28W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2000,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2000,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2000,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2000,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr28","Value of the field as raw bits",2001,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2002,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2003,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d28","","Bits 0:15 - Backup data",2003,{"i":[{"n":"self"}],"o":{"n":"d28r"}}],[11,"reset_value","","Reset value of the register",2004,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2004,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d28","","Bits 0:15 - Backup data",2004,{"i":[{"n":"self"}],"o":{"n":"_d28w"}}],[0,"dr29","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr29","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D29R","","Value of the field",null,null],[3,"_D29W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2005,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2005,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2005,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2005,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr29","Value of the field as raw bits",2006,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2007,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2008,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d29","","Bits 0:15 - Backup data",2008,{"i":[{"n":"self"}],"o":{"n":"d29r"}}],[11,"reset_value","","Reset value of the register",2009,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2009,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d29","","Bits 0:15 - Backup data",2009,{"i":[{"n":"self"}],"o":{"n":"_d29w"}}],[0,"dr30","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr30","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D30R","","Value of the field",null,null],[3,"_D30W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2010,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2010,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2010,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2010,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr30","Value of the field as raw bits",2011,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2012,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2013,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d30","","Bits 0:15 - Backup data",2013,{"i":[{"n":"self"}],"o":{"n":"d30r"}}],[11,"reset_value","","Reset value of the register",2014,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2014,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d30","","Bits 0:15 - Backup data",2014,{"i":[{"n":"self"}],"o":{"n":"_d30w"}}],[0,"dr31","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr31","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D31R","","Value of the field",null,null],[3,"_D31W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2015,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2015,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2015,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2015,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr31","Value of the field as raw bits",2016,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2017,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2018,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d31","","Bits 0:15 - Backup data",2018,{"i":[{"n":"self"}],"o":{"n":"d31r"}}],[11,"reset_value","","Reset value of the register",2019,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2019,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d31","","Bits 0:15 - Backup data",2019,{"i":[{"n":"self"}],"o":{"n":"_d31w"}}],[0,"dr32","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr32","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D32R","","Value of the field",null,null],[3,"_D32W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2020,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2020,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2020,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2020,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr32","Value of the field as raw bits",2021,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2022,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2023,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d32","","Bits 0:15 - Backup data",2023,{"i":[{"n":"self"}],"o":{"n":"d32r"}}],[11,"reset_value","","Reset value of the register",2024,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2024,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d32","","Bits 0:15 - Backup data",2024,{"i":[{"n":"self"}],"o":{"n":"_d32w"}}],[0,"dr33","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr33","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D33R","","Value of the field",null,null],[3,"_D33W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2025,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2025,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2025,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2025,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr33","Value of the field as raw bits",2026,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2027,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2028,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d33","","Bits 0:15 - Backup data",2028,{"i":[{"n":"self"}],"o":{"n":"d33r"}}],[11,"reset_value","","Reset value of the register",2029,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2029,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d33","","Bits 0:15 - Backup data",2029,{"i":[{"n":"self"}],"o":{"n":"_d33w"}}],[0,"dr34","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr34","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D34R","","Value of the field",null,null],[3,"_D34W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2030,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2030,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2030,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2030,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr34","Value of the field as raw bits",2031,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2032,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2033,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d34","","Bits 0:15 - Backup data",2033,{"i":[{"n":"self"}],"o":{"n":"d34r"}}],[11,"reset_value","","Reset value of the register",2034,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2034,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d34","","Bits 0:15 - Backup data",2034,{"i":[{"n":"self"}],"o":{"n":"_d34w"}}],[0,"dr35","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr35","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D35R","","Value of the field",null,null],[3,"_D35W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2035,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2035,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2035,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2035,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr35","Value of the field as raw bits",2036,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2037,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2038,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d35","","Bits 0:15 - Backup data",2038,{"i":[{"n":"self"}],"o":{"n":"d35r"}}],[11,"reset_value","","Reset value of the register",2039,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2039,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d35","","Bits 0:15 - Backup data",2039,{"i":[{"n":"self"}],"o":{"n":"_d35w"}}],[0,"dr36","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr36","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D36R","","Value of the field",null,null],[3,"_D36W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2040,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2040,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2040,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2040,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr36","Value of the field as raw bits",2041,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2042,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2043,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d36","","Bits 0:15 - Backup data",2043,{"i":[{"n":"self"}],"o":{"n":"d36r"}}],[11,"reset_value","","Reset value of the register",2044,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2044,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d36","","Bits 0:15 - Backup data",2044,{"i":[{"n":"self"}],"o":{"n":"_d36w"}}],[0,"dr37","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr37","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D37R","","Value of the field",null,null],[3,"_D37W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2045,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2045,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2045,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2045,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr37","Value of the field as raw bits",2046,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2047,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2048,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d37","","Bits 0:15 - Backup data",2048,{"i":[{"n":"self"}],"o":{"n":"d37r"}}],[11,"reset_value","","Reset value of the register",2049,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2049,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d37","","Bits 0:15 - Backup data",2049,{"i":[{"n":"self"}],"o":{"n":"_d37w"}}],[0,"dr38","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr38","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D38R","","Value of the field",null,null],[3,"_D38W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2050,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2050,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2050,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2050,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr38","Value of the field as raw bits",2051,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2052,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2053,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d38","","Bits 0:15 - Backup data",2053,{"i":[{"n":"self"}],"o":{"n":"d38r"}}],[11,"reset_value","","Reset value of the register",2054,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2054,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d38","","Bits 0:15 - Backup data",2054,{"i":[{"n":"self"}],"o":{"n":"_d38w"}}],[0,"dr39","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr39","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D39R","","Value of the field",null,null],[3,"_D39W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2055,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2055,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2055,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2055,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr39","Value of the field as raw bits",2056,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2057,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2058,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d39","","Bits 0:15 - Backup data",2058,{"i":[{"n":"self"}],"o":{"n":"d39r"}}],[11,"reset_value","","Reset value of the register",2059,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2059,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d39","","Bits 0:15 - Backup data",2059,{"i":[{"n":"self"}],"o":{"n":"_d39w"}}],[0,"dr40","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr40","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D40R","","Value of the field",null,null],[3,"_D40W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2060,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2060,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2060,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2060,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr40","Value of the field as raw bits",2061,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2062,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2063,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d40","","Bits 0:15 - Backup data",2063,{"i":[{"n":"self"}],"o":{"n":"d40r"}}],[11,"reset_value","","Reset value of the register",2064,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2064,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d40","","Bits 0:15 - Backup data",2064,{"i":[{"n":"self"}],"o":{"n":"_d40w"}}],[0,"dr41","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr41","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D41R","","Value of the field",null,null],[3,"_D41W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2065,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2065,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2065,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2065,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr41","Value of the field as raw bits",2066,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2067,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2068,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d41","","Bits 0:15 - Backup data",2068,{"i":[{"n":"self"}],"o":{"n":"d41r"}}],[11,"reset_value","","Reset value of the register",2069,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2069,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d41","","Bits 0:15 - Backup data",2069,{"i":[{"n":"self"}],"o":{"n":"_d41w"}}],[0,"dr42","stm32f103xx::bkp","Backup data register (BKP_DR)",null,null],[3,"R","stm32f103xx::bkp::dr42","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"D42R","","Value of the field",null,null],[3,"_D42W","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2070,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2070,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2070,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2070,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::dr42","Value of the field as raw bits",2071,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2072,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2073,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"d42","","Bits 0:15 - Backup data",2073,{"i":[{"n":"self"}],"o":{"n":"d42r"}}],[11,"reset_value","","Reset value of the register",2074,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2074,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"d42","","Bits 0:15 - Backup data",2074,{"i":[{"n":"self"}],"o":{"n":"_d42w"}}],[0,"rtccr","stm32f103xx::bkp","RTC clock calibration register (BKP_RTCCR)",null,null],[3,"R","stm32f103xx::bkp::rtccr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CALR","","Value of the field",null,null],[3,"CCOR","","Value of the field",null,null],[3,"ASOER","","Value of the field",null,null],[3,"ASOSR","","Value of the field",null,null],[3,"_CALW","","Proxy",null,null],[3,"_CCOW","","Proxy",null,null],[3,"_ASOEW","","Proxy",null,null],[3,"_ASOSW","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2075,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2075,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2075,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2075,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::bkp::rtccr","Value of the field as raw bits",2076,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",2080,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2081,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2082,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2083,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2084,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cal","","Bits 0:6 - Calibration value",2084,{"i":[{"n":"self"}],"o":{"n":"calr"}}],[11,"cco","","Bit 7 - Calibration Clock Output",2084,{"i":[{"n":"self"}],"o":{"n":"ccor"}}],[11,"asoe","","Bit 8 - Alarm or second output enable",2084,{"i":[{"n":"self"}],"o":{"n":"asoer"}}],[11,"asos","","Bit 9 - Alarm or second output selection",2084,{"i":[{"n":"self"}],"o":{"n":"asosr"}}],[11,"reset_value","","Reset value of the register",2085,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2085,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cal","","Bits 0:6 - Calibration value",2085,{"i":[{"n":"self"}],"o":{"n":"_calw"}}],[11,"cco","","Bit 7 - Calibration Clock Output",2085,{"i":[{"n":"self"}],"o":{"n":"_ccow"}}],[11,"asoe","","Bit 8 - Alarm or second output enable",2085,{"i":[{"n":"self"}],"o":{"n":"_asoew"}}],[11,"asos","","Bit 9 - Alarm or second output selection",2085,{"i":[{"n":"self"}],"o":{"n":"_asosw"}}],[0,"cr","stm32f103xx::bkp","Backup control register (BKP_CR)",null,null],[3,"R","stm32f103xx::bkp::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TPER","","Value of the field",null,null],[3,"TPALR","","Value of the field",null,null],[3,"_TPEW","","Proxy",null,null],[3,"_TPALW","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2086,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2086,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2086,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2086,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::bkp::cr","Value of the field as raw bits",2087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2089,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2090,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2091,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tpe","","Bit 0 - Tamper pin enable",2091,{"i":[{"n":"self"}],"o":{"n":"tper"}}],[11,"tpal","","Bit 1 - Tamper pin active level",2091,{"i":[{"n":"self"}],"o":{"n":"tpalr"}}],[11,"reset_value","","Reset value of the register",2092,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2092,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tpe","","Bit 0 - Tamper pin enable",2092,{"i":[{"n":"self"}],"o":{"n":"_tpew"}}],[11,"tpal","","Bit 1 - Tamper pin active level",2092,{"i":[{"n":"self"}],"o":{"n":"_tpalw"}}],[0,"csr","stm32f103xx::bkp","BKP_CSR control/status register (BKP_CSR)",null,null],[3,"R","stm32f103xx::bkp::csr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TPIER","","Value of the field",null,null],[3,"TEFR","","Value of the field",null,null],[3,"TIFR","","Value of the field",null,null],[3,"_CTEW","","Proxy",null,null],[3,"_CTIW","","Proxy",null,null],[3,"_TPIEW","","Proxy",null,null],[11,"modify","stm32f103xx::bkp","Modifies the contents of the register",2093,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2093,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2093,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2093,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::bkp::csr","Value of the field as raw bits",2094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2097,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2098,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2099,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2100,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tpie","","Bit 2 - Tamper Pin interrupt enable",2100,{"i":[{"n":"self"}],"o":{"n":"tpier"}}],[11,"tef","","Bit 8 - Tamper Event Flag",2100,{"i":[{"n":"self"}],"o":{"n":"tefr"}}],[11,"tif","","Bit 9 - Tamper Interrupt Flag",2100,{"i":[{"n":"self"}],"o":{"n":"tifr"}}],[11,"reset_value","","Reset value of the register",2101,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2101,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cte","","Bit 0 - Clear Tamper event",2101,{"i":[{"n":"self"}],"o":{"n":"_ctew"}}],[11,"cti","","Bit 1 - Clear Tamper Interrupt",2101,{"i":[{"n":"self"}],"o":{"n":"_ctiw"}}],[11,"tpie","","Bit 2 - Tamper Pin interrupt enable",2101,{"i":[{"n":"self"}],"o":{"n":"_tpiew"}}],[0,"iwdg","stm32f103xx","Independent watchdog",null,null],[3,"RegisterBlock","stm32f103xx::iwdg","Register block",null,null],[12,"kr","","0x00 - Key register (IWDG_KR)",2102,null],[12,"pr","","0x04 - Prescaler register (IWDG_PR)",2102,null],[12,"rlr","","0x08 - Reload register (IWDG_RLR)",2102,null],[12,"sr","","0x0c - Status register (IWDG_SR)",2102,null],[3,"KR","","Key register (IWDG_KR)",null,null],[3,"PR","","Prescaler register (IWDG_PR)",null,null],[3,"RLR","","Reload register (IWDG_RLR)",null,null],[3,"SR","","Status register (IWDG_SR)",null,null],[0,"kr","","Key register (IWDG_KR)",null,null],[3,"W","stm32f103xx::iwdg::kr","Value to write to the register",null,null],[3,"_KEYW","","Proxy",null,null],[11,"write","stm32f103xx::iwdg","Writes to the register",2103,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::iwdg::kr","Writes raw bits to the field",2104,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2105,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2105,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"key","","Bits 0:15 - Key value",2105,{"i":[{"n":"self"}],"o":{"n":"_keyw"}}],[0,"pr","stm32f103xx::iwdg","Prescaler register (IWDG_PR)",null,null],[3,"R","stm32f103xx::iwdg::pr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PRR","","Value of the field",null,null],[3,"_PRW","","Proxy",null,null],[11,"modify","stm32f103xx::iwdg","Modifies the contents of the register",2106,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2106,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2106,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2106,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::iwdg::pr","Value of the field as raw bits",2107,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2108,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2109,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pr","","Bits 0:2 - Prescaler divider",2109,{"i":[{"n":"self"}],"o":{"n":"prr"}}],[11,"reset_value","","Reset value of the register",2110,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2110,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pr","","Bits 0:2 - Prescaler divider",2110,{"i":[{"n":"self"}],"o":{"n":"_prw"}}],[0,"rlr","stm32f103xx::iwdg","Reload register (IWDG_RLR)",null,null],[3,"R","stm32f103xx::iwdg::rlr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"RLR","","Value of the field",null,null],[3,"_RLW","","Proxy",null,null],[11,"modify","stm32f103xx::iwdg","Modifies the contents of the register",2111,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2111,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2111,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2111,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::iwdg::rlr","Value of the field as raw bits",2112,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2113,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2114,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rl","","Bits 0:11 - Watchdog counter reload value",2114,{"i":[{"n":"self"}],"o":{"n":"rlr"}}],[11,"reset_value","","Reset value of the register",2115,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2115,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rl","","Bits 0:11 - Watchdog counter reload value",2115,{"i":[{"n":"self"}],"o":{"n":"_rlw"}}],[0,"sr","stm32f103xx::iwdg","Status register (IWDG_SR)",null,null],[3,"R","stm32f103xx::iwdg::sr","Value read from the register",null,null],[3,"PVUR","","Value of the field",null,null],[3,"RVUR","","Value of the field",null,null],[11,"read","stm32f103xx::iwdg","Reads the contents of the register",2116,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bit","stm32f103xx::iwdg::sr","Value of the field as raw bits",2117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2117,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2118,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",2119,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pvu","","Bit 0 - Watchdog prescaler value update",2119,{"i":[{"n":"self"}],"o":{"n":"pvur"}}],[11,"rvu","","Bit 1 - Watchdog counter reload value update",2119,{"i":[{"n":"self"}],"o":{"n":"rvur"}}],[0,"wwdg","stm32f103xx","Window watchdog",null,null],[3,"RegisterBlock","stm32f103xx::wwdg","Register block",null,null],[12,"cr","","0x00 - Control register (WWDG_CR)",2120,null],[12,"cfr","","0x04 - Configuration register (WWDG_CFR)",2120,null],[12,"sr","","0x08 - Status register (WWDG_SR)",2120,null],[3,"CR","","Control register (WWDG_CR)",null,null],[3,"CFR","","Configuration register (WWDG_CFR)",null,null],[3,"SR","","Status register (WWDG_SR)",null,null],[0,"cr","","Control register (WWDG_CR)",null,null],[3,"R","stm32f103xx::wwdg::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TR","","Value of the field",null,null],[3,"WDGAR","","Value of the field",null,null],[3,"_TW","","Proxy",null,null],[3,"_WDGAW","","Proxy",null,null],[11,"modify","stm32f103xx::wwdg","Modifies the contents of the register",2121,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2121,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2121,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2121,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::wwdg::cr","Value of the field as raw bits",2122,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",2124,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2125,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2125,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2126,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"t","","Bits 0:6 - 7-bit counter (MSB to LSB)",2126,{"i":[{"n":"self"}],"o":{"n":"tr"}}],[11,"wdga","","Bit 7 - Activation bit",2126,{"i":[{"n":"self"}],"o":{"n":"wdgar"}}],[11,"reset_value","","Reset value of the register",2127,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2127,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"t","","Bits 0:6 - 7-bit counter (MSB to LSB)",2127,{"i":[{"n":"self"}],"o":{"n":"_tw"}}],[11,"wdga","","Bit 7 - Activation bit",2127,{"i":[{"n":"self"}],"o":{"n":"_wdgaw"}}],[0,"cfr","stm32f103xx::wwdg","Configuration register (WWDG_CFR)",null,null],[3,"R","stm32f103xx::wwdg::cfr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"WR","","Value of the field",null,null],[3,"WDGTBR","","Value of the field",null,null],[3,"EWIR","","Value of the field",null,null],[3,"_WW","","Proxy",null,null],[3,"_WDGTBW","","Proxy",null,null],[3,"_EWIW","","Proxy",null,null],[11,"modify","stm32f103xx::wwdg","Modifies the contents of the register",2128,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2128,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2128,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2128,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::wwdg::cfr","Value of the field as raw bits",2129,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2130,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",2132,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2133,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2134,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2134,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2134,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2135,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"w","","Bits 0:6 - 7-bit window value",2135,{"i":[{"n":"self"}],"o":{"n":"wr"}}],[11,"wdgtb","","Bits 7:8 - Timer Base",2135,{"i":[{"n":"self"}],"o":{"n":"wdgtbr"}}],[11,"ewi","","Bit 9 - Early Wakeup Interrupt",2135,{"i":[{"n":"self"}],"o":{"n":"ewir"}}],[11,"reset_value","","Reset value of the register",2136,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2136,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"w","","Bits 0:6 - 7-bit window value",2136,{"i":[{"n":"self"}],"o":{"n":"_ww"}}],[11,"wdgtb","","Bits 7:8 - Timer Base",2136,{"i":[{"n":"self"}],"o":{"n":"_wdgtbw"}}],[11,"ewi","","Bit 9 - Early Wakeup Interrupt",2136,{"i":[{"n":"self"}],"o":{"n":"_ewiw"}}],[0,"sr","stm32f103xx::wwdg","Status register (WWDG_SR)",null,null],[3,"R","stm32f103xx::wwdg::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EWIR","","Value of the field",null,null],[3,"_EWIW","","Proxy",null,null],[11,"modify","stm32f103xx::wwdg","Modifies the contents of the register",2137,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2137,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2137,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2137,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::wwdg::sr","Value of the field as raw bits",2138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2139,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2140,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ewi","","Bit 0 - Early Wakeup Interrupt",2140,{"i":[{"n":"self"}],"o":{"n":"ewir"}}],[11,"reset_value","","Reset value of the register",2141,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2141,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ewi","","Bit 0 - Early Wakeup Interrupt",2141,{"i":[{"n":"self"}],"o":{"n":"_ewiw"}}],[0,"tim1","stm32f103xx","Advanced timer",null,null],[3,"RegisterBlock","stm32f103xx::tim1","Register block",null,null],[12,"cr1","","0x00 - control register 1",2142,null],[12,"cr2","","0x04 - control register 2",2142,null],[12,"smcr","","0x08 - slave mode control register",2142,null],[12,"dier","","0x0c - DMA/Interrupt enable register",2142,null],[12,"sr","","0x10 - status register",2142,null],[12,"egr","","0x14 - event generation register",2142,null],[12,"ccmr1_output","","0x18 - capture/compare mode register (output mode)",2142,null],[12,"ccmr2_output","","0x1c - capture/compare mode register (output mode)",2142,null],[12,"ccer","","0x20 - capture/compare enable register",2142,null],[12,"cnt","","0x24 - counter",2142,null],[12,"psc","","0x28 - prescaler",2142,null],[12,"arr","","0x2c - auto-reload register",2142,null],[12,"rcr","","0x30 - repetition counter register",2142,null],[12,"ccr1","","0x34 - capture/compare register 1",2142,null],[12,"ccr2","","0x38 - capture/compare register 2",2142,null],[12,"ccr3","","0x3c - capture/compare register 3",2142,null],[12,"ccr4","","0x40 - capture/compare register 4",2142,null],[12,"bdtr","","0x44 - break and dead-time register",2142,null],[12,"dcr","","0x48 - DMA control register",2142,null],[12,"dmar","","0x4c - DMA address for full transfer",2142,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SMCR","","slave mode control register",null,null],[3,"DIER","","DMA/Interrupt enable register",null,null],[3,"SR","","status register",null,null],[3,"EGR","","event generation register",null,null],[3,"CCMR1_OUTPUT","","capture/compare mode register (output mode)",null,null],[3,"CCMR1_INPUT","","capture/compare mode register 1 (input mode)",null,null],[3,"CCMR2_OUTPUT","","capture/compare mode register (output mode)",null,null],[3,"CCMR2_INPUT","","capture/compare mode register 2 (input mode)",null,null],[3,"CCER","","capture/compare enable register",null,null],[3,"CNT","","counter",null,null],[3,"PSC","","prescaler",null,null],[3,"ARR","","auto-reload register",null,null],[3,"CCR1","","capture/compare register 1",null,null],[3,"CCR2","","capture/compare register 2",null,null],[3,"CCR3","","capture/compare register 3",null,null],[3,"CCR4","","capture/compare register 4",null,null],[3,"DCR","","DMA control register",null,null],[3,"DMAR","","DMA address for full transfer",null,null],[3,"RCR","","repetition counter register",null,null],[3,"BDTR","","break and dead-time register",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::tim1::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARPER","","Value of the field",null,null],[3,"CMSR","","Value of the field",null,null],[3,"URSR","","Value of the field",null,null],[3,"UDISR","","Value of the field",null,null],[3,"_CKDW","","Proxy",null,null],[3,"_ARPEW","","Proxy",null,null],[3,"_CMSW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_OPMW","","Proxy",null,null],[3,"_URSW","","Proxy",null,null],[3,"_UDISW","","Proxy",null,null],[3,"_CENW","","Proxy",null,null],[4,"CKDR","","Possible values of the field `CKD`",null,null],[13,"NODIV","","Clock is not divided",2143,null],[13,"DIV2","","Clock is divided by 2",2143,null],[13,"DIV4","","Clock is divided by 4",2143,null],[13,"_Reserved","","Reserved",2143,null],[4,"DIRR","","Possible values of the field `DIR`",null,null],[13,"UP","","Up",2144,null],[13,"DOWN","","Down",2144,null],[4,"OPMR","","Possible values of the field `OPM`",null,null],[13,"CONTINUOUS","","Counter is not stopped at update event",2145,null],[13,"ONEPULSE","","Counter stops counting at the next update event (clearing the CEN bit)",2145,null],[4,"CENR","","Possible values of the field `CEN`",null,null],[13,"DISABLED","","Counter disabled",2146,null],[13,"ENABLED","","Counter enabled",2146,null],[4,"CKDW","","Values that can be written to the field `CKD`",null,null],[13,"NODIV","","Clock is not divided",2147,null],[13,"DIV2","","Clock is divided by 2",2147,null],[13,"DIV4","","Clock is divided by 4",2147,null],[4,"DIRW","","Values that can be written to the field `DIR`",null,null],[13,"UP","","Up",2148,null],[13,"DOWN","","Down",2148,null],[4,"OPMW","","Values that can be written to the field `OPM`",null,null],[13,"CONTINUOUS","","Counter is not stopped at update event",2149,null],[13,"ONEPULSE","","Counter stops counting at the next update event (clearing the CEN bit)",2149,null],[4,"CENW","","Values that can be written to the field `CEN`",null,null],[13,"DISABLED","","Counter disabled",2150,null],[13,"ENABLED","","Counter enabled",2150,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2151,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2151,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2151,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2151,{"i":[{"n":"self"}]}],[11,"clone","stm32f103xx::tim1::cr1","",2143,{"i":[{"n":"self"}],"o":{"n":"ckdr"}}],[11,"fmt","","",2143,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2143,{"i":[{"n":"self"},{"n":"ckdr"}],"o":{"n":"bool"}}],[11,"ne","","",2143,{"i":[{"n":"self"},{"n":"ckdr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2143,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_no_div","","Checks if the value of the field is `NODIV`",2143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",2143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",2143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2153,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"clone","","",2144,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"fmt","","",2144,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2144,{"i":[{"n":"self"},{"n":"dirr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_up","","Checks if the value of the field is `UP`",2144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_down","","Checks if the value of the field is `DOWN`",2144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2145,{"i":[{"n":"self"}],"o":{"n":"opmr"}}],[11,"fmt","","",2145,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2145,{"i":[{"n":"self"},{"n":"opmr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_continuous","","Checks if the value of the field is `CONTINUOUS`",2145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_one_pulse","","Checks if the value of the field is `ONEPULSE`",2145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2146,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"fmt","","",2146,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2146,{"i":[{"n":"self"},{"n":"cenr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",2146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",2146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",2156,{"i":[{"n":"self"},{"n":"ckdw"}],"o":{"n":"w"}}],[11,"no_div","","Clock is not divided",2156,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","Clock is divided by 2",2156,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","Clock is divided by 4",2156,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2156,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2157,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2157,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2157,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2158,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2159,{"i":[{"n":"self"},{"n":"dirw"}],"o":{"n":"w"}}],[11,"up","","Up",2159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"down","","Down",2159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2159,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2160,{"i":[{"n":"self"},{"n":"opmw"}],"o":{"n":"w"}}],[11,"continuous","","Counter is not stopped at update event",2160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"one_pulse","","Counter stops counting at the next update event (clearing the CEN bit)",2160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2160,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2161,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2162,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2163,{"i":[{"n":"self"},{"n":"cenw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Counter enabled",2163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2163,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2164,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ckd","","Bits 8:9 - Division ratio between the timer clock (CK_INT) frequency and sampling clock",2164,{"i":[{"n":"self"}],"o":{"n":"ckdr"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2164,{"i":[{"n":"self"}],"o":{"n":"arper"}}],[11,"cms","","Bits 5:6 - Center-aligned mode selection",2164,{"i":[{"n":"self"}],"o":{"n":"cmsr"}}],[11,"dir","","Bit 4 - Direction",2164,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"opm","","Bit 3 - One-pulse mode",2164,{"i":[{"n":"self"}],"o":{"n":"opmr"}}],[11,"urs","","Bit 2 - Update request source",2164,{"i":[{"n":"self"}],"o":{"n":"ursr"}}],[11,"udis","","Bit 1 - Update disable",2164,{"i":[{"n":"self"}],"o":{"n":"udisr"}}],[11,"cen","","Bit 0 - Counter enable",2164,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"reset_value","","Reset value of the register",2165,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2165,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ckd","","Bits 8:9 - Division ratio between the timer clock (CK_INT) frequency and sampling clock",2165,{"i":[{"n":"self"}],"o":{"n":"_ckdw"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2165,{"i":[{"n":"self"}],"o":{"n":"_arpew"}}],[11,"cms","","Bits 5:6 - Center-aligned mode selection",2165,{"i":[{"n":"self"}],"o":{"n":"_cmsw"}}],[11,"dir","","Bit 4 - Direction",2165,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"opm","","Bit 3 - One-pulse mode",2165,{"i":[{"n":"self"}],"o":{"n":"_opmw"}}],[11,"urs","","Bit 2 - Update request source",2165,{"i":[{"n":"self"}],"o":{"n":"_ursw"}}],[11,"udis","","Bit 1 - Update disable",2165,{"i":[{"n":"self"}],"o":{"n":"_udisw"}}],[11,"cen","","Bit 0 - Counter enable",2165,{"i":[{"n":"self"}],"o":{"n":"_cenw"}}],[0,"cr2","stm32f103xx::tim1","control register 2",null,null],[3,"R","stm32f103xx::tim1::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OIS4R","","Value of the field",null,null],[3,"OIS3NR","","Value of the field",null,null],[3,"OIS3R","","Value of the field",null,null],[3,"OIS2NR","","Value of the field",null,null],[3,"OIS2R","","Value of the field",null,null],[3,"OIS1NR","","Value of the field",null,null],[3,"OIS1R","","Value of the field",null,null],[3,"TI1SR","","Value of the field",null,null],[3,"MMSR","","Value of the field",null,null],[3,"CCDSR","","Value of the field",null,null],[3,"CCUSR","","Value of the field",null,null],[3,"CCPCR","","Value of the field",null,null],[3,"_OIS4W","","Proxy",null,null],[3,"_OIS3NW","","Proxy",null,null],[3,"_OIS3W","","Proxy",null,null],[3,"_OIS2NW","","Proxy",null,null],[3,"_OIS2W","","Proxy",null,null],[3,"_OIS1NW","","Proxy",null,null],[3,"_OIS1W","","Proxy",null,null],[3,"_TI1SW","","Proxy",null,null],[3,"_MMSW","","Proxy",null,null],[3,"_CCDSW","","Proxy",null,null],[3,"_CCUSW","","Proxy",null,null],[3,"_CCPCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2166,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2166,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2166,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2166,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::cr2","Value of the field as raw bits",2167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2175,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2176,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2176,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2176,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2177,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2177,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2177,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2178,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2178,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2178,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2179,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2180,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2181,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2182,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2183,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2184,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2185,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2185,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2185,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2186,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2186,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2186,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2187,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2188,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2188,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2188,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2189,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2190,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2191,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ois4","","Bit 14 - Output Idle state 4",2191,{"i":[{"n":"self"}],"o":{"n":"ois4r"}}],[11,"ois3n","","Bit 13 - Output Idle state 3",2191,{"i":[{"n":"self"}],"o":{"n":"ois3nr"}}],[11,"ois3","","Bit 12 - Output Idle state 3",2191,{"i":[{"n":"self"}],"o":{"n":"ois3r"}}],[11,"ois2n","","Bit 11 - Output Idle state 2",2191,{"i":[{"n":"self"}],"o":{"n":"ois2nr"}}],[11,"ois2","","Bit 10 - Output Idle state 2",2191,{"i":[{"n":"self"}],"o":{"n":"ois2r"}}],[11,"ois1n","","Bit 9 - Output Idle state 1",2191,{"i":[{"n":"self"}],"o":{"n":"ois1nr"}}],[11,"ois1","","Bit 8 - Output Idle state 1",2191,{"i":[{"n":"self"}],"o":{"n":"ois1r"}}],[11,"ti1s","","Bit 7 - TI1 selection",2191,{"i":[{"n":"self"}],"o":{"n":"ti1sr"}}],[11,"mms","","Bits 4:6 - Master mode selection",2191,{"i":[{"n":"self"}],"o":{"n":"mmsr"}}],[11,"ccds","","Bit 3 - Capture/compare DMA selection",2191,{"i":[{"n":"self"}],"o":{"n":"ccdsr"}}],[11,"ccus","","Bit 2 - Capture/compare control update selection",2191,{"i":[{"n":"self"}],"o":{"n":"ccusr"}}],[11,"ccpc","","Bit 0 - Capture/compare preloaded control",2191,{"i":[{"n":"self"}],"o":{"n":"ccpcr"}}],[11,"reset_value","","Reset value of the register",2192,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2192,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ois4","","Bit 14 - Output Idle state 4",2192,{"i":[{"n":"self"}],"o":{"n":"_ois4w"}}],[11,"ois3n","","Bit 13 - Output Idle state 3",2192,{"i":[{"n":"self"}],"o":{"n":"_ois3nw"}}],[11,"ois3","","Bit 12 - Output Idle state 3",2192,{"i":[{"n":"self"}],"o":{"n":"_ois3w"}}],[11,"ois2n","","Bit 11 - Output Idle state 2",2192,{"i":[{"n":"self"}],"o":{"n":"_ois2nw"}}],[11,"ois2","","Bit 10 - Output Idle state 2",2192,{"i":[{"n":"self"}],"o":{"n":"_ois2w"}}],[11,"ois1n","","Bit 9 - Output Idle state 1",2192,{"i":[{"n":"self"}],"o":{"n":"_ois1nw"}}],[11,"ois1","","Bit 8 - Output Idle state 1",2192,{"i":[{"n":"self"}],"o":{"n":"_ois1w"}}],[11,"ti1s","","Bit 7 - TI1 selection",2192,{"i":[{"n":"self"}],"o":{"n":"_ti1sw"}}],[11,"mms","","Bits 4:6 - Master mode selection",2192,{"i":[{"n":"self"}],"o":{"n":"_mmsw"}}],[11,"ccds","","Bit 3 - Capture/compare DMA selection",2192,{"i":[{"n":"self"}],"o":{"n":"_ccdsw"}}],[11,"ccus","","Bit 2 - Capture/compare control update selection",2192,{"i":[{"n":"self"}],"o":{"n":"_ccusw"}}],[11,"ccpc","","Bit 0 - Capture/compare preloaded control",2192,{"i":[{"n":"self"}],"o":{"n":"_ccpcw"}}],[0,"smcr","stm32f103xx::tim1","slave mode control register",null,null],[3,"R","stm32f103xx::tim1::smcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ETPR","","Value of the field",null,null],[3,"ECER","","Value of the field",null,null],[3,"ETPSR","","Value of the field",null,null],[3,"ETFR","","Value of the field",null,null],[3,"MSMR","","Value of the field",null,null],[3,"_ETPW","","Proxy",null,null],[3,"_ECEW","","Proxy",null,null],[3,"_ETPSW","","Proxy",null,null],[3,"_ETFW","","Proxy",null,null],[3,"_MSMW","","Proxy",null,null],[3,"_TSW","","Proxy",null,null],[3,"_SMSW","","Proxy",null,null],[4,"TSR","","Possible values of the field `TS`",null,null],[13,"ITR0","","Internal Trigger 0 (ITR0)",2193,null],[13,"ITR1","","Internal Trigger 1 (ITR1)",2193,null],[13,"ITR2","","Internal Trigger 2 (ITR2)",2193,null],[13,"ITR3","","Internal Trigger 3 (ITR3)",2193,null],[13,"TI1F_ED","","TI1 Edge Detector",2193,null],[13,"TI1FP1","","Filtered Timer Input 1",2193,null],[13,"TI2FP2","","Filtered Timer Input 2",2193,null],[13,"ETRF","","External Trigger input",2193,null],[4,"SMSR","","Possible values of the field `SMS`",null,null],[13,"DISABLED","","Counter disabled",2194,null],[13,"ENCODERTI2","","Encoder mode, count up/down on TI2FP1",2194,null],[13,"ENCODERTI1","","Encoder mode, count up/down on TI1FP2",2194,null],[13,"ENCODERTI1TI2","","Encoder mode, count up/down on both TI1FP1 and TI2FP2",2194,null],[13,"RESET","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2194,null],[13,"GATED","","The counter clock is enabled when the trigger input (TRGI) is high",2194,null],[13,"TRIGGER","","The counter starts at a rising edge of the trigger TRGI ",2194,null],[13,"EXTERNAL","","Rising edges of the selected trigger (TRGI) clock the counter",2194,null],[4,"TSW","","Values that can be written to the field `TS`",null,null],[13,"ITR0","","Internal Trigger 0 (ITR0)",2195,null],[13,"ITR1","","Internal Trigger 1 (ITR1)",2195,null],[13,"ITR2","","Internal Trigger 2 (ITR2)",2195,null],[13,"ITR3","","Internal Trigger 3 (ITR3)",2195,null],[13,"TI1F_ED","","TI1 Edge Detector",2195,null],[13,"TI1FP1","","Filtered Timer Input 1",2195,null],[13,"TI2FP2","","Filtered Timer Input 2",2195,null],[13,"ETRF","","External Trigger input",2195,null],[4,"SMSW","","Values that can be written to the field `SMS`",null,null],[13,"DISABLED","","Counter disabled",2196,null],[13,"ENCODERTI2","","Encoder mode, count up/down on TI2FP1",2196,null],[13,"ENCODERTI1","","Encoder mode, count up/down on TI1FP2",2196,null],[13,"ENCODERTI1TI2","","Encoder mode, count up/down on both TI1FP1 and TI2FP2",2196,null],[13,"RESET","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2196,null],[13,"GATED","","The counter clock is enabled when the trigger input (TRGI) is high",2196,null],[13,"TRIGGER","","The counter starts at a rising edge of the trigger TRGI ",2196,null],[13,"EXTERNAL","","Rising edges of the selected trigger (TRGI) clock the counter",2196,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2197,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2197,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2197,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2197,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::smcr","Value of the field as raw bits",2198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2200,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2201,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2193,{"i":[{"n":"self"}],"o":{"n":"tsr"}}],[11,"fmt","","",2193,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2193,{"i":[{"n":"self"},{"n":"tsr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2193,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_itr0","","Checks if the value of the field is `ITR0`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr1","","Checks if the value of the field is `ITR1`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr2","","Checks if the value of the field is `ITR2`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr3","","Checks if the value of the field is `ITR3`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti1f_ed","","Checks if the value of the field is `TI1F_ED`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti1fp1","","Checks if the value of the field is `TI1FP1`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti2fp2","","Checks if the value of the field is `TI2FP2`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_etrf","","Checks if the value of the field is `ETRF`",2193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2194,{"i":[{"n":"self"}],"o":{"n":"smsr"}}],[11,"fmt","","",2194,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2194,{"i":[{"n":"self"},{"n":"smsr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2194,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_encoder_ti2","","Checks if the value of the field is `ENCODERTI2`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_encoder_ti1","","Checks if the value of the field is `ENCODERTI1`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_encoder_ti1ti2","","Checks if the value of the field is `ENCODERTI1TI2`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_reset","","Checks if the value of the field is `RESET`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_gated","","Checks if the value of the field is `GATED`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_trigger","","Checks if the value of the field is `TRIGGER`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_external","","Checks if the value of the field is `EXTERNAL`",2194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2203,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2203,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2203,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2204,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2204,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2204,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2205,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2206,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2207,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2207,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2207,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2208,{"i":[{"n":"self"},{"n":"tsw"}],"o":{"n":"w"}}],[11,"itr0","","Internal Trigger 0 (ITR0)",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr1","","Internal Trigger 1 (ITR1)",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr2","","Internal Trigger 2 (ITR2)",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr3","","Internal Trigger 3 (ITR3)",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1f_ed","","TI1 Edge Detector",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1fp1","","Filtered Timer Input 1",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti2fp2","","Filtered Timer Input 2",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"etrf","","External Trigger input",2208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2208,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2209,{"i":[{"n":"self"},{"n":"smsw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti2","","Encoder mode, count up/down on TI2FP1",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti1","","Encoder mode, count up/down on TI1FP2",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti1ti2","","Encoder mode, count up/down on both TI1FP1 and TI2FP2",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"reset","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"gated","","The counter clock is enabled when the trigger input (TRGI) is high",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"trigger","","The counter starts at a rising edge of the trigger TRGI",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"external","","Rising edges of the selected trigger (TRGI) clock the counter",2209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2209,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2210,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"etp","","Bit 15 - External trigger polarity",2210,{"i":[{"n":"self"}],"o":{"n":"etpr"}}],[11,"ece","","Bit 14 - External clock enable",2210,{"i":[{"n":"self"}],"o":{"n":"ecer"}}],[11,"etps","","Bits 12:13 - External trigger prescaler",2210,{"i":[{"n":"self"}],"o":{"n":"etpsr"}}],[11,"etf","","Bits 8:11 - External trigger filter",2210,{"i":[{"n":"self"}],"o":{"n":"etfr"}}],[11,"msm","","Bit 7 - Master/Slave mode",2210,{"i":[{"n":"self"}],"o":{"n":"msmr"}}],[11,"ts","","Bits 4:6 - Trigger selection",2210,{"i":[{"n":"self"}],"o":{"n":"tsr"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2210,{"i":[{"n":"self"}],"o":{"n":"smsr"}}],[11,"reset_value","","Reset value of the register",2211,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2211,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"etp","","Bit 15 - External trigger polarity",2211,{"i":[{"n":"self"}],"o":{"n":"_etpw"}}],[11,"ece","","Bit 14 - External clock enable",2211,{"i":[{"n":"self"}],"o":{"n":"_ecew"}}],[11,"etps","","Bits 12:13 - External trigger prescaler",2211,{"i":[{"n":"self"}],"o":{"n":"_etpsw"}}],[11,"etf","","Bits 8:11 - External trigger filter",2211,{"i":[{"n":"self"}],"o":{"n":"_etfw"}}],[11,"msm","","Bit 7 - Master/Slave mode",2211,{"i":[{"n":"self"}],"o":{"n":"_msmw"}}],[11,"ts","","Bits 4:6 - Trigger selection",2211,{"i":[{"n":"self"}],"o":{"n":"_tsw"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2211,{"i":[{"n":"self"}],"o":{"n":"_smsw"}}],[0,"dier","stm32f103xx::tim1","DMA/Interrupt enable register",null,null],[3,"R","stm32f103xx::tim1::dier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TDER","","Value of the field",null,null],[3,"COMDER","","Value of the field",null,null],[3,"CC4DER","","Value of the field",null,null],[3,"CC3DER","","Value of the field",null,null],[3,"CC2DER","","Value of the field",null,null],[3,"CC1DER","","Value of the field",null,null],[3,"UDER","","Value of the field",null,null],[3,"TIER","","Value of the field",null,null],[3,"CC4IER","","Value of the field",null,null],[3,"CC3IER","","Value of the field",null,null],[3,"CC2IER","","Value of the field",null,null],[3,"CC1IER","","Value of the field",null,null],[3,"UIER","","Value of the field",null,null],[3,"BIER","","Value of the field",null,null],[3,"COMIER","","Value of the field",null,null],[3,"_TDEW","","Proxy",null,null],[3,"_COMDEW","","Proxy",null,null],[3,"_CC4DEW","","Proxy",null,null],[3,"_CC3DEW","","Proxy",null,null],[3,"_CC2DEW","","Proxy",null,null],[3,"_CC1DEW","","Proxy",null,null],[3,"_UDEW","","Proxy",null,null],[3,"_TIEW","","Proxy",null,null],[3,"_CC4IEW","","Proxy",null,null],[3,"_CC3IEW","","Proxy",null,null],[3,"_CC2IEW","","Proxy",null,null],[3,"_CC1IEW","","Proxy",null,null],[3,"_UIEW","","Proxy",null,null],[3,"_BIEW","","Proxy",null,null],[3,"_COMIEW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2212,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2212,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2212,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2212,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::dier","Value of the field as raw bits",2213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2222,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2222,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2222,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2223,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2223,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2223,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2224,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2224,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2224,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2225,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2225,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2225,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2228,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2229,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2230,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2231,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2232,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2233,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2234,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2235,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2236,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2237,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2238,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2239,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2240,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2241,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2242,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2243,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tde","","Bit 14 - Trigger DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"tder"}}],[11,"comde","","Bit 13 - COM DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"comder"}}],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc4der"}}],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc3der"}}],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc2der"}}],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc1der"}}],[11,"ude","","Bit 8 - Update DMA request enable",2243,{"i":[{"n":"self"}],"o":{"n":"uder"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"tier"}}],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc4ier"}}],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc3ier"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc2ier"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"cc1ier"}}],[11,"uie","","Bit 0 - Update interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"uier"}}],[11,"bie","","Bit 7 - Break interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"bier"}}],[11,"comie","","Bit 5 - COM interrupt enable",2243,{"i":[{"n":"self"}],"o":{"n":"comier"}}],[11,"reset_value","","Reset value of the register",2244,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2244,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tde","","Bit 14 - Trigger DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_tdew"}}],[11,"comde","","Bit 13 - COM DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_comdew"}}],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc4dew"}}],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc3dew"}}],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc2dew"}}],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc1dew"}}],[11,"ude","","Bit 8 - Update DMA request enable",2244,{"i":[{"n":"self"}],"o":{"n":"_udew"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_tiew"}}],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc4iew"}}],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc3iew"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc2iew"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_cc1iew"}}],[11,"uie","","Bit 0 - Update interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_uiew"}}],[11,"bie","","Bit 7 - Break interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_biew"}}],[11,"comie","","Bit 5 - COM interrupt enable",2244,{"i":[{"n":"self"}],"o":{"n":"_comiew"}}],[0,"sr","stm32f103xx::tim1","status register",null,null],[3,"R","stm32f103xx::tim1::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC4OFR","","Value of the field",null,null],[3,"CC3OFR","","Value of the field",null,null],[3,"CC2OFR","","Value of the field",null,null],[3,"CC1OFR","","Value of the field",null,null],[3,"BIFR","","Value of the field",null,null],[3,"TIFR","","Value of the field",null,null],[3,"COMIFR","","Value of the field",null,null],[3,"CC4IFR","","Value of the field",null,null],[3,"CC3IFR","","Value of the field",null,null],[3,"CC2IFR","","Value of the field",null,null],[3,"CC1IFR","","Value of the field",null,null],[3,"_CC4OFW","","Proxy",null,null],[3,"_CC3OFW","","Proxy",null,null],[3,"_CC2OFW","","Proxy",null,null],[3,"_CC1OFW","","Proxy",null,null],[3,"_BIFW","","Proxy",null,null],[3,"_TIFW","","Proxy",null,null],[3,"_COMIFW","","Proxy",null,null],[3,"_CC4IFW","","Proxy",null,null],[3,"_CC3IFW","","Proxy",null,null],[3,"_CC2IFW","","Proxy",null,null],[3,"_CC1IFW","","Proxy",null,null],[3,"_UIFW","","Proxy",null,null],[4,"UIFR","","Possible values of the field `UIF`",null,null],[13,"NOUPDATE","","No update occurred",2245,null],[13,"PENDING","","Update interrupt pending",2245,null],[4,"UIFW","","Values that can be written to the field `UIF`",null,null],[13,"CLEAR","","Clears the update interrupt flag",2246,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2247,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2247,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2247,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2247,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::sr","Value of the field as raw bits",2248,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2248,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2248,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2249,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2249,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2249,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2245,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"fmt","","",2245,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2245,{"i":[{"n":"self"},{"n":"uifr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_no_update","","Checks if the value of the field is `NOUPDATE`",2245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_pending","","Checks if the value of the field is `PENDING`",2245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2259,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2259,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2259,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2260,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2260,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2260,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2261,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2261,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2261,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2262,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2262,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2262,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2263,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2264,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2265,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2265,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2265,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2266,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2267,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2267,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2267,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2268,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2268,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2268,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2269,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2269,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2269,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2270,{"i":[{"n":"self"},{"n":"uifw"}],"o":{"n":"w"}}],[11,"clear","","Clears the update interrupt flag",2270,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2270,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2270,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2270,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2271,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc4ofr"}}],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc3ofr"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc2ofr"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc1ofr"}}],[11,"bif","","Bit 7 - Break interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"bifr"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"tifr"}}],[11,"comif","","Bit 5 - COM interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"comifr"}}],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc4ifr"}}],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc3ifr"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc2ifr"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"cc1ifr"}}],[11,"uif","","Bit 0 - Update interrupt flag",2271,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"reset_value","","Reset value of the register",2272,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2272,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc4ofw"}}],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc3ofw"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc2ofw"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc1ofw"}}],[11,"bif","","Bit 7 - Break interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_bifw"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_tifw"}}],[11,"comif","","Bit 5 - COM interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_comifw"}}],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc4ifw"}}],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc3ifw"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc2ifw"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_cc1ifw"}}],[11,"uif","","Bit 0 - Update interrupt flag",2272,{"i":[{"n":"self"}],"o":{"n":"_uifw"}}],[0,"egr","stm32f103xx::tim1","event generation register",null,null],[3,"W","stm32f103xx::tim1::egr","Value to write to the register",null,null],[3,"_BGW","","Proxy",null,null],[3,"_TGW","","Proxy",null,null],[3,"_COMGW","","Proxy",null,null],[3,"_CC4GW","","Proxy",null,null],[3,"_CC3GW","","Proxy",null,null],[3,"_CC2GW","","Proxy",null,null],[3,"_CC1GW","","Proxy",null,null],[3,"_UGW","","Proxy",null,null],[11,"write","stm32f103xx::tim1","Writes to the register",2273,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::tim1::egr","Sets the field bit",2274,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2274,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2274,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2275,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2275,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2275,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2276,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2277,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2278,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2279,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2280,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2281,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2282,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2282,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"bg","","Bit 7 - Break generation",2282,{"i":[{"n":"self"}],"o":{"n":"_bgw"}}],[11,"tg","","Bit 6 - Trigger generation",2282,{"i":[{"n":"self"}],"o":{"n":"_tgw"}}],[11,"comg","","Bit 5 - Capture/Compare control update generation",2282,{"i":[{"n":"self"}],"o":{"n":"_comgw"}}],[11,"cc4g","","Bit 4 - Capture/compare 4 generation",2282,{"i":[{"n":"self"}],"o":{"n":"_cc4gw"}}],[11,"cc3g","","Bit 3 - Capture/compare 3 generation",2282,{"i":[{"n":"self"}],"o":{"n":"_cc3gw"}}],[11,"cc2g","","Bit 2 - Capture/compare 2 generation",2282,{"i":[{"n":"self"}],"o":{"n":"_cc2gw"}}],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",2282,{"i":[{"n":"self"}],"o":{"n":"_cc1gw"}}],[11,"ug","","Bit 0 - Update generation",2282,{"i":[{"n":"self"}],"o":{"n":"_ugw"}}],[0,"ccmr1_output","stm32f103xx::tim1","capture/compare mode register (output mode)",null,null],[3,"R","stm32f103xx::tim1::ccmr1_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC2CER","","Value of the field",null,null],[3,"OC2PER","","Value of the field",null,null],[3,"OC2FER","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"OC1CER","","Value of the field",null,null],[3,"OC1PER","","Value of the field",null,null],[3,"OC1FER","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_OC2CEW","","Proxy",null,null],[3,"_OC2MW","","Proxy",null,null],[3,"_OC2PEW","","Proxy",null,null],[3,"_OC2FEW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_OC1CEW","","Proxy",null,null],[3,"_OC1MW","","Proxy",null,null],[3,"_OC1PEW","","Proxy",null,null],[3,"_OC1FEW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[4,"OC1MR","","Possible values of the field `OC1M`",null,null],[13,"FROZEN","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2283,null],[13,"SETACTIVE","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2283,null],[13,"SETINACTIVE","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2283,null],[13,"TOGGLE","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2283,null],[13,"FORCEINACTIVE","","OCyREF is forced low.",2283,null],[13,"FORCEACTIVE","","OCyREF is forced high.",2283,null],[13,"PWM1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2283,null],[13,"PWM2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2283,null],[4,"OC1MW","","Values that can be written to the field `OC1M`",null,null],[13,"FROZEN","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2284,null],[13,"SETACTIVE","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2284,null],[13,"SETINACTIVE","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2284,null],[13,"TOGGLE","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2284,null],[13,"FORCEINACTIVE","","OCyREF is forced low.",2284,null],[13,"FORCEACTIVE","","OCyREF is forced high.",2284,null],[13,"PWM1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2284,null],[13,"PWM2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2284,null],[6,"OC2MR","","Possible values of the field `OC2M`",null,null],[6,"OC2MW","","Values that can be written to the field `OC2M`",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2285,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2285,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2285,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2285,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::ccmr1_output","Value of the field as raw bits",2286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2289,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2283,{"i":[{"n":"self"}],"o":{"n":"oc1mr"}}],[11,"fmt","","",2283,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2283,{"i":[{"n":"self"},{"n":"oc1mr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2283,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_frozen","","Checks if the value of the field is `FROZEN`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_set_active","","Checks if the value of the field is `SETACTIVE`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_set_inactive","","Checks if the value of the field is `SETINACTIVE`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_toggle","","Checks if the value of the field is `TOGGLE`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_force_inactive","","Checks if the value of the field is `FORCEINACTIVE`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_force_active","","Checks if the value of the field is `FORCEACTIVE`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_pwm1","","Checks if the value of the field is `PWM1`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_pwm2","","Checks if the value of the field is `PWM2`",2283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2293,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2294,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2295,{"i":[{"n":"self"},{"n":"oc2mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2295,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2296,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2297,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2298,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2299,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2300,{"i":[{"n":"self"},{"n":"oc1mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2300,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2301,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2302,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2303,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2304,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc2ce","","Bit 15 - Output Compare 2 clear enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc2cer"}}],[11,"oc2m","","Bits 12:14 - Output Compare 2 mode",2304,{"i":[{"n":"self"}],"o":{"n":"oc2mr"}}],[11,"oc2pe","","Bit 11 - Output Compare 2 preload enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc2per"}}],[11,"oc2fe","","Bit 10 - Output Compare 2 fast enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc2fer"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2304,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"oc1ce","","Bit 7 - Output Compare 1 clear enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc1cer"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2304,{"i":[{"n":"self"}],"o":{"n":"oc1mr"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc1per"}}],[11,"oc1fe","","Bit 2 - Output Compare 1 fast enable",2304,{"i":[{"n":"self"}],"o":{"n":"oc1fer"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2304,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2305,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2305,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc2ce","","Bit 15 - Output Compare 2 clear enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc2cew"}}],[11,"oc2m","","Bits 12:14 - Output Compare 2 mode",2305,{"i":[{"n":"self"}],"o":{"n":"_oc2mw"}}],[11,"oc2pe","","Bit 11 - Output Compare 2 preload enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc2pew"}}],[11,"oc2fe","","Bit 10 - Output Compare 2 fast enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc2few"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2305,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"oc1ce","","Bit 7 - Output Compare 1 clear enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc1cew"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2305,{"i":[{"n":"self"}],"o":{"n":"_oc1mw"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc1pew"}}],[11,"oc1fe","","Bit 2 - Output Compare 1 fast enable",2305,{"i":[{"n":"self"}],"o":{"n":"_oc1few"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2305,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr1_input","stm32f103xx::tim1","capture/compare mode register 1 (input mode)",null,null],[3,"R","stm32f103xx::tim1::ccmr1_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC2FR","","Value of the field",null,null],[3,"IC2PSCR","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"IC1FR","","Value of the field",null,null],[3,"IC1PSCR","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_IC2FW","","Proxy",null,null],[3,"_IC2PSCW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_IC1FW","","Proxy",null,null],[3,"_IC1PSCW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2306,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2306,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2306,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2306,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccmr1_input","Value of the field as raw bits",2307,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2308,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2309,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2310,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2311,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2312,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2313,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2314,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2315,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2316,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2317,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2318,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2319,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2319,{"i":[{"n":"self"}],"o":{"n":"ic2fr"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2319,{"i":[{"n":"self"}],"o":{"n":"ic2pscr"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2319,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2319,{"i":[{"n":"self"}],"o":{"n":"ic1fr"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2319,{"i":[{"n":"self"}],"o":{"n":"ic1pscr"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2319,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2320,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2320,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2320,{"i":[{"n":"self"}],"o":{"n":"_ic2fw"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2320,{"i":[{"n":"self"}],"o":{"n":"_ic2pscw"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2320,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2320,{"i":[{"n":"self"}],"o":{"n":"_ic1fw"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2320,{"i":[{"n":"self"}],"o":{"n":"_ic1pscw"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2320,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr2_output","stm32f103xx::tim1","capture/compare mode register (output mode)",null,null],[3,"R","stm32f103xx::tim1::ccmr2_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC4CER","","Value of the field",null,null],[3,"OC4PER","","Value of the field",null,null],[3,"OC4FER","","Value of the field",null,null],[3,"CC4SR","","Value of the field",null,null],[3,"OC3CER","","Value of the field",null,null],[3,"OC3PER","","Value of the field",null,null],[3,"OC3FER","","Value of the field",null,null],[3,"CC3SR","","Value of the field",null,null],[3,"_OC4CEW","","Proxy",null,null],[3,"_OC4MW","","Proxy",null,null],[3,"_OC4PEW","","Proxy",null,null],[3,"_OC4FEW","","Proxy",null,null],[3,"_CC4SW","","Proxy",null,null],[3,"_OC3CEW","","Proxy",null,null],[3,"_OC3MW","","Proxy",null,null],[3,"_OC3PEW","","Proxy",null,null],[3,"_OC3FEW","","Proxy",null,null],[3,"_CC3SW","","Proxy",null,null],[6,"OC4MR","","Possible values of the field `OC4M`",null,null],[6,"OC3MR","","Possible values of the field `OC3M`",null,null],[6,"OC4MW","","Values that can be written to the field `OC4M`",null,null],[6,"OC3MW","","Values that can be written to the field `OC3M`",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2321,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2321,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2321,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2321,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::ccmr2_output","Value of the field as raw bits",2322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2325,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2329,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2330,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2331,{"i":[{"n":"self"},{"n":"oc4mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2331,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2332,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2332,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2332,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2333,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2333,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2333,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2334,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2335,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2335,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2335,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2336,{"i":[{"n":"self"},{"n":"oc3mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2336,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2337,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2337,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2337,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2338,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2338,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2338,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2339,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2340,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc4ce","","Bit 15 - Output compare 4 clear enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc4cer"}}],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",2340,{"i":[{"n":"self"}],"o":{"n":"oc4mr"}}],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc4per"}}],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc4fer"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2340,{"i":[{"n":"self"}],"o":{"n":"cc4sr"}}],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc3cer"}}],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",2340,{"i":[{"n":"self"}],"o":{"n":"oc3mr"}}],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc3per"}}],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",2340,{"i":[{"n":"self"}],"o":{"n":"oc3fer"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2340,{"i":[{"n":"self"}],"o":{"n":"cc3sr"}}],[11,"reset_value","","Reset value of the register",2341,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2341,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc4ce","","Bit 15 - Output compare 4 clear enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc4cew"}}],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",2341,{"i":[{"n":"self"}],"o":{"n":"_oc4mw"}}],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc4pew"}}],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc4few"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2341,{"i":[{"n":"self"}],"o":{"n":"_cc4sw"}}],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc3cew"}}],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",2341,{"i":[{"n":"self"}],"o":{"n":"_oc3mw"}}],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc3pew"}}],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",2341,{"i":[{"n":"self"}],"o":{"n":"_oc3few"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2341,{"i":[{"n":"self"}],"o":{"n":"_cc3sw"}}],[0,"ccmr2_input","stm32f103xx::tim1","capture/compare mode register 2 (input mode)",null,null],[3,"R","stm32f103xx::tim1::ccmr2_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC4FR","","Value of the field",null,null],[3,"IC4PSCR","","Value of the field",null,null],[3,"CC4SR","","Value of the field",null,null],[3,"IC3FR","","Value of the field",null,null],[3,"IC3PSCR","","Value of the field",null,null],[3,"CC3SR","","Value of the field",null,null],[3,"_IC4FW","","Proxy",null,null],[3,"_IC4PSCW","","Proxy",null,null],[3,"_CC4SW","","Proxy",null,null],[3,"_IC3FW","","Proxy",null,null],[3,"_IC3PSCW","","Proxy",null,null],[3,"_CC3SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2342,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2342,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2342,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2342,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccmr2_input","Value of the field as raw bits",2343,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2344,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2345,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2346,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2347,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2348,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2349,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2350,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2351,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2352,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2353,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2354,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2355,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",2355,{"i":[{"n":"self"}],"o":{"n":"ic4fr"}}],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",2355,{"i":[{"n":"self"}],"o":{"n":"ic4pscr"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2355,{"i":[{"n":"self"}],"o":{"n":"cc4sr"}}],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",2355,{"i":[{"n":"self"}],"o":{"n":"ic3fr"}}],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",2355,{"i":[{"n":"self"}],"o":{"n":"ic3pscr"}}],[11,"cc3s","","Bits 0:1 - Capture/compare 3 selection",2355,{"i":[{"n":"self"}],"o":{"n":"cc3sr"}}],[11,"reset_value","","Reset value of the register",2356,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2356,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",2356,{"i":[{"n":"self"}],"o":{"n":"_ic4fw"}}],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",2356,{"i":[{"n":"self"}],"o":{"n":"_ic4pscw"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2356,{"i":[{"n":"self"}],"o":{"n":"_cc4sw"}}],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",2356,{"i":[{"n":"self"}],"o":{"n":"_ic3fw"}}],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",2356,{"i":[{"n":"self"}],"o":{"n":"_ic3pscw"}}],[11,"cc3s","","Bits 0:1 - Capture/compare 3 selection",2356,{"i":[{"n":"self"}],"o":{"n":"_cc3sw"}}],[0,"ccer","stm32f103xx::tim1","capture/compare enable register",null,null],[3,"R","stm32f103xx::tim1::ccer","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC4PR","","Value of the field",null,null],[3,"CC4ER","","Value of the field",null,null],[3,"CC3NPR","","Value of the field",null,null],[3,"CC3NER","","Value of the field",null,null],[3,"CC3PR","","Value of the field",null,null],[3,"CC3ER","","Value of the field",null,null],[3,"CC2NPR","","Value of the field",null,null],[3,"CC2NER","","Value of the field",null,null],[3,"CC2PR","","Value of the field",null,null],[3,"CC2ER","","Value of the field",null,null],[3,"CC1NPR","","Value of the field",null,null],[3,"CC1NER","","Value of the field",null,null],[3,"CC1PR","","Value of the field",null,null],[3,"CC1ER","","Value of the field",null,null],[3,"_CC4PW","","Proxy",null,null],[3,"_CC4EW","","Proxy",null,null],[3,"_CC3NPW","","Proxy",null,null],[3,"_CC3NEW","","Proxy",null,null],[3,"_CC3PW","","Proxy",null,null],[3,"_CC3EW","","Proxy",null,null],[3,"_CC2NPW","","Proxy",null,null],[3,"_CC2NEW","","Proxy",null,null],[3,"_CC2PW","","Proxy",null,null],[3,"_CC2EW","","Proxy",null,null],[3,"_CC1NPW","","Proxy",null,null],[3,"_CC1NEW","","Proxy",null,null],[3,"_CC1PW","","Proxy",null,null],[3,"_CC1EW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2357,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2357,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2357,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2357,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::ccer","Value of the field as raw bits",2358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2362,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2362,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2362,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2363,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2363,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2363,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2364,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2364,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2364,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2365,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2365,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2365,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2366,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2366,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2366,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2367,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2367,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2367,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2368,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2368,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2368,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2369,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2369,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2369,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2370,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2370,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2370,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2371,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2371,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2371,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2372,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2373,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2374,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2375,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2376,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2377,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2378,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2379,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2380,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2381,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2382,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2383,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2384,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2385,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2386,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc4pr"}}],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc4er"}}],[11,"cc3np","","Bit 11 - Capture/Compare 3 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc3npr"}}],[11,"cc3ne","","Bit 10 - Capture/Compare 3 complementary output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc3ner"}}],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc3pr"}}],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc3er"}}],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc2npr"}}],[11,"cc2ne","","Bit 6 - Capture/Compare 2 complementary output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc2ner"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc2pr"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc2er"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc1npr"}}],[11,"cc1ne","","Bit 2 - Capture/Compare 1 complementary output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc1ner"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2386,{"i":[{"n":"self"}],"o":{"n":"cc1pr"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2386,{"i":[{"n":"self"}],"o":{"n":"cc1er"}}],[11,"reset_value","","Reset value of the register",2387,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2387,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc4pw"}}],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc4ew"}}],[11,"cc3np","","Bit 11 - Capture/Compare 3 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc3npw"}}],[11,"cc3ne","","Bit 10 - Capture/Compare 3 complementary output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc3new"}}],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc3pw"}}],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc3ew"}}],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc2npw"}}],[11,"cc2ne","","Bit 6 - Capture/Compare 2 complementary output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc2new"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc2pw"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc2ew"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc1npw"}}],[11,"cc1ne","","Bit 2 - Capture/Compare 1 complementary output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc1new"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2387,{"i":[{"n":"self"}],"o":{"n":"_cc1pw"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2387,{"i":[{"n":"self"}],"o":{"n":"_cc1ew"}}],[0,"cnt","stm32f103xx::tim1","counter",null,null],[3,"R","stm32f103xx::tim1::cnt","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTR","","Value of the field",null,null],[3,"_CNTW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2388,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2388,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::cnt","Value of the field as raw bits",2389,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2390,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2391,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnt","","Bits 0:15 - counter value",2391,{"i":[{"n":"self"}],"o":{"n":"cntr"}}],[11,"reset_value","","Reset value of the register",2392,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2392,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnt","","Bits 0:15 - counter value",2392,{"i":[{"n":"self"}],"o":{"n":"_cntw"}}],[0,"psc","stm32f103xx::tim1","prescaler",null,null],[3,"R","stm32f103xx::tim1::psc","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2393,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2393,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2393,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2393,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::psc","Value of the field as raw bits",2394,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2395,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2396,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"psc","","Bits 0:15 - Prescaler value",2396,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",2397,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2397,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",2397,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"arr","stm32f103xx::tim1","auto-reload register",null,null],[3,"R","stm32f103xx::tim1::arr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARRR","","Value of the field",null,null],[3,"_ARRW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2398,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2398,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2398,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2398,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::arr","Value of the field as raw bits",2399,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2400,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2401,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2401,{"i":[{"n":"self"}],"o":{"n":"arrr"}}],[11,"reset_value","","Reset value of the register",2402,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2402,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2402,{"i":[{"n":"self"}],"o":{"n":"_arrw"}}],[0,"ccr1","stm32f103xx::tim1","capture/compare register 1",null,null],[3,"R","stm32f103xx::tim1::ccr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR1R","","Value of the field",null,null],[3,"_CCR1W","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2403,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2403,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2403,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2403,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccr1","Value of the field as raw bits",2404,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2405,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2406,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2406,{"i":[{"n":"self"}],"o":{"n":"ccr1r"}}],[11,"reset_value","","Reset value of the register",2407,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2407,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2407,{"i":[{"n":"self"}],"o":{"n":"_ccr1w"}}],[0,"ccr2","stm32f103xx::tim1","capture/compare register 2",null,null],[3,"R","stm32f103xx::tim1::ccr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR2R","","Value of the field",null,null],[3,"_CCR2W","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2408,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2408,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2408,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2408,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccr2","Value of the field as raw bits",2409,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2410,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2411,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2411,{"i":[{"n":"self"}],"o":{"n":"ccr2r"}}],[11,"reset_value","","Reset value of the register",2412,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2412,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2412,{"i":[{"n":"self"}],"o":{"n":"_ccr2w"}}],[0,"ccr3","stm32f103xx::tim1","capture/compare register 3",null,null],[3,"R","stm32f103xx::tim1::ccr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR3R","","Value of the field",null,null],[3,"_CCR3W","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2413,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2413,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2413,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2413,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccr3","Value of the field as raw bits",2414,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2415,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2416,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr3","","Bits 0:15 - Capture/Compare value",2416,{"i":[{"n":"self"}],"o":{"n":"ccr3r"}}],[11,"reset_value","","Reset value of the register",2417,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2417,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr3","","Bits 0:15 - Capture/Compare value",2417,{"i":[{"n":"self"}],"o":{"n":"_ccr3w"}}],[0,"ccr4","stm32f103xx::tim1","capture/compare register 4",null,null],[3,"R","stm32f103xx::tim1::ccr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR4R","","Value of the field",null,null],[3,"_CCR4W","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2418,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2418,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2418,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2418,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::ccr4","Value of the field as raw bits",2419,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2420,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2421,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr4","","Bits 0:15 - Capture/Compare value",2421,{"i":[{"n":"self"}],"o":{"n":"ccr4r"}}],[11,"reset_value","","Reset value of the register",2422,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2422,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr4","","Bits 0:15 - Capture/Compare value",2422,{"i":[{"n":"self"}],"o":{"n":"_ccr4w"}}],[0,"dcr","stm32f103xx::tim1","DMA control register",null,null],[3,"R","stm32f103xx::tim1::dcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DBLR","","Value of the field",null,null],[3,"DBAR","","Value of the field",null,null],[3,"_DBLW","","Proxy",null,null],[3,"_DBAW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2423,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2423,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2423,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2423,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::dcr","Value of the field as raw bits",2424,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2425,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2426,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2427,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2428,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dbl","","Bits 8:12 - DMA burst length",2428,{"i":[{"n":"self"}],"o":{"n":"dblr"}}],[11,"dba","","Bits 0:4 - DMA base address",2428,{"i":[{"n":"self"}],"o":{"n":"dbar"}}],[11,"reset_value","","Reset value of the register",2429,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2429,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dbl","","Bits 8:12 - DMA burst length",2429,{"i":[{"n":"self"}],"o":{"n":"_dblw"}}],[11,"dba","","Bits 0:4 - DMA base address",2429,{"i":[{"n":"self"}],"o":{"n":"_dbaw"}}],[0,"dmar","stm32f103xx::tim1","DMA address for full transfer",null,null],[3,"R","stm32f103xx::tim1::dmar","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DMABR","","Value of the field",null,null],[3,"_DMABW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2430,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2430,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2430,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2430,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::dmar","Value of the field as raw bits",2431,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2432,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2433,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",2433,{"i":[{"n":"self"}],"o":{"n":"dmabr"}}],[11,"reset_value","","Reset value of the register",2434,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2434,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",2434,{"i":[{"n":"self"}],"o":{"n":"_dmabw"}}],[0,"rcr","stm32f103xx::tim1","repetition counter register",null,null],[3,"R","stm32f103xx::tim1::rcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"REPR","","Value of the field",null,null],[3,"_REPW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2435,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2435,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2435,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2435,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim1::rcr","Value of the field as raw bits",2436,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2437,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2438,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rep","","Bits 0:7 - Repetition counter value",2438,{"i":[{"n":"self"}],"o":{"n":"repr"}}],[11,"reset_value","","Reset value of the register",2439,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2439,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rep","","Bits 0:7 - Repetition counter value",2439,{"i":[{"n":"self"}],"o":{"n":"_repw"}}],[0,"bdtr","stm32f103xx::tim1","break and dead-time register",null,null],[3,"R","stm32f103xx::tim1::bdtr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MOER","","Value of the field",null,null],[3,"AOER","","Value of the field",null,null],[3,"BKPR","","Value of the field",null,null],[3,"BKER","","Value of the field",null,null],[3,"OSSRR","","Value of the field",null,null],[3,"OSSIR","","Value of the field",null,null],[3,"LOCKR","","Value of the field",null,null],[3,"DTGR","","Value of the field",null,null],[3,"_MOEW","","Proxy",null,null],[3,"_AOEW","","Proxy",null,null],[3,"_BKPW","","Proxy",null,null],[3,"_BKEW","","Proxy",null,null],[3,"_OSSRW","","Proxy",null,null],[3,"_OSSIW","","Proxy",null,null],[3,"_LOCKW","","Proxy",null,null],[3,"_DTGW","","Proxy",null,null],[11,"modify","stm32f103xx::tim1","Modifies the contents of the register",2440,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2440,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2440,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2440,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim1::bdtr","Value of the field as raw bits",2441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2444,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2445,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2446,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2447,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2448,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2449,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2449,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2449,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2450,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2450,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2450,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2451,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2452,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2453,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2453,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2453,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2454,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2454,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2454,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2455,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2456,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2457,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"moe","","Bit 15 - Main output enable",2457,{"i":[{"n":"self"}],"o":{"n":"moer"}}],[11,"aoe","","Bit 14 - Automatic output enable",2457,{"i":[{"n":"self"}],"o":{"n":"aoer"}}],[11,"bkp","","Bit 13 - Break polarity",2457,{"i":[{"n":"self"}],"o":{"n":"bkpr"}}],[11,"bke","","Bit 12 - Break enable",2457,{"i":[{"n":"self"}],"o":{"n":"bker"}}],[11,"ossr","","Bit 11 - Off-state selection for Run mode",2457,{"i":[{"n":"self"}],"o":{"n":"ossrr"}}],[11,"ossi","","Bit 10 - Off-state selection for Idle mode",2457,{"i":[{"n":"self"}],"o":{"n":"ossir"}}],[11,"lock","","Bits 8:9 - Lock configuration",2457,{"i":[{"n":"self"}],"o":{"n":"lockr"}}],[11,"dtg","","Bits 0:7 - Dead-time generator setup",2457,{"i":[{"n":"self"}],"o":{"n":"dtgr"}}],[11,"reset_value","","Reset value of the register",2458,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2458,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"moe","","Bit 15 - Main output enable",2458,{"i":[{"n":"self"}],"o":{"n":"_moew"}}],[11,"aoe","","Bit 14 - Automatic output enable",2458,{"i":[{"n":"self"}],"o":{"n":"_aoew"}}],[11,"bkp","","Bit 13 - Break polarity",2458,{"i":[{"n":"self"}],"o":{"n":"_bkpw"}}],[11,"bke","","Bit 12 - Break enable",2458,{"i":[{"n":"self"}],"o":{"n":"_bkew"}}],[11,"ossr","","Bit 11 - Off-state selection for Run mode",2458,{"i":[{"n":"self"}],"o":{"n":"_ossrw"}}],[11,"ossi","","Bit 10 - Off-state selection for Idle mode",2458,{"i":[{"n":"self"}],"o":{"n":"_ossiw"}}],[11,"lock","","Bits 8:9 - Lock configuration",2458,{"i":[{"n":"self"}],"o":{"n":"_lockw"}}],[11,"dtg","","Bits 0:7 - Dead-time generator setup",2458,{"i":[{"n":"self"}],"o":{"n":"_dtgw"}}],[0,"tim2","stm32f103xx","General purpose timer",null,null],[3,"RegisterBlock","stm32f103xx::tim2","Register block",null,null],[12,"cr1","","0x00 - control register 1",2459,null],[12,"cr2","","0x04 - control register 2",2459,null],[12,"smcr","","0x08 - slave mode control register",2459,null],[12,"dier","","0x0c - DMA/Interrupt enable register",2459,null],[12,"sr","","0x10 - status register",2459,null],[12,"egr","","0x14 - event generation register",2459,null],[12,"ccmr1_output","","0x18 - capture/compare mode register 1 (output mode)",2459,null],[12,"ccmr2_output","","0x1c - capture/compare mode register 2 (output mode)",2459,null],[12,"ccer","","0x20 - capture/compare enable register",2459,null],[12,"cnt","","0x24 - counter",2459,null],[12,"psc","","0x28 - prescaler",2459,null],[12,"arr","","0x2c - auto-reload register",2459,null],[12,"ccr1","","0x34 - capture/compare register 1",2459,null],[12,"ccr2","","0x38 - capture/compare register 2",2459,null],[12,"ccr3","","0x3c - capture/compare register 3",2459,null],[12,"ccr4","","0x40 - capture/compare register 4",2459,null],[12,"dcr","","0x48 - DMA control register",2459,null],[12,"dmar","","0x4c - DMA address for full transfer",2459,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SMCR","","slave mode control register",null,null],[3,"DIER","","DMA/Interrupt enable register",null,null],[3,"SR","","status register",null,null],[3,"EGR","","event generation register",null,null],[3,"CCMR1_OUTPUT","","capture/compare mode register 1 (output mode)",null,null],[3,"CCMR1_INPUT","","capture/compare mode register 1 (input mode)",null,null],[3,"CCMR2_OUTPUT","","capture/compare mode register 2 (output mode)",null,null],[3,"CCMR2_INPUT","","capture/compare mode register 2 (input mode)",null,null],[3,"CCER","","capture/compare enable register",null,null],[3,"CNT","","counter",null,null],[3,"PSC","","prescaler",null,null],[3,"ARR","","auto-reload register",null,null],[3,"CCR1","","capture/compare register 1",null,null],[3,"CCR2","","capture/compare register 2",null,null],[3,"CCR3","","capture/compare register 3",null,null],[3,"CCR4","","capture/compare register 4",null,null],[3,"DCR","","DMA control register",null,null],[3,"DMAR","","DMA address for full transfer",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::tim2::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARPER","","Value of the field",null,null],[3,"CMSR","","Value of the field",null,null],[3,"URSR","","Value of the field",null,null],[3,"UDISR","","Value of the field",null,null],[3,"_CKDW","","Proxy",null,null],[3,"_ARPEW","","Proxy",null,null],[3,"_CMSW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_OPMW","","Proxy",null,null],[3,"_URSW","","Proxy",null,null],[3,"_UDISW","","Proxy",null,null],[3,"_CENW","","Proxy",null,null],[6,"CKDR","","Possible values of the field `CKD`",null,null],[6,"DIRR","","Possible values of the field `DIR`",null,null],[6,"OPMR","","Possible values of the field `OPM`",null,null],[6,"CENR","","Possible values of the field `CEN`",null,null],[6,"CKDW","","Values that can be written to the field `CKD`",null,null],[6,"DIRW","","Values that can be written to the field `DIR`",null,null],[6,"OPMW","","Values that can be written to the field `OPM`",null,null],[6,"CENW","","Values that can be written to the field `CEN`",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2460,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2460,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2460,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2460,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::cr1","Value of the field as raw bits",2461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2462,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",2465,{"i":[{"n":"self"},{"n":"ckdw"}],"o":{"n":"w"}}],[11,"no_div","","Clock is not divided",2465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","Clock is divided by 2",2465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","Clock is divided by 4",2465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2465,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2466,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2467,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2468,{"i":[{"n":"self"},{"n":"dirw"}],"o":{"n":"w"}}],[11,"up","","Up",2468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"down","","Down",2468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2468,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2469,{"i":[{"n":"self"},{"n":"opmw"}],"o":{"n":"w"}}],[11,"continuous","","Counter is not stopped at update event",2469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"one_pulse","","Counter stops counting at the next update event (clearing the CEN bit)",2469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2469,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2470,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2470,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2470,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2471,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2471,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2471,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2472,{"i":[{"n":"self"},{"n":"cenw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Counter enabled",2472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2472,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2473,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ckd","","Bits 8:9 - Clock division",2473,{"i":[{"n":"self"}],"o":{"n":"ckdr"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2473,{"i":[{"n":"self"}],"o":{"n":"arper"}}],[11,"cms","","Bits 5:6 - Center-aligned mode selection",2473,{"i":[{"n":"self"}],"o":{"n":"cmsr"}}],[11,"dir","","Bit 4 - Direction",2473,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"opm","","Bit 3 - One-pulse mode",2473,{"i":[{"n":"self"}],"o":{"n":"opmr"}}],[11,"urs","","Bit 2 - Update request source",2473,{"i":[{"n":"self"}],"o":{"n":"ursr"}}],[11,"udis","","Bit 1 - Update disable",2473,{"i":[{"n":"self"}],"o":{"n":"udisr"}}],[11,"cen","","Bit 0 - Counter enable",2473,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"reset_value","","Reset value of the register",2474,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2474,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ckd","","Bits 8:9 - Clock division",2474,{"i":[{"n":"self"}],"o":{"n":"_ckdw"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2474,{"i":[{"n":"self"}],"o":{"n":"_arpew"}}],[11,"cms","","Bits 5:6 - Center-aligned mode selection",2474,{"i":[{"n":"self"}],"o":{"n":"_cmsw"}}],[11,"dir","","Bit 4 - Direction",2474,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"opm","","Bit 3 - One-pulse mode",2474,{"i":[{"n":"self"}],"o":{"n":"_opmw"}}],[11,"urs","","Bit 2 - Update request source",2474,{"i":[{"n":"self"}],"o":{"n":"_ursw"}}],[11,"udis","","Bit 1 - Update disable",2474,{"i":[{"n":"self"}],"o":{"n":"_udisw"}}],[11,"cen","","Bit 0 - Counter enable",2474,{"i":[{"n":"self"}],"o":{"n":"_cenw"}}],[0,"cr2","stm32f103xx::tim2","control register 2",null,null],[3,"R","stm32f103xx::tim2::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TI1SR","","Value of the field",null,null],[3,"MMSR","","Value of the field",null,null],[3,"CCDSR","","Value of the field",null,null],[3,"_TI1SW","","Proxy",null,null],[3,"_MMSW","","Proxy",null,null],[3,"_CCDSW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2475,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2475,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2475,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2475,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::cr2","Value of the field as raw bits",2476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2477,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2479,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2479,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2479,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2480,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2481,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2481,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2481,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2482,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ti1s","","Bit 7 - TI1 selection",2482,{"i":[{"n":"self"}],"o":{"n":"ti1sr"}}],[11,"mms","","Bits 4:6 - Master mode selection",2482,{"i":[{"n":"self"}],"o":{"n":"mmsr"}}],[11,"ccds","","Bit 3 - Capture/compare DMA selection",2482,{"i":[{"n":"self"}],"o":{"n":"ccdsr"}}],[11,"reset_value","","Reset value of the register",2483,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2483,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ti1s","","Bit 7 - TI1 selection",2483,{"i":[{"n":"self"}],"o":{"n":"_ti1sw"}}],[11,"mms","","Bits 4:6 - Master mode selection",2483,{"i":[{"n":"self"}],"o":{"n":"_mmsw"}}],[11,"ccds","","Bit 3 - Capture/compare DMA selection",2483,{"i":[{"n":"self"}],"o":{"n":"_ccdsw"}}],[0,"smcr","stm32f103xx::tim2","slave mode control register",null,null],[3,"R","stm32f103xx::tim2::smcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ETPR","","Value of the field",null,null],[3,"ECER","","Value of the field",null,null],[3,"ETPSR","","Value of the field",null,null],[3,"ETFR","","Value of the field",null,null],[3,"MSMR","","Value of the field",null,null],[3,"_ETPW","","Proxy",null,null],[3,"_ECEW","","Proxy",null,null],[3,"_ETPSW","","Proxy",null,null],[3,"_ETFW","","Proxy",null,null],[3,"_MSMW","","Proxy",null,null],[3,"_TSW","","Proxy",null,null],[3,"_SMSW","","Proxy",null,null],[6,"TSR","","Possible values of the field `TS`",null,null],[6,"SMSR","","Possible values of the field `SMS`",null,null],[6,"TSW","","Values that can be written to the field `TS`",null,null],[6,"SMSW","","Values that can be written to the field `SMS`",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2484,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2484,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2484,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2484,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::smcr","Value of the field as raw bits",2485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2487,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2488,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2489,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2490,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2491,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2492,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2493,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2494,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2495,{"i":[{"n":"self"},{"n":"tsw"}],"o":{"n":"w"}}],[11,"itr0","","Internal Trigger 0 (ITR0)",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr1","","Internal Trigger 1 (ITR1)",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr2","","Internal Trigger 2 (ITR2)",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr3","","Internal Trigger 3 (ITR3)",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1f_ed","","TI1 Edge Detector",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1fp1","","Filtered Timer Input 1",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti2fp2","","Filtered Timer Input 2",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"etrf","","External Trigger input",2495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2495,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2496,{"i":[{"n":"self"},{"n":"smsw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti2","","Encoder mode, count up/down on TI2FP1",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti1","","Encoder mode, count up/down on TI1FP2",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"encoder_ti1ti2","","Encoder mode, count up/down on both TI1FP1 and TI2FP2",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"reset","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"gated","","The counter clock is enabled when the trigger input (TRGI) is high",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"trigger","","The counter starts at a rising edge of the trigger TRGI",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"external","","Rising edges of the selected trigger (TRGI) clock the counter",2496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2496,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2497,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"etp","","Bit 15 - External trigger polarity",2497,{"i":[{"n":"self"}],"o":{"n":"etpr"}}],[11,"ece","","Bit 14 - External clock enable",2497,{"i":[{"n":"self"}],"o":{"n":"ecer"}}],[11,"etps","","Bits 12:13 - External trigger prescaler",2497,{"i":[{"n":"self"}],"o":{"n":"etpsr"}}],[11,"etf","","Bits 8:11 - External trigger filter",2497,{"i":[{"n":"self"}],"o":{"n":"etfr"}}],[11,"msm","","Bit 7 - Master/Slave mode",2497,{"i":[{"n":"self"}],"o":{"n":"msmr"}}],[11,"ts","","Bits 4:6 - Trigger selection",2497,{"i":[{"n":"self"}],"o":{"n":"tsr"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2497,{"i":[{"n":"self"}],"o":{"n":"smsr"}}],[11,"reset_value","","Reset value of the register",2498,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2498,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"etp","","Bit 15 - External trigger polarity",2498,{"i":[{"n":"self"}],"o":{"n":"_etpw"}}],[11,"ece","","Bit 14 - External clock enable",2498,{"i":[{"n":"self"}],"o":{"n":"_ecew"}}],[11,"etps","","Bits 12:13 - External trigger prescaler",2498,{"i":[{"n":"self"}],"o":{"n":"_etpsw"}}],[11,"etf","","Bits 8:11 - External trigger filter",2498,{"i":[{"n":"self"}],"o":{"n":"_etfw"}}],[11,"msm","","Bit 7 - Master/Slave mode",2498,{"i":[{"n":"self"}],"o":{"n":"_msmw"}}],[11,"ts","","Bits 4:6 - Trigger selection",2498,{"i":[{"n":"self"}],"o":{"n":"_tsw"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2498,{"i":[{"n":"self"}],"o":{"n":"_smsw"}}],[0,"dier","stm32f103xx::tim2","DMA/Interrupt enable register",null,null],[3,"R","stm32f103xx::tim2::dier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TDER","","Value of the field",null,null],[3,"CC4DER","","Value of the field",null,null],[3,"CC3DER","","Value of the field",null,null],[3,"CC2DER","","Value of the field",null,null],[3,"CC1DER","","Value of the field",null,null],[3,"UDER","","Value of the field",null,null],[3,"TIER","","Value of the field",null,null],[3,"CC4IER","","Value of the field",null,null],[3,"CC3IER","","Value of the field",null,null],[3,"CC2IER","","Value of the field",null,null],[3,"CC1IER","","Value of the field",null,null],[3,"UIER","","Value of the field",null,null],[3,"_TDEW","","Proxy",null,null],[3,"_CC4DEW","","Proxy",null,null],[3,"_CC3DEW","","Proxy",null,null],[3,"_CC2DEW","","Proxy",null,null],[3,"_CC1DEW","","Proxy",null,null],[3,"_UDEW","","Proxy",null,null],[3,"_TIEW","","Proxy",null,null],[3,"_CC4IEW","","Proxy",null,null],[3,"_CC3IEW","","Proxy",null,null],[3,"_CC2IEW","","Proxy",null,null],[3,"_CC1IEW","","Proxy",null,null],[3,"_UIEW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2499,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2499,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2499,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2499,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::dier","Value of the field as raw bits",2500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2500,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2501,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2501,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2501,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2502,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2502,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2502,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2503,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2503,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2503,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2508,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2508,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2508,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2512,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2513,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2514,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2515,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2516,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2517,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2518,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2519,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2520,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2521,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2521,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2521,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2522,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2522,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2522,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2523,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2523,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2523,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2524,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tde","","Bit 14 - Trigger DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"tder"}}],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc4der"}}],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc3der"}}],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc2der"}}],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc1der"}}],[11,"ude","","Bit 8 - Update DMA request enable",2524,{"i":[{"n":"self"}],"o":{"n":"uder"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"tier"}}],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc4ier"}}],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc3ier"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc2ier"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"cc1ier"}}],[11,"uie","","Bit 0 - Update interrupt enable",2524,{"i":[{"n":"self"}],"o":{"n":"uier"}}],[11,"reset_value","","Reset value of the register",2525,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2525,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tde","","Bit 14 - Trigger DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_tdew"}}],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc4dew"}}],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc3dew"}}],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc2dew"}}],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc1dew"}}],[11,"ude","","Bit 8 - Update DMA request enable",2525,{"i":[{"n":"self"}],"o":{"n":"_udew"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_tiew"}}],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc4iew"}}],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc3iew"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc2iew"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_cc1iew"}}],[11,"uie","","Bit 0 - Update interrupt enable",2525,{"i":[{"n":"self"}],"o":{"n":"_uiew"}}],[0,"sr","stm32f103xx::tim2","status register",null,null],[3,"R","stm32f103xx::tim2::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC4OFR","","Value of the field",null,null],[3,"CC3OFR","","Value of the field",null,null],[3,"CC2OFR","","Value of the field",null,null],[3,"CC1OFR","","Value of the field",null,null],[3,"TIFR","","Value of the field",null,null],[3,"CC4IFR","","Value of the field",null,null],[3,"CC3IFR","","Value of the field",null,null],[3,"CC2IFR","","Value of the field",null,null],[3,"CC1IFR","","Value of the field",null,null],[3,"_CC4OFW","","Proxy",null,null],[3,"_CC3OFW","","Proxy",null,null],[3,"_CC2OFW","","Proxy",null,null],[3,"_CC1OFW","","Proxy",null,null],[3,"_TIFW","","Proxy",null,null],[3,"_CC4IFW","","Proxy",null,null],[3,"_CC3IFW","","Proxy",null,null],[3,"_CC2IFW","","Proxy",null,null],[3,"_CC1IFW","","Proxy",null,null],[3,"_UIFW","","Proxy",null,null],[6,"UIFR","","Possible values of the field `UIF`",null,null],[6,"UIFW","","Values that can be written to the field `UIF`",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2526,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2526,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2526,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2526,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::sr","Value of the field as raw bits",2527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2536,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2536,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2537,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2538,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2539,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2540,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2541,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2542,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2543,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2544,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2545,{"i":[{"n":"self"},{"n":"uifw"}],"o":{"n":"w"}}],[11,"clear","","Clears the update interrupt flag",2545,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2545,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2545,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2545,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2546,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc4ofr"}}],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc3ofr"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc2ofr"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc1ofr"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"tifr"}}],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc4ifr"}}],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc3ifr"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc2ifr"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"cc1ifr"}}],[11,"uif","","Bit 0 - Update interrupt flag",2546,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"reset_value","","Reset value of the register",2547,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2547,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc4ofw"}}],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc3ofw"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc2ofw"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc1ofw"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_tifw"}}],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc4ifw"}}],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc3ifw"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc2ifw"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_cc1ifw"}}],[11,"uif","","Bit 0 - Update interrupt flag",2547,{"i":[{"n":"self"}],"o":{"n":"_uifw"}}],[0,"egr","stm32f103xx::tim2","event generation register",null,null],[3,"W","stm32f103xx::tim2::egr","Value to write to the register",null,null],[3,"_TGW","","Proxy",null,null],[3,"_CC4GW","","Proxy",null,null],[3,"_CC3GW","","Proxy",null,null],[3,"_CC2GW","","Proxy",null,null],[3,"_CC1GW","","Proxy",null,null],[3,"_UGW","","Proxy",null,null],[11,"write","stm32f103xx::tim2","Writes to the register",2548,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::tim2::egr","Sets the field bit",2549,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2549,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2549,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2550,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2550,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2550,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2551,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2551,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2551,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2552,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2552,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2552,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2553,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2553,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2553,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2554,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2554,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2554,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2555,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2555,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tg","","Bit 6 - Trigger generation",2555,{"i":[{"n":"self"}],"o":{"n":"_tgw"}}],[11,"cc4g","","Bit 4 - Capture/compare 4 generation",2555,{"i":[{"n":"self"}],"o":{"n":"_cc4gw"}}],[11,"cc3g","","Bit 3 - Capture/compare 3 generation",2555,{"i":[{"n":"self"}],"o":{"n":"_cc3gw"}}],[11,"cc2g","","Bit 2 - Capture/compare 2 generation",2555,{"i":[{"n":"self"}],"o":{"n":"_cc2gw"}}],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",2555,{"i":[{"n":"self"}],"o":{"n":"_cc1gw"}}],[11,"ug","","Bit 0 - Update generation",2555,{"i":[{"n":"self"}],"o":{"n":"_ugw"}}],[0,"ccmr1_output","stm32f103xx::tim2","capture/compare mode register 1 (output mode)",null,null],[3,"R","stm32f103xx::tim2::ccmr1_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC2CER","","Value of the field",null,null],[3,"OC2PER","","Value of the field",null,null],[3,"OC2FER","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"OC1CER","","Value of the field",null,null],[3,"OC1PER","","Value of the field",null,null],[3,"OC1FER","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_OC2CEW","","Proxy",null,null],[3,"_OC2MW","","Proxy",null,null],[3,"_OC2PEW","","Proxy",null,null],[3,"_OC2FEW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_OC1CEW","","Proxy",null,null],[3,"_OC1MW","","Proxy",null,null],[3,"_OC1PEW","","Proxy",null,null],[3,"_OC1FEW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[6,"OC2MR","","Possible values of the field `OC2M`",null,null],[6,"OC1MR","","Possible values of the field `OC1M`",null,null],[6,"OC2MW","","Values that can be written to the field `OC2M`",null,null],[6,"OC1MW","","Values that can be written to the field `OC1M`",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2556,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2556,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2556,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2556,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::ccmr1_output","Value of the field as raw bits",2557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2560,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2562,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2563,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2564,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2565,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2566,{"i":[{"n":"self"},{"n":"oc2mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2566,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2567,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2568,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2569,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2570,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2571,{"i":[{"n":"self"},{"n":"oc1mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2571,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2574,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2575,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc2ce","","Bit 15 - Output compare 2 clear enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc2cer"}}],[11,"oc2m","","Bits 12:14 - Output compare 2 mode",2575,{"i":[{"n":"self"}],"o":{"n":"oc2mr"}}],[11,"oc2pe","","Bit 11 - Output compare 2 preload enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc2per"}}],[11,"oc2fe","","Bit 10 - Output compare 2 fast enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc2fer"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2575,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"oc1ce","","Bit 7 - Output compare 1 clear enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc1cer"}}],[11,"oc1m","","Bits 4:6 - Output compare 1 mode",2575,{"i":[{"n":"self"}],"o":{"n":"oc1mr"}}],[11,"oc1pe","","Bit 3 - Output compare 1 preload enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc1per"}}],[11,"oc1fe","","Bit 2 - Output compare 1 fast enable",2575,{"i":[{"n":"self"}],"o":{"n":"oc1fer"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2575,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2576,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2576,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc2ce","","Bit 15 - Output compare 2 clear enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc2cew"}}],[11,"oc2m","","Bits 12:14 - Output compare 2 mode",2576,{"i":[{"n":"self"}],"o":{"n":"_oc2mw"}}],[11,"oc2pe","","Bit 11 - Output compare 2 preload enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc2pew"}}],[11,"oc2fe","","Bit 10 - Output compare 2 fast enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc2few"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2576,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"oc1ce","","Bit 7 - Output compare 1 clear enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc1cew"}}],[11,"oc1m","","Bits 4:6 - Output compare 1 mode",2576,{"i":[{"n":"self"}],"o":{"n":"_oc1mw"}}],[11,"oc1pe","","Bit 3 - Output compare 1 preload enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc1pew"}}],[11,"oc1fe","","Bit 2 - Output compare 1 fast enable",2576,{"i":[{"n":"self"}],"o":{"n":"_oc1few"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2576,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr1_input","stm32f103xx::tim2","capture/compare mode register 1 (input mode)",null,null],[3,"R","stm32f103xx::tim2::ccmr1_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC2FR","","Value of the field",null,null],[3,"IC2PSCR","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"IC1FR","","Value of the field",null,null],[3,"IC1PSCR","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_IC2FW","","Proxy",null,null],[3,"_IC2PSCW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_IC1FW","","Proxy",null,null],[3,"_IC1PSCW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2577,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2577,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2577,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2577,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccmr1_input","Value of the field as raw bits",2578,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2579,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2580,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2581,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2582,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2583,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2584,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2585,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2586,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2587,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2588,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2589,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2590,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2590,{"i":[{"n":"self"}],"o":{"n":"ic2fr"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2590,{"i":[{"n":"self"}],"o":{"n":"ic2pscr"}}],[11,"cc2s","","Bits 8:9 - Capture/compare 2 selection",2590,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2590,{"i":[{"n":"self"}],"o":{"n":"ic1fr"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2590,{"i":[{"n":"self"}],"o":{"n":"ic1pscr"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2590,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2591,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2591,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2591,{"i":[{"n":"self"}],"o":{"n":"_ic2fw"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2591,{"i":[{"n":"self"}],"o":{"n":"_ic2pscw"}}],[11,"cc2s","","Bits 8:9 - Capture/compare 2 selection",2591,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2591,{"i":[{"n":"self"}],"o":{"n":"_ic1fw"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2591,{"i":[{"n":"self"}],"o":{"n":"_ic1pscw"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2591,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr2_output","stm32f103xx::tim2","capture/compare mode register 2 (output mode)",null,null],[3,"R","stm32f103xx::tim2::ccmr2_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC4CER","","Value of the field",null,null],[3,"OC4PER","","Value of the field",null,null],[3,"OC4FER","","Value of the field",null,null],[3,"CC4SR","","Value of the field",null,null],[3,"OC3CER","","Value of the field",null,null],[3,"OC3PER","","Value of the field",null,null],[3,"OC3FER","","Value of the field",null,null],[3,"CC3SR","","Value of the field",null,null],[3,"_OC4CEW","","Proxy",null,null],[3,"_OC4MW","","Proxy",null,null],[3,"_OC4PEW","","Proxy",null,null],[3,"_OC4FEW","","Proxy",null,null],[3,"_CC4SW","","Proxy",null,null],[3,"_OC3CEW","","Proxy",null,null],[3,"_OC3MW","","Proxy",null,null],[3,"_OC3PEW","","Proxy",null,null],[3,"_OC3FEW","","Proxy",null,null],[3,"_CC3SW","","Proxy",null,null],[6,"OC4MR","","Possible values of the field `OC4M`",null,null],[6,"OC3MR","","Possible values of the field `OC3M`",null,null],[6,"OC4MW","","Values that can be written to the field `OC4M`",null,null],[6,"OC3MW","","Values that can be written to the field `OC3M`",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2592,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2592,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2592,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2592,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::ccmr2_output","Value of the field as raw bits",2593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2596,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2600,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2601,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2601,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2601,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2602,{"i":[{"n":"self"},{"n":"oc4mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2602,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2602,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2603,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2603,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2603,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2604,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2604,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2604,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2605,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2606,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2606,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2606,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2607,{"i":[{"n":"self"},{"n":"oc3mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2607,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2607,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2608,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2608,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2608,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2609,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2609,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2609,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2610,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2611,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc4ce","","Bit 15 - Output compare 4 clear enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc4cer"}}],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",2611,{"i":[{"n":"self"}],"o":{"n":"oc4mr"}}],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc4per"}}],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc4fer"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2611,{"i":[{"n":"self"}],"o":{"n":"cc4sr"}}],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc3cer"}}],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",2611,{"i":[{"n":"self"}],"o":{"n":"oc3mr"}}],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc3per"}}],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",2611,{"i":[{"n":"self"}],"o":{"n":"oc3fer"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2611,{"i":[{"n":"self"}],"o":{"n":"cc3sr"}}],[11,"reset_value","","Reset value of the register",2612,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2612,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc4ce","","Bit 15 - Output compare 4 clear enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc4cew"}}],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",2612,{"i":[{"n":"self"}],"o":{"n":"_oc4mw"}}],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc4pew"}}],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc4few"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2612,{"i":[{"n":"self"}],"o":{"n":"_cc4sw"}}],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc3cew"}}],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",2612,{"i":[{"n":"self"}],"o":{"n":"_oc3mw"}}],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc3pew"}}],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",2612,{"i":[{"n":"self"}],"o":{"n":"_oc3few"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2612,{"i":[{"n":"self"}],"o":{"n":"_cc3sw"}}],[0,"ccmr2_input","stm32f103xx::tim2","capture/compare mode register 2 (input mode)",null,null],[3,"R","stm32f103xx::tim2::ccmr2_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC4FR","","Value of the field",null,null],[3,"IC4PSCR","","Value of the field",null,null],[3,"CC4SR","","Value of the field",null,null],[3,"IC3FR","","Value of the field",null,null],[3,"IC3PSCR","","Value of the field",null,null],[3,"CC3SR","","Value of the field",null,null],[3,"_IC4FW","","Proxy",null,null],[3,"_IC4PSCW","","Proxy",null,null],[3,"_CC4SW","","Proxy",null,null],[3,"_IC3FW","","Proxy",null,null],[3,"_IC3PSCW","","Proxy",null,null],[3,"_CC3SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2613,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2613,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2613,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2613,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccmr2_input","Value of the field as raw bits",2614,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2615,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2616,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2617,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2618,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2619,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2620,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2621,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2622,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2623,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2624,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2625,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2626,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",2626,{"i":[{"n":"self"}],"o":{"n":"ic4fr"}}],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",2626,{"i":[{"n":"self"}],"o":{"n":"ic4pscr"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2626,{"i":[{"n":"self"}],"o":{"n":"cc4sr"}}],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",2626,{"i":[{"n":"self"}],"o":{"n":"ic3fr"}}],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",2626,{"i":[{"n":"self"}],"o":{"n":"ic3pscr"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2626,{"i":[{"n":"self"}],"o":{"n":"cc3sr"}}],[11,"reset_value","","Reset value of the register",2627,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2627,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",2627,{"i":[{"n":"self"}],"o":{"n":"_ic4fw"}}],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",2627,{"i":[{"n":"self"}],"o":{"n":"_ic4pscw"}}],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",2627,{"i":[{"n":"self"}],"o":{"n":"_cc4sw"}}],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",2627,{"i":[{"n":"self"}],"o":{"n":"_ic3fw"}}],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",2627,{"i":[{"n":"self"}],"o":{"n":"_ic3pscw"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",2627,{"i":[{"n":"self"}],"o":{"n":"_cc3sw"}}],[0,"ccer","stm32f103xx::tim2","capture/compare enable register",null,null],[3,"R","stm32f103xx::tim2::ccer","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC4PR","","Value of the field",null,null],[3,"CC4ER","","Value of the field",null,null],[3,"CC3PR","","Value of the field",null,null],[3,"CC3ER","","Value of the field",null,null],[3,"CC2PR","","Value of the field",null,null],[3,"CC2ER","","Value of the field",null,null],[3,"CC1PR","","Value of the field",null,null],[3,"CC1ER","","Value of the field",null,null],[3,"_CC4PW","","Proxy",null,null],[3,"_CC4EW","","Proxy",null,null],[3,"_CC3PW","","Proxy",null,null],[3,"_CC3EW","","Proxy",null,null],[3,"_CC2PW","","Proxy",null,null],[3,"_CC2EW","","Proxy",null,null],[3,"_CC1PW","","Proxy",null,null],[3,"_CC1EW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2628,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2628,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2628,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2628,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim2::ccer","Value of the field as raw bits",2629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2631,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2632,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2633,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2634,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2635,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2636,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2637,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2638,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2639,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2641,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2642,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2643,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2644,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2645,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",2645,{"i":[{"n":"self"}],"o":{"n":"cc4pr"}}],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",2645,{"i":[{"n":"self"}],"o":{"n":"cc4er"}}],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",2645,{"i":[{"n":"self"}],"o":{"n":"cc3pr"}}],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",2645,{"i":[{"n":"self"}],"o":{"n":"cc3er"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2645,{"i":[{"n":"self"}],"o":{"n":"cc2pr"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2645,{"i":[{"n":"self"}],"o":{"n":"cc2er"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2645,{"i":[{"n":"self"}],"o":{"n":"cc1pr"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2645,{"i":[{"n":"self"}],"o":{"n":"cc1er"}}],[11,"reset_value","","Reset value of the register",2646,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2646,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",2646,{"i":[{"n":"self"}],"o":{"n":"_cc4pw"}}],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",2646,{"i":[{"n":"self"}],"o":{"n":"_cc4ew"}}],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",2646,{"i":[{"n":"self"}],"o":{"n":"_cc3pw"}}],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",2646,{"i":[{"n":"self"}],"o":{"n":"_cc3ew"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2646,{"i":[{"n":"self"}],"o":{"n":"_cc2pw"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2646,{"i":[{"n":"self"}],"o":{"n":"_cc2ew"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2646,{"i":[{"n":"self"}],"o":{"n":"_cc1pw"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2646,{"i":[{"n":"self"}],"o":{"n":"_cc1ew"}}],[0,"cnt","stm32f103xx::tim2","counter",null,null],[3,"R","stm32f103xx::tim2::cnt","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTR","","Value of the field",null,null],[3,"_CNTW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2647,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2647,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2647,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2647,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::cnt","Value of the field as raw bits",2648,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2649,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2650,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnt","","Bits 0:15 - counter value",2650,{"i":[{"n":"self"}],"o":{"n":"cntr"}}],[11,"reset_value","","Reset value of the register",2651,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2651,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnt","","Bits 0:15 - counter value",2651,{"i":[{"n":"self"}],"o":{"n":"_cntw"}}],[0,"psc","stm32f103xx::tim2","prescaler",null,null],[3,"R","stm32f103xx::tim2::psc","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2652,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2652,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2652,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2652,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::psc","Value of the field as raw bits",2653,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2654,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2655,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"psc","","Bits 0:15 - Prescaler value",2655,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",2656,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2656,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",2656,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"arr","stm32f103xx::tim2","auto-reload register",null,null],[3,"R","stm32f103xx::tim2::arr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARRR","","Value of the field",null,null],[3,"_ARRW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2657,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2657,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2657,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2657,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::arr","Value of the field as raw bits",2658,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2659,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2660,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2660,{"i":[{"n":"self"}],"o":{"n":"arrr"}}],[11,"reset_value","","Reset value of the register",2661,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2661,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2661,{"i":[{"n":"self"}],"o":{"n":"_arrw"}}],[0,"ccr1","stm32f103xx::tim2","capture/compare register 1",null,null],[3,"R","stm32f103xx::tim2::ccr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR1R","","Value of the field",null,null],[3,"_CCR1W","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2662,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2662,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2662,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2662,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccr1","Value of the field as raw bits",2663,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2664,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2665,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2665,{"i":[{"n":"self"}],"o":{"n":"ccr1r"}}],[11,"reset_value","","Reset value of the register",2666,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2666,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2666,{"i":[{"n":"self"}],"o":{"n":"_ccr1w"}}],[0,"ccr2","stm32f103xx::tim2","capture/compare register 2",null,null],[3,"R","stm32f103xx::tim2::ccr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR2R","","Value of the field",null,null],[3,"_CCR2W","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2667,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2667,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2667,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2667,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccr2","Value of the field as raw bits",2668,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2669,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2670,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2670,{"i":[{"n":"self"}],"o":{"n":"ccr2r"}}],[11,"reset_value","","Reset value of the register",2671,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2671,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2671,{"i":[{"n":"self"}],"o":{"n":"_ccr2w"}}],[0,"ccr3","stm32f103xx::tim2","capture/compare register 3",null,null],[3,"R","stm32f103xx::tim2::ccr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR3R","","Value of the field",null,null],[3,"_CCR3W","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2672,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2672,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2672,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2672,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccr3","Value of the field as raw bits",2673,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2674,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2675,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr3","","Bits 0:15 - Capture/Compare value",2675,{"i":[{"n":"self"}],"o":{"n":"ccr3r"}}],[11,"reset_value","","Reset value of the register",2676,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2676,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr3","","Bits 0:15 - Capture/Compare value",2676,{"i":[{"n":"self"}],"o":{"n":"_ccr3w"}}],[0,"ccr4","stm32f103xx::tim2","capture/compare register 4",null,null],[3,"R","stm32f103xx::tim2::ccr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR4R","","Value of the field",null,null],[3,"_CCR4W","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2677,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2677,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2677,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2677,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::ccr4","Value of the field as raw bits",2678,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2679,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2680,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr4","","Bits 0:15 - Capture/Compare value",2680,{"i":[{"n":"self"}],"o":{"n":"ccr4r"}}],[11,"reset_value","","Reset value of the register",2681,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2681,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr4","","Bits 0:15 - Capture/Compare value",2681,{"i":[{"n":"self"}],"o":{"n":"_ccr4w"}}],[0,"dcr","stm32f103xx::tim2","DMA control register",null,null],[3,"R","stm32f103xx::tim2::dcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DBLR","","Value of the field",null,null],[3,"DBAR","","Value of the field",null,null],[3,"_DBLW","","Proxy",null,null],[3,"_DBAW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2682,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2682,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2682,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2682,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::dcr","Value of the field as raw bits",2683,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2684,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2685,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2686,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2687,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dbl","","Bits 8:12 - DMA burst length",2687,{"i":[{"n":"self"}],"o":{"n":"dblr"}}],[11,"dba","","Bits 0:4 - DMA base address",2687,{"i":[{"n":"self"}],"o":{"n":"dbar"}}],[11,"reset_value","","Reset value of the register",2688,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2688,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dbl","","Bits 8:12 - DMA burst length",2688,{"i":[{"n":"self"}],"o":{"n":"_dblw"}}],[11,"dba","","Bits 0:4 - DMA base address",2688,{"i":[{"n":"self"}],"o":{"n":"_dbaw"}}],[0,"dmar","stm32f103xx::tim2","DMA address for full transfer",null,null],[3,"R","stm32f103xx::tim2::dmar","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DMABR","","Value of the field",null,null],[3,"_DMABW","","Proxy",null,null],[11,"modify","stm32f103xx::tim2","Modifies the contents of the register",2689,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2689,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2689,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2689,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim2::dmar","Value of the field as raw bits",2690,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2691,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2692,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",2692,{"i":[{"n":"self"}],"o":{"n":"dmabr"}}],[11,"reset_value","","Reset value of the register",2693,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2693,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",2693,{"i":[{"n":"self"}],"o":{"n":"_dmabw"}}],[0,"tim9","stm32f103xx","General purpose timer",null,null],[3,"RegisterBlock","stm32f103xx::tim9","Register block",null,null],[12,"cr1","","0x00 - control register 1",2694,null],[12,"cr2","","0x04 - control register 2",2694,null],[12,"smcr","","0x08 - slave mode control register",2694,null],[12,"dier","","0x0c - DMA/Interrupt enable register",2694,null],[12,"sr","","0x10 - status register",2694,null],[12,"egr","","0x14 - event generation register",2694,null],[12,"ccmr1_output","","0x18 - capture/compare mode register 1 (output mode)",2694,null],[12,"ccer","","0x20 - capture/compare enable register",2694,null],[12,"cnt","","0x24 - counter",2694,null],[12,"psc","","0x28 - prescaler",2694,null],[12,"arr","","0x2c - auto-reload register",2694,null],[12,"ccr1","","0x34 - capture/compare register 1",2694,null],[12,"ccr2","","0x38 - capture/compare register 2",2694,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SMCR","","slave mode control register",null,null],[3,"DIER","","DMA/Interrupt enable register",null,null],[3,"SR","","status register",null,null],[3,"EGR","","event generation register",null,null],[3,"CCMR1_OUTPUT","","capture/compare mode register 1 (output mode)",null,null],[3,"CCMR1_INPUT","","capture/compare mode register 1 (input mode)",null,null],[3,"CCER","","capture/compare enable register",null,null],[3,"CNT","","counter",null,null],[3,"PSC","","prescaler",null,null],[3,"ARR","","auto-reload register",null,null],[3,"CCR1","","capture/compare register 1",null,null],[3,"CCR2","","capture/compare register 2",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::tim9::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARPER","","Value of the field",null,null],[3,"URSR","","Value of the field",null,null],[3,"UDISR","","Value of the field",null,null],[3,"_CKDW","","Proxy",null,null],[3,"_ARPEW","","Proxy",null,null],[3,"_OPMW","","Proxy",null,null],[3,"_URSW","","Proxy",null,null],[3,"_UDISW","","Proxy",null,null],[3,"_CENW","","Proxy",null,null],[6,"CKDR","","Possible values of the field `CKD`",null,null],[6,"OPMR","","Possible values of the field `OPM`",null,null],[6,"CENR","","Possible values of the field `CEN`",null,null],[6,"CKDW","","Values that can be written to the field `CKD`",null,null],[6,"OPMW","","Values that can be written to the field `OPM`",null,null],[6,"CENW","","Values that can be written to the field `CEN`",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2695,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2695,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2695,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2695,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::cr1","Value of the field as raw bits",2696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2696,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2697,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2697,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2697,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",2699,{"i":[{"n":"self"},{"n":"ckdw"}],"o":{"n":"w"}}],[11,"no_div","","Clock is not divided",2699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","Clock is divided by 2",2699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","Clock is divided by 4",2699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2699,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2700,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2701,{"i":[{"n":"self"},{"n":"opmw"}],"o":{"n":"w"}}],[11,"continuous","","Counter is not stopped at update event",2701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"one_pulse","","Counter stops counting at the next update event (clearing the CEN bit)",2701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2701,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2702,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2703,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2704,{"i":[{"n":"self"},{"n":"cenw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Counter enabled",2704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2704,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2705,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ckd","","Bits 8:9 - Clock division",2705,{"i":[{"n":"self"}],"o":{"n":"ckdr"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2705,{"i":[{"n":"self"}],"o":{"n":"arper"}}],[11,"opm","","Bit 3 - One-pulse mode",2705,{"i":[{"n":"self"}],"o":{"n":"opmr"}}],[11,"urs","","Bit 2 - Update request source",2705,{"i":[{"n":"self"}],"o":{"n":"ursr"}}],[11,"udis","","Bit 1 - Update disable",2705,{"i":[{"n":"self"}],"o":{"n":"udisr"}}],[11,"cen","","Bit 0 - Counter enable",2705,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"reset_value","","Reset value of the register",2706,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2706,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ckd","","Bits 8:9 - Clock division",2706,{"i":[{"n":"self"}],"o":{"n":"_ckdw"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2706,{"i":[{"n":"self"}],"o":{"n":"_arpew"}}],[11,"opm","","Bit 3 - One-pulse mode",2706,{"i":[{"n":"self"}],"o":{"n":"_opmw"}}],[11,"urs","","Bit 2 - Update request source",2706,{"i":[{"n":"self"}],"o":{"n":"_ursw"}}],[11,"udis","","Bit 1 - Update disable",2706,{"i":[{"n":"self"}],"o":{"n":"_udisw"}}],[11,"cen","","Bit 0 - Counter enable",2706,{"i":[{"n":"self"}],"o":{"n":"_cenw"}}],[0,"cr2","stm32f103xx::tim9","control register 2",null,null],[3,"R","stm32f103xx::tim9::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MMSR","","Value of the field",null,null],[3,"_MMSW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2707,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2707,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2707,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2707,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::cr2","Value of the field as raw bits",2708,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2709,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2710,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mms","","Bits 4:6 - Master mode selection",2710,{"i":[{"n":"self"}],"o":{"n":"mmsr"}}],[11,"reset_value","","Reset value of the register",2711,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2711,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mms","","Bits 4:6 - Master mode selection",2711,{"i":[{"n":"self"}],"o":{"n":"_mmsw"}}],[0,"smcr","stm32f103xx::tim9","slave mode control register",null,null],[3,"R","stm32f103xx::tim9::smcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MSMR","","Value of the field",null,null],[3,"_MSMW","","Proxy",null,null],[3,"_TSW","","Proxy",null,null],[3,"_SMSW","","Proxy",null,null],[4,"TSR","","Possible values of the field `TS`",null,null],[13,"ITR0","","Internal Trigger 0 (ITR0)",2712,null],[13,"ITR1","","Internal Trigger 1 (ITR1)",2712,null],[13,"ITR2","","Internal Trigger 2 (ITR2)",2712,null],[13,"ITR3","","Internal Trigger 3 (ITR3)",2712,null],[13,"TI1F_ED","","TI1 Edge Detector",2712,null],[13,"TI1FP1","","Filtered Timer Input 1",2712,null],[13,"TI2FP2","","Filtered Timer Input 2",2712,null],[13,"_Reserved","","Reserved",2712,null],[4,"SMSR","","Possible values of the field `SMS`",null,null],[13,"DISABLED","","Counter disabled",2713,null],[13,"RESET","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2713,null],[13,"GATED","","The counter clock is enabled when the trigger input (TRGI) is high",2713,null],[13,"TRIGGER","","The counter starts at a rising edge of the trigger TRGI ",2713,null],[13,"EXTERNAL","","Rising edges of the selected trigger (TRGI) clock the counter",2713,null],[13,"_Reserved","","Reserved",2713,null],[4,"TSW","","Values that can be written to the field `TS`",null,null],[13,"ITR0","","Internal Trigger 0 (ITR0)",2714,null],[13,"ITR1","","Internal Trigger 1 (ITR1)",2714,null],[13,"ITR2","","Internal Trigger 2 (ITR2)",2714,null],[13,"ITR3","","Internal Trigger 3 (ITR3)",2714,null],[13,"TI1F_ED","","TI1 Edge Detector",2714,null],[13,"TI1FP1","","Filtered Timer Input 1",2714,null],[13,"TI2FP2","","Filtered Timer Input 2",2714,null],[4,"SMSW","","Values that can be written to the field `SMS`",null,null],[13,"DISABLED","","Counter disabled",2715,null],[13,"RESET","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2715,null],[13,"GATED","","The counter clock is enabled when the trigger input (TRGI) is high",2715,null],[13,"TRIGGER","","The counter starts at a rising edge of the trigger TRGI ",2715,null],[13,"EXTERNAL","","Rising edges of the selected trigger (TRGI) clock the counter",2715,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2716,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2716,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2716,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2716,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::smcr","Value of the field as raw bits",2717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2717,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2712,{"i":[{"n":"self"}],"o":{"n":"tsr"}}],[11,"fmt","","",2712,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2712,{"i":[{"n":"self"},{"n":"tsr"}],"o":{"n":"bool"}}],[11,"ne","","",2712,{"i":[{"n":"self"},{"n":"tsr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2712,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_itr0","","Checks if the value of the field is `ITR0`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr1","","Checks if the value of the field is `ITR1`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr2","","Checks if the value of the field is `ITR2`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_itr3","","Checks if the value of the field is `ITR3`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti1f_ed","","Checks if the value of the field is `TI1F_ED`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti1fp1","","Checks if the value of the field is `TI1FP1`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_ti2fp2","","Checks if the value of the field is `TI2FP2`",2712,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",2713,{"i":[{"n":"self"}],"o":{"n":"smsr"}}],[11,"fmt","","",2713,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2713,{"i":[{"n":"self"},{"n":"smsr"}],"o":{"n":"bool"}}],[11,"ne","","",2713,{"i":[{"n":"self"},{"n":"smsr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2713,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",2713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_reset","","Checks if the value of the field is `RESET`",2713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_gated","","Checks if the value of the field is `GATED`",2713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_trigger","","Checks if the value of the field is `TRIGGER`",2713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_external","","Checks if the value of the field is `EXTERNAL`",2713,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2718,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2718,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2718,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2719,{"i":[{"n":"self"},{"n":"tsw"}],"o":{"n":"w"}}],[11,"itr0","","Internal Trigger 0 (ITR0)",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr1","","Internal Trigger 1 (ITR1)",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr2","","Internal Trigger 2 (ITR2)",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"itr3","","Internal Trigger 3 (ITR3)",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1f_ed","","TI1 Edge Detector",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti1fp1","","Filtered Timer Input 1",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"ti2fp2","","Filtered Timer Input 2",2719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2719,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2720,{"i":[{"n":"self"},{"n":"smsw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"reset","","Rising edge of the selected trigger input (TRGI) reinitializes the counter",2720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"gated","","The counter clock is enabled when the trigger input (TRGI) is high",2720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"trigger","","The counter starts at a rising edge of the trigger TRGI",2720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"external","","Rising edges of the selected trigger (TRGI) clock the counter",2720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2720,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2721,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"msm","","Bit 7 - Master/Slave mode",2721,{"i":[{"n":"self"}],"o":{"n":"msmr"}}],[11,"ts","","Bits 4:6 - Trigger selection",2721,{"i":[{"n":"self"}],"o":{"n":"tsr"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2721,{"i":[{"n":"self"}],"o":{"n":"smsr"}}],[11,"reset_value","","Reset value of the register",2722,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2722,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"msm","","Bit 7 - Master/Slave mode",2722,{"i":[{"n":"self"}],"o":{"n":"_msmw"}}],[11,"ts","","Bits 4:6 - Trigger selection",2722,{"i":[{"n":"self"}],"o":{"n":"_tsw"}}],[11,"sms","","Bits 0:2 - Slave mode selection",2722,{"i":[{"n":"self"}],"o":{"n":"_smsw"}}],[0,"dier","stm32f103xx::tim9","DMA/Interrupt enable register",null,null],[3,"R","stm32f103xx::tim9::dier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIER","","Value of the field",null,null],[3,"CC2IER","","Value of the field",null,null],[3,"CC1IER","","Value of the field",null,null],[3,"UIER","","Value of the field",null,null],[3,"_TIEW","","Proxy",null,null],[3,"_CC2IEW","","Proxy",null,null],[3,"_CC1IEW","","Proxy",null,null],[3,"_UIEW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2723,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2723,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2723,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2723,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::dier","Value of the field as raw bits",2724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2728,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2728,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2728,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2729,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2729,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2729,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2730,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2730,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2730,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2731,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2731,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2731,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2732,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2732,{"i":[{"n":"self"}],"o":{"n":"tier"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2732,{"i":[{"n":"self"}],"o":{"n":"cc2ier"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2732,{"i":[{"n":"self"}],"o":{"n":"cc1ier"}}],[11,"uie","","Bit 0 - Update interrupt enable",2732,{"i":[{"n":"self"}],"o":{"n":"uier"}}],[11,"reset_value","","Reset value of the register",2733,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2733,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tie","","Bit 6 - Trigger interrupt enable",2733,{"i":[{"n":"self"}],"o":{"n":"_tiew"}}],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",2733,{"i":[{"n":"self"}],"o":{"n":"_cc2iew"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2733,{"i":[{"n":"self"}],"o":{"n":"_cc1iew"}}],[11,"uie","","Bit 0 - Update interrupt enable",2733,{"i":[{"n":"self"}],"o":{"n":"_uiew"}}],[0,"sr","stm32f103xx::tim9","status register",null,null],[3,"R","stm32f103xx::tim9::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC2OFR","","Value of the field",null,null],[3,"CC1OFR","","Value of the field",null,null],[3,"TIFR","","Value of the field",null,null],[3,"CC2IFR","","Value of the field",null,null],[3,"CC1IFR","","Value of the field",null,null],[3,"_CC2OFW","","Proxy",null,null],[3,"_CC1OFW","","Proxy",null,null],[3,"_TIFW","","Proxy",null,null],[3,"_CC2IFW","","Proxy",null,null],[3,"_CC1IFW","","Proxy",null,null],[3,"_UIFW","","Proxy",null,null],[6,"UIFR","","Possible values of the field `UIF`",null,null],[6,"UIFW","","Values that can be written to the field `UIF`",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2734,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2734,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2734,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2734,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::sr","Value of the field as raw bits",2735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2740,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2741,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2742,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2742,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2743,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2743,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2744,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2744,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2745,{"i":[{"n":"self"},{"n":"uifw"}],"o":{"n":"w"}}],[11,"clear","","Clears the update interrupt flag",2745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2745,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2745,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2746,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2746,{"i":[{"n":"self"}],"o":{"n":"cc2ofr"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2746,{"i":[{"n":"self"}],"o":{"n":"cc1ofr"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2746,{"i":[{"n":"self"}],"o":{"n":"tifr"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2746,{"i":[{"n":"self"}],"o":{"n":"cc2ifr"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2746,{"i":[{"n":"self"}],"o":{"n":"cc1ifr"}}],[11,"uif","","Bit 0 - Update interrupt flag",2746,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"reset_value","","Reset value of the register",2747,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2747,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",2747,{"i":[{"n":"self"}],"o":{"n":"_cc2ofw"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2747,{"i":[{"n":"self"}],"o":{"n":"_cc1ofw"}}],[11,"tif","","Bit 6 - Trigger interrupt flag",2747,{"i":[{"n":"self"}],"o":{"n":"_tifw"}}],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",2747,{"i":[{"n":"self"}],"o":{"n":"_cc2ifw"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2747,{"i":[{"n":"self"}],"o":{"n":"_cc1ifw"}}],[11,"uif","","Bit 0 - Update interrupt flag",2747,{"i":[{"n":"self"}],"o":{"n":"_uifw"}}],[0,"egr","stm32f103xx::tim9","event generation register",null,null],[3,"W","stm32f103xx::tim9::egr","Value to write to the register",null,null],[3,"_TGW","","Proxy",null,null],[3,"_CC2GW","","Proxy",null,null],[3,"_CC1GW","","Proxy",null,null],[3,"_UGW","","Proxy",null,null],[11,"write","stm32f103xx::tim9","Writes to the register",2748,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::tim9::egr","Sets the field bit",2749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2749,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2749,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2750,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2750,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2751,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2752,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2752,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2752,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2753,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2753,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tg","","Bit 6 - Trigger generation",2753,{"i":[{"n":"self"}],"o":{"n":"_tgw"}}],[11,"cc2g","","Bit 2 - Capture/compare 2 generation",2753,{"i":[{"n":"self"}],"o":{"n":"_cc2gw"}}],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",2753,{"i":[{"n":"self"}],"o":{"n":"_cc1gw"}}],[11,"ug","","Bit 0 - Update generation",2753,{"i":[{"n":"self"}],"o":{"n":"_ugw"}}],[0,"ccmr1_output","stm32f103xx::tim9","capture/compare mode register 1 (output mode)",null,null],[3,"R","stm32f103xx::tim9::ccmr1_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC2PER","","Value of the field",null,null],[3,"OC2FER","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"OC1PER","","Value of the field",null,null],[3,"OC1FER","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_OC2MW","","Proxy",null,null],[3,"_OC2PEW","","Proxy",null,null],[3,"_OC2FEW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_OC1MW","","Proxy",null,null],[3,"_OC1PEW","","Proxy",null,null],[3,"_OC1FEW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[6,"OC2MR","","Possible values of the field `OC2M`",null,null],[6,"OC1MR","","Possible values of the field `OC1M`",null,null],[6,"OC2MW","","Values that can be written to the field `OC2M`",null,null],[6,"OC1MW","","Values that can be written to the field `OC1M`",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2754,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2754,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2754,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2754,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::ccmr1_output","Value of the field as raw bits",2755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2756,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2757,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",2758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2758,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2759,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2760,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"variant","","Writes `variant` to the field",2761,{"i":[{"n":"self"},{"n":"oc2mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2761,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2762,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2763,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2764,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2765,{"i":[{"n":"self"},{"n":"oc1mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2765,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2766,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2767,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2768,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2769,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc2m","","Bits 12:14 - Output Compare 2 mode",2769,{"i":[{"n":"self"}],"o":{"n":"oc2mr"}}],[11,"oc2pe","","Bit 11 - Output Compare 2 preload enable",2769,{"i":[{"n":"self"}],"o":{"n":"oc2per"}}],[11,"oc2fe","","Bit 10 - Output Compare 2 fast enable",2769,{"i":[{"n":"self"}],"o":{"n":"oc2fer"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2769,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2769,{"i":[{"n":"self"}],"o":{"n":"oc1mr"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2769,{"i":[{"n":"self"}],"o":{"n":"oc1per"}}],[11,"oc1fe","","Bit 2 - Output Compare 1 fast enable",2769,{"i":[{"n":"self"}],"o":{"n":"oc1fer"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2769,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2770,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2770,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc2m","","Bits 12:14 - Output Compare 2 mode",2770,{"i":[{"n":"self"}],"o":{"n":"_oc2mw"}}],[11,"oc2pe","","Bit 11 - Output Compare 2 preload enable",2770,{"i":[{"n":"self"}],"o":{"n":"_oc2pew"}}],[11,"oc2fe","","Bit 10 - Output Compare 2 fast enable",2770,{"i":[{"n":"self"}],"o":{"n":"_oc2few"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2770,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2770,{"i":[{"n":"self"}],"o":{"n":"_oc1mw"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2770,{"i":[{"n":"self"}],"o":{"n":"_oc1pew"}}],[11,"oc1fe","","Bit 2 - Output Compare 1 fast enable",2770,{"i":[{"n":"self"}],"o":{"n":"_oc1few"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2770,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr1_input","stm32f103xx::tim9","capture/compare mode register 1 (input mode)",null,null],[3,"R","stm32f103xx::tim9::ccmr1_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC2FR","","Value of the field",null,null],[3,"IC2PSCR","","Value of the field",null,null],[3,"CC2SR","","Value of the field",null,null],[3,"IC1FR","","Value of the field",null,null],[3,"IC1PSCR","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_IC2FW","","Proxy",null,null],[3,"_IC2PSCW","","Proxy",null,null],[3,"_CC2SW","","Proxy",null,null],[3,"_IC1FW","","Proxy",null,null],[3,"_IC1PSCW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2771,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2771,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2771,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2771,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::ccmr1_input","Value of the field as raw bits",2772,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2773,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2774,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2775,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2776,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2777,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2778,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2779,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2780,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2781,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2782,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2783,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2784,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2784,{"i":[{"n":"self"}],"o":{"n":"ic2fr"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2784,{"i":[{"n":"self"}],"o":{"n":"ic2pscr"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2784,{"i":[{"n":"self"}],"o":{"n":"cc2sr"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2784,{"i":[{"n":"self"}],"o":{"n":"ic1fr"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2784,{"i":[{"n":"self"}],"o":{"n":"ic1pscr"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2784,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2785,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2785,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",2785,{"i":[{"n":"self"}],"o":{"n":"_ic2fw"}}],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",2785,{"i":[{"n":"self"}],"o":{"n":"_ic2pscw"}}],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",2785,{"i":[{"n":"self"}],"o":{"n":"_cc2sw"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2785,{"i":[{"n":"self"}],"o":{"n":"_ic1fw"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2785,{"i":[{"n":"self"}],"o":{"n":"_ic1pscw"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2785,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccer","stm32f103xx::tim9","capture/compare enable register",null,null],[3,"R","stm32f103xx::tim9::ccer","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC2NPR","","Value of the field",null,null],[3,"CC2PR","","Value of the field",null,null],[3,"CC2ER","","Value of the field",null,null],[3,"CC1NPR","","Value of the field",null,null],[3,"CC1PR","","Value of the field",null,null],[3,"CC1ER","","Value of the field",null,null],[3,"_CC2NPW","","Proxy",null,null],[3,"_CC2PW","","Proxy",null,null],[3,"_CC2EW","","Proxy",null,null],[3,"_CC1NPW","","Proxy",null,null],[3,"_CC1PW","","Proxy",null,null],[3,"_CC1EW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2786,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2786,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2786,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2786,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim9::ccer","Value of the field as raw bits",2787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2793,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2794,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2795,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2796,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2797,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2797,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2797,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2798,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2798,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2798,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2799,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",2799,{"i":[{"n":"self"}],"o":{"n":"cc2npr"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2799,{"i":[{"n":"self"}],"o":{"n":"cc2pr"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2799,{"i":[{"n":"self"}],"o":{"n":"cc2er"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2799,{"i":[{"n":"self"}],"o":{"n":"cc1npr"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2799,{"i":[{"n":"self"}],"o":{"n":"cc1pr"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2799,{"i":[{"n":"self"}],"o":{"n":"cc1er"}}],[11,"reset_value","","Reset value of the register",2800,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2800,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",2800,{"i":[{"n":"self"}],"o":{"n":"_cc2npw"}}],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",2800,{"i":[{"n":"self"}],"o":{"n":"_cc2pw"}}],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",2800,{"i":[{"n":"self"}],"o":{"n":"_cc2ew"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2800,{"i":[{"n":"self"}],"o":{"n":"_cc1npw"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2800,{"i":[{"n":"self"}],"o":{"n":"_cc1pw"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2800,{"i":[{"n":"self"}],"o":{"n":"_cc1ew"}}],[0,"cnt","stm32f103xx::tim9","counter",null,null],[3,"R","stm32f103xx::tim9::cnt","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTR","","Value of the field",null,null],[3,"_CNTW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2801,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2801,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2801,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2801,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::cnt","Value of the field as raw bits",2802,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2803,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2804,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnt","","Bits 0:15 - counter value",2804,{"i":[{"n":"self"}],"o":{"n":"cntr"}}],[11,"reset_value","","Reset value of the register",2805,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2805,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnt","","Bits 0:15 - counter value",2805,{"i":[{"n":"self"}],"o":{"n":"_cntw"}}],[0,"psc","stm32f103xx::tim9","prescaler",null,null],[3,"R","stm32f103xx::tim9::psc","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2806,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2806,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2806,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2806,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::psc","Value of the field as raw bits",2807,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2808,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2809,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"psc","","Bits 0:15 - Prescaler value",2809,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",2810,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2810,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",2810,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"arr","stm32f103xx::tim9","auto-reload register",null,null],[3,"R","stm32f103xx::tim9::arr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARRR","","Value of the field",null,null],[3,"_ARRW","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2811,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2811,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2811,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2811,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::arr","Value of the field as raw bits",2812,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2813,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2814,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2814,{"i":[{"n":"self"}],"o":{"n":"arrr"}}],[11,"reset_value","","Reset value of the register",2815,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2815,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2815,{"i":[{"n":"self"}],"o":{"n":"_arrw"}}],[0,"ccr1","stm32f103xx::tim9","capture/compare register 1",null,null],[3,"R","stm32f103xx::tim9::ccr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR1R","","Value of the field",null,null],[3,"_CCR1W","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2816,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2816,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2816,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2816,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::ccr1","Value of the field as raw bits",2817,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2818,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2819,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2819,{"i":[{"n":"self"}],"o":{"n":"ccr1r"}}],[11,"reset_value","","Reset value of the register",2820,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2820,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2820,{"i":[{"n":"self"}],"o":{"n":"_ccr1w"}}],[0,"ccr2","stm32f103xx::tim9","capture/compare register 2",null,null],[3,"R","stm32f103xx::tim9::ccr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR2R","","Value of the field",null,null],[3,"_CCR2W","","Proxy",null,null],[11,"modify","stm32f103xx::tim9","Modifies the contents of the register",2821,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2821,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2821,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2821,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim9::ccr2","Value of the field as raw bits",2822,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2823,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2824,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2824,{"i":[{"n":"self"}],"o":{"n":"ccr2r"}}],[11,"reset_value","","Reset value of the register",2825,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2825,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr2","","Bits 0:15 - Capture/Compare 2 value",2825,{"i":[{"n":"self"}],"o":{"n":"_ccr2w"}}],[0,"tim10","stm32f103xx","General purpose timer",null,null],[3,"RegisterBlock","stm32f103xx::tim10","Register block",null,null],[12,"cr1","","0x00 - control register 1",2826,null],[12,"cr2","","0x04 - control register 2",2826,null],[12,"dier","","0x0c - DMA/Interrupt enable register",2826,null],[12,"sr","","0x10 - status register",2826,null],[12,"egr","","0x14 - event generation register",2826,null],[12,"ccmr1_output","","0x18 - capture/compare mode register (output mode)",2826,null],[12,"ccer","","0x20 - capture/compare enable register",2826,null],[12,"cnt","","0x24 - counter",2826,null],[12,"psc","","0x28 - prescaler",2826,null],[12,"arr","","0x2c - auto-reload register",2826,null],[12,"ccr1","","0x34 - capture/compare register 1",2826,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"DIER","","DMA/Interrupt enable register",null,null],[3,"SR","","status register",null,null],[3,"EGR","","event generation register",null,null],[3,"CCMR1_OUTPUT","","capture/compare mode register (output mode)",null,null],[3,"CCMR1_INPUT","","capture/compare mode register (input mode)",null,null],[3,"CCER","","capture/compare enable register",null,null],[3,"CNT","","counter",null,null],[3,"PSC","","prescaler",null,null],[3,"ARR","","auto-reload register",null,null],[3,"CCR1","","capture/compare register 1",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::tim10::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARPER","","Value of the field",null,null],[3,"URSR","","Value of the field",null,null],[3,"UDISR","","Value of the field",null,null],[3,"_CKDW","","Proxy",null,null],[3,"_ARPEW","","Proxy",null,null],[3,"_URSW","","Proxy",null,null],[3,"_UDISW","","Proxy",null,null],[3,"_CENW","","Proxy",null,null],[6,"CKDR","","Possible values of the field `CKD`",null,null],[6,"CENR","","Possible values of the field `CEN`",null,null],[6,"CKDW","","Values that can be written to the field `CKD`",null,null],[6,"CENW","","Values that can be written to the field `CEN`",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2827,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2827,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2827,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2827,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim10::cr1","Value of the field as raw bits",2828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",2831,{"i":[{"n":"self"},{"n":"ckdw"}],"o":{"n":"w"}}],[11,"no_div","","Clock is not divided",2831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div2","","Clock is divided by 2",2831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","Clock is divided by 4",2831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2831,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2832,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2833,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2834,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2835,{"i":[{"n":"self"},{"n":"cenw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Counter enabled",2835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2835,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2836,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ckd","","Bits 8:9 - Clock division",2836,{"i":[{"n":"self"}],"o":{"n":"ckdr"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2836,{"i":[{"n":"self"}],"o":{"n":"arper"}}],[11,"urs","","Bit 2 - Update request source",2836,{"i":[{"n":"self"}],"o":{"n":"ursr"}}],[11,"udis","","Bit 1 - Update disable",2836,{"i":[{"n":"self"}],"o":{"n":"udisr"}}],[11,"cen","","Bit 0 - Counter enable",2836,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"reset_value","","Reset value of the register",2837,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2837,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ckd","","Bits 8:9 - Clock division",2837,{"i":[{"n":"self"}],"o":{"n":"_ckdw"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2837,{"i":[{"n":"self"}],"o":{"n":"_arpew"}}],[11,"urs","","Bit 2 - Update request source",2837,{"i":[{"n":"self"}],"o":{"n":"_ursw"}}],[11,"udis","","Bit 1 - Update disable",2837,{"i":[{"n":"self"}],"o":{"n":"_udisw"}}],[11,"cen","","Bit 0 - Counter enable",2837,{"i":[{"n":"self"}],"o":{"n":"_cenw"}}],[0,"cr2","stm32f103xx::tim10","control register 2",null,null],[3,"R","stm32f103xx::tim10::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MMSR","","Value of the field",null,null],[3,"_MMSW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2838,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2838,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2838,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2838,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::cr2","Value of the field as raw bits",2839,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2840,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2841,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mms","","Bits 4:6 - Master mode selection",2841,{"i":[{"n":"self"}],"o":{"n":"mmsr"}}],[11,"reset_value","","Reset value of the register",2842,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2842,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mms","","Bits 4:6 - Master mode selection",2842,{"i":[{"n":"self"}],"o":{"n":"_mmsw"}}],[0,"dier","stm32f103xx::tim10","DMA/Interrupt enable register",null,null],[3,"R","stm32f103xx::tim10::dier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC1IER","","Value of the field",null,null],[3,"UIER","","Value of the field",null,null],[3,"_CC1IEW","","Proxy",null,null],[3,"_UIEW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2843,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2843,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2843,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2843,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim10::dier","Value of the field as raw bits",2844,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2844,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2844,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2845,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2845,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2845,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2846,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2847,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2848,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2848,{"i":[{"n":"self"}],"o":{"n":"cc1ier"}}],[11,"uie","","Bit 0 - Update interrupt enable",2848,{"i":[{"n":"self"}],"o":{"n":"uier"}}],[11,"reset_value","","Reset value of the register",2849,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2849,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",2849,{"i":[{"n":"self"}],"o":{"n":"_cc1iew"}}],[11,"uie","","Bit 0 - Update interrupt enable",2849,{"i":[{"n":"self"}],"o":{"n":"_uiew"}}],[0,"sr","stm32f103xx::tim10","status register",null,null],[3,"R","stm32f103xx::tim10::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC1OFR","","Value of the field",null,null],[3,"CC1IFR","","Value of the field",null,null],[3,"_CC1OFW","","Proxy",null,null],[3,"_CC1IFW","","Proxy",null,null],[3,"_UIFW","","Proxy",null,null],[6,"UIFR","","Possible values of the field `UIF`",null,null],[6,"UIFW","","Values that can be written to the field `UIF`",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2850,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2850,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2850,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2850,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim10::sr","Value of the field as raw bits",2851,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2851,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2851,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2852,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2852,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2852,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2853,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2854,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2855,{"i":[{"n":"self"},{"n":"uifw"}],"o":{"n":"w"}}],[11,"clear","","Clears the update interrupt flag",2855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2855,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2855,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2856,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2856,{"i":[{"n":"self"}],"o":{"n":"cc1ofr"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2856,{"i":[{"n":"self"}],"o":{"n":"cc1ifr"}}],[11,"uif","","Bit 0 - Update interrupt flag",2856,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"reset_value","","Reset value of the register",2857,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2857,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",2857,{"i":[{"n":"self"}],"o":{"n":"_cc1ofw"}}],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",2857,{"i":[{"n":"self"}],"o":{"n":"_cc1ifw"}}],[11,"uif","","Bit 0 - Update interrupt flag",2857,{"i":[{"n":"self"}],"o":{"n":"_uifw"}}],[0,"egr","stm32f103xx::tim10","event generation register",null,null],[3,"W","stm32f103xx::tim10::egr","Value to write to the register",null,null],[3,"_CC1GW","","Proxy",null,null],[3,"_UGW","","Proxy",null,null],[11,"write","stm32f103xx::tim10","Writes to the register",2858,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::tim10::egr","Sets the field bit",2859,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2859,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2859,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2860,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2860,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2860,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2861,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2861,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",2861,{"i":[{"n":"self"}],"o":{"n":"_cc1gw"}}],[11,"ug","","Bit 0 - Update generation",2861,{"i":[{"n":"self"}],"o":{"n":"_ugw"}}],[0,"ccmr1_output","stm32f103xx::tim10","capture/compare mode register (output mode)",null,null],[3,"R","stm32f103xx::tim10::ccmr1_output","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"OC1PER","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_OC1MW","","Proxy",null,null],[3,"_OC1PEW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[6,"OC1MR","","Possible values of the field `OC1M`",null,null],[6,"OC1MW","","Values that can be written to the field `OC1M`",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2862,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2862,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2862,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2862,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim10::ccmr1_output","Value of the field as raw bits",2863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2864,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"variant","","Writes `variant` to the field",2865,{"i":[{"n":"self"},{"n":"oc1mw"}],"o":{"n":"w"}}],[11,"frozen","","The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs(",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_active","","Set channel y to active level on match. OCyREF signal is forced high when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_inactive","","Set channel y to inactive level on match. OCyREF signal is forced low when the counter TIMx_CNT matches the capture/compare register y (TIMx_CCRy).",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"toggle","","OCyREF toggles when TIMx_CNT=TIMx_CCRy.",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_inactive","","OCyREF is forced low.",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"force_active","","OCyREF is forced high.",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm1","","In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel 1 is inactive (OCyREF=‘0) as long as TIMx_CNT>TIMx_CCRy else active (OCyREF=1).",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"pwm2","","In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive.",2865,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2865,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2866,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2866,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2866,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2867,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2868,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2868,{"i":[{"n":"self"}],"o":{"n":"oc1mr"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2868,{"i":[{"n":"self"}],"o":{"n":"oc1per"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2868,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2869,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2869,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"oc1m","","Bits 4:6 - Output Compare 1 mode",2869,{"i":[{"n":"self"}],"o":{"n":"_oc1mw"}}],[11,"oc1pe","","Bit 3 - Output Compare 1 preload enable",2869,{"i":[{"n":"self"}],"o":{"n":"_oc1pew"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2869,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccmr1_input","stm32f103xx::tim10","capture/compare mode register (input mode)",null,null],[3,"R","stm32f103xx::tim10::ccmr1_input","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IC1FR","","Value of the field",null,null],[3,"IC1PSCR","","Value of the field",null,null],[3,"CC1SR","","Value of the field",null,null],[3,"_IC1FW","","Proxy",null,null],[3,"_IC1PSCW","","Proxy",null,null],[3,"_CC1SW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2870,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2870,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2870,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2870,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::ccmr1_input","Value of the field as raw bits",2871,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2872,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",2873,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2874,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2875,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2876,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2877,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2877,{"i":[{"n":"self"}],"o":{"n":"ic1fr"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2877,{"i":[{"n":"self"}],"o":{"n":"ic1pscr"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2877,{"i":[{"n":"self"}],"o":{"n":"cc1sr"}}],[11,"reset_value","","Reset value of the register",2878,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2878,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",2878,{"i":[{"n":"self"}],"o":{"n":"_ic1fw"}}],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",2878,{"i":[{"n":"self"}],"o":{"n":"_ic1pscw"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",2878,{"i":[{"n":"self"}],"o":{"n":"_cc1sw"}}],[0,"ccer","stm32f103xx::tim10","capture/compare enable register",null,null],[3,"R","stm32f103xx::tim10::ccer","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CC1NPR","","Value of the field",null,null],[3,"CC1PR","","Value of the field",null,null],[3,"CC1ER","","Value of the field",null,null],[3,"_CC1NPW","","Proxy",null,null],[3,"_CC1PW","","Proxy",null,null],[3,"_CC1EW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2879,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2879,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2879,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2879,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim10::ccer","Value of the field as raw bits",2880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2883,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2883,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2883,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2884,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2884,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2884,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2885,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2886,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2886,{"i":[{"n":"self"}],"o":{"n":"cc1npr"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2886,{"i":[{"n":"self"}],"o":{"n":"cc1pr"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2886,{"i":[{"n":"self"}],"o":{"n":"cc1er"}}],[11,"reset_value","","Reset value of the register",2887,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2887,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",2887,{"i":[{"n":"self"}],"o":{"n":"_cc1npw"}}],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",2887,{"i":[{"n":"self"}],"o":{"n":"_cc1pw"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",2887,{"i":[{"n":"self"}],"o":{"n":"_cc1ew"}}],[0,"cnt","stm32f103xx::tim10","counter",null,null],[3,"R","stm32f103xx::tim10::cnt","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTR","","Value of the field",null,null],[3,"_CNTW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2888,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2888,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2888,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2888,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::cnt","Value of the field as raw bits",2889,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2890,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2891,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnt","","Bits 0:15 - counter value",2891,{"i":[{"n":"self"}],"o":{"n":"cntr"}}],[11,"reset_value","","Reset value of the register",2892,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2892,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnt","","Bits 0:15 - counter value",2892,{"i":[{"n":"self"}],"o":{"n":"_cntw"}}],[0,"psc","stm32f103xx::tim10","prescaler",null,null],[3,"R","stm32f103xx::tim10::psc","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2893,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2893,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2893,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2893,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::psc","Value of the field as raw bits",2894,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2895,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2896,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"psc","","Bits 0:15 - Prescaler value",2896,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",2897,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2897,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",2897,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"arr","stm32f103xx::tim10","auto-reload register",null,null],[3,"R","stm32f103xx::tim10::arr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARRR","","Value of the field",null,null],[3,"_ARRW","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2898,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2898,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2898,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2898,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::arr","Value of the field as raw bits",2899,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2900,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2901,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2901,{"i":[{"n":"self"}],"o":{"n":"arrr"}}],[11,"reset_value","","Reset value of the register",2902,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2902,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arr","","Bits 0:15 - Auto-reload value",2902,{"i":[{"n":"self"}],"o":{"n":"_arrw"}}],[0,"ccr1","stm32f103xx::tim10","capture/compare register 1",null,null],[3,"R","stm32f103xx::tim10::ccr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CCR1R","","Value of the field",null,null],[3,"_CCR1W","","Proxy",null,null],[11,"modify","stm32f103xx::tim10","Modifies the contents of the register",2903,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2903,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2903,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2903,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim10::ccr1","Value of the field as raw bits",2904,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2905,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2906,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2906,{"i":[{"n":"self"}],"o":{"n":"ccr1r"}}],[11,"reset_value","","Reset value of the register",2907,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2907,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ccr1","","Bits 0:15 - Capture/Compare 1 value",2907,{"i":[{"n":"self"}],"o":{"n":"_ccr1w"}}],[0,"tim6","stm32f103xx","Basic timer",null,null],[3,"RegisterBlock","stm32f103xx::tim6","Register block",null,null],[12,"cr1","","0x00 - control register 1",2908,null],[12,"cr2","","0x04 - control register 2",2908,null],[12,"dier","","0x0c - DMA/Interrupt enable register",2908,null],[12,"sr","","0x10 - status register",2908,null],[12,"egr","","0x14 - event generation register",2908,null],[12,"cnt","","0x24 - counter",2908,null],[12,"psc","","0x28 - prescaler",2908,null],[12,"arr","","0x2c - auto-reload register",2908,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"DIER","","DMA/Interrupt enable register",null,null],[3,"SR","","status register",null,null],[3,"EGR","","event generation register",null,null],[3,"CNT","","counter",null,null],[3,"PSC","","prescaler",null,null],[3,"ARR","","auto-reload register",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::tim6::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARPER","","Value of the field",null,null],[3,"URSR","","Value of the field",null,null],[3,"UDISR","","Value of the field",null,null],[3,"_ARPEW","","Proxy",null,null],[3,"_OPMW","","Proxy",null,null],[3,"_URSW","","Proxy",null,null],[3,"_UDISW","","Proxy",null,null],[3,"_CENW","","Proxy",null,null],[6,"OPMR","","Possible values of the field `OPM`",null,null],[6,"CENR","","Possible values of the field `CEN`",null,null],[6,"OPMW","","Values that can be written to the field `OPM`",null,null],[6,"CENW","","Values that can be written to the field `CEN`",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2909,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2909,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2909,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2909,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim6::cr1","Value of the field as raw bits",2910,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2910,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2910,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2911,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2911,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2911,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2912,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2912,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2912,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2913,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2914,{"i":[{"n":"self"},{"n":"opmw"}],"o":{"n":"w"}}],[11,"continuous","","Counter is not stopped at update event",2914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"one_pulse","","Counter stops counting at the next update event (clearing the CEN bit)",2914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2914,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2915,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2916,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",2917,{"i":[{"n":"self"},{"n":"cenw"}],"o":{"n":"w"}}],[11,"disabled","","Counter disabled",2917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Counter enabled",2917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2917,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2918,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2918,{"i":[{"n":"self"}],"o":{"n":"arper"}}],[11,"opm","","Bit 3 - One-pulse mode",2918,{"i":[{"n":"self"}],"o":{"n":"opmr"}}],[11,"urs","","Bit 2 - Update request source",2918,{"i":[{"n":"self"}],"o":{"n":"ursr"}}],[11,"udis","","Bit 1 - Update disable",2918,{"i":[{"n":"self"}],"o":{"n":"udisr"}}],[11,"cen","","Bit 0 - Counter enable",2918,{"i":[{"n":"self"}],"o":{"n":"cenr"}}],[11,"reset_value","","Reset value of the register",2919,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2919,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arpe","","Bit 7 - Auto-reload preload enable",2919,{"i":[{"n":"self"}],"o":{"n":"_arpew"}}],[11,"opm","","Bit 3 - One-pulse mode",2919,{"i":[{"n":"self"}],"o":{"n":"_opmw"}}],[11,"urs","","Bit 2 - Update request source",2919,{"i":[{"n":"self"}],"o":{"n":"_ursw"}}],[11,"udis","","Bit 1 - Update disable",2919,{"i":[{"n":"self"}],"o":{"n":"_udisw"}}],[11,"cen","","Bit 0 - Counter enable",2919,{"i":[{"n":"self"}],"o":{"n":"_cenw"}}],[0,"cr2","stm32f103xx::tim6","control register 2",null,null],[3,"R","stm32f103xx::tim6::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MMSR","","Value of the field",null,null],[3,"_MMSW","","Proxy",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2920,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2920,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2920,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2920,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim6::cr2","Value of the field as raw bits",2921,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",2922,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2923,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mms","","Bits 4:6 - Master mode selection",2923,{"i":[{"n":"self"}],"o":{"n":"mmsr"}}],[11,"reset_value","","Reset value of the register",2924,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2924,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mms","","Bits 4:6 - Master mode selection",2924,{"i":[{"n":"self"}],"o":{"n":"_mmsw"}}],[0,"dier","stm32f103xx::tim6","DMA/Interrupt enable register",null,null],[3,"R","stm32f103xx::tim6::dier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"UDER","","Value of the field",null,null],[3,"UIER","","Value of the field",null,null],[3,"_UDEW","","Proxy",null,null],[3,"_UIEW","","Proxy",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2925,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2925,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2925,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2925,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::tim6::dier","Value of the field as raw bits",2926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2928,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2928,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2928,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2929,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2929,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2929,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2930,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ude","","Bit 8 - Update DMA request enable",2930,{"i":[{"n":"self"}],"o":{"n":"uder"}}],[11,"uie","","Bit 0 - Update interrupt enable",2930,{"i":[{"n":"self"}],"o":{"n":"uier"}}],[11,"reset_value","","Reset value of the register",2931,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2931,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ude","","Bit 8 - Update DMA request enable",2931,{"i":[{"n":"self"}],"o":{"n":"_udew"}}],[11,"uie","","Bit 0 - Update interrupt enable",2931,{"i":[{"n":"self"}],"o":{"n":"_uiew"}}],[0,"sr","stm32f103xx::tim6","status register",null,null],[3,"R","stm32f103xx::tim6::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"_UIFW","","Proxy",null,null],[6,"UIFR","","Possible values of the field `UIF`",null,null],[6,"UIFW","","Values that can be written to the field `UIF`",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2932,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2932,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2932,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2932,{"i":[{"n":"self"}]}],[11,"variant","stm32f103xx::tim6::sr","Writes `variant` to the field",2933,{"i":[{"n":"self"},{"n":"uifw"}],"o":{"n":"w"}}],[11,"clear","","Clears the update interrupt flag",2933,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2933,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2933,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2933,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2934,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"uif","","Bit 0 - Update interrupt flag",2934,{"i":[{"n":"self"}],"o":{"n":"uifr"}}],[11,"reset_value","","Reset value of the register",2935,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2935,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"uif","","Bit 0 - Update interrupt flag",2935,{"i":[{"n":"self"}],"o":{"n":"_uifw"}}],[0,"egr","stm32f103xx::tim6","event generation register",null,null],[3,"W","stm32f103xx::tim6::egr","Value to write to the register",null,null],[3,"_UGW","","Proxy",null,null],[11,"write","stm32f103xx::tim6","Writes to the register",2936,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::tim6::egr","Sets the field bit",2937,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2937,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2937,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",2938,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2938,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ug","","Bit 0 - Update generation",2938,{"i":[{"n":"self"}],"o":{"n":"_ugw"}}],[0,"cnt","stm32f103xx::tim6","counter",null,null],[3,"R","stm32f103xx::tim6::cnt","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CNTR","","Value of the field",null,null],[3,"_CNTW","","Proxy",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2939,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2939,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2939,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2939,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim6::cnt","Value of the field as raw bits",2940,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2941,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2942,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cnt","","Bits 0:15 - Low counter value",2942,{"i":[{"n":"self"}],"o":{"n":"cntr"}}],[11,"reset_value","","Reset value of the register",2943,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2943,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cnt","","Bits 0:15 - Low counter value",2943,{"i":[{"n":"self"}],"o":{"n":"_cntw"}}],[0,"psc","stm32f103xx::tim6","prescaler",null,null],[3,"R","stm32f103xx::tim6::psc","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2944,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2944,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2944,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2944,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim6::psc","Value of the field as raw bits",2945,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2946,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2947,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"psc","","Bits 0:15 - Prescaler value",2947,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",2948,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2948,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",2948,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"arr","stm32f103xx::tim6","auto-reload register",null,null],[3,"R","stm32f103xx::tim6::arr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ARRR","","Value of the field",null,null],[3,"_ARRW","","Proxy",null,null],[11,"modify","stm32f103xx::tim6","Modifies the contents of the register",2949,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2949,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2949,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2949,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::tim6::arr","Value of the field as raw bits",2950,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",2951,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2952,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"arr","","Bits 0:15 - Low Auto-reload value",2952,{"i":[{"n":"self"}],"o":{"n":"arrr"}}],[11,"reset_value","","Reset value of the register",2953,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2953,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"arr","","Bits 0:15 - Low Auto-reload value",2953,{"i":[{"n":"self"}],"o":{"n":"_arrw"}}],[0,"i2c1","stm32f103xx","Inter integrated circuit",null,null],[3,"RegisterBlock","stm32f103xx::i2c1","Register block",null,null],[12,"cr1","","0x00 - Control register 1",2954,null],[12,"cr2","","0x04 - Control register 2",2954,null],[12,"oar1","","0x08 - Own address register 1",2954,null],[12,"oar2","","0x0c - Own address register 2",2954,null],[12,"dr","","0x10 - Data register",2954,null],[12,"sr1","","0x14 - Status register 1",2954,null],[12,"sr2","","0x18 - Status register 2",2954,null],[12,"ccr","","0x1c - Clock control register",2954,null],[12,"trise","","0x20 - TRISE register",2954,null],[3,"CR1","","Control register 1",null,null],[3,"CR2","","Control register 2",null,null],[3,"OAR1","","Own address register 1",null,null],[3,"OAR2","","Own address register 2",null,null],[3,"DR","","Data register",null,null],[3,"SR1","","Status register 1",null,null],[3,"SR2","","Status register 2",null,null],[3,"CCR","","Clock control register",null,null],[3,"TRISE","","TRISE register",null,null],[0,"cr1","","Control register 1",null,null],[3,"R","stm32f103xx::i2c1::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SWRSTR","","Value of the field",null,null],[3,"ALERTR","","Value of the field",null,null],[3,"PECR","","Value of the field",null,null],[3,"POSR","","Value of the field",null,null],[3,"ACKR","","Value of the field",null,null],[3,"STOPR","","Value of the field",null,null],[3,"STARTR","","Value of the field",null,null],[3,"NOSTRETCHR","","Value of the field",null,null],[3,"ENGCR","","Value of the field",null,null],[3,"ENPECR","","Value of the field",null,null],[3,"ENARPR","","Value of the field",null,null],[3,"SMBTYPER","","Value of the field",null,null],[3,"SMBUSR","","Value of the field",null,null],[3,"PER","","Value of the field",null,null],[3,"_SWRSTW","","Proxy",null,null],[3,"_ALERTW","","Proxy",null,null],[3,"_PECW","","Proxy",null,null],[3,"_POSW","","Proxy",null,null],[3,"_ACKW","","Proxy",null,null],[3,"_STOPW","","Proxy",null,null],[3,"_STARTW","","Proxy",null,null],[3,"_NOSTRETCHW","","Proxy",null,null],[3,"_ENGCW","","Proxy",null,null],[3,"_ENPECW","","Proxy",null,null],[3,"_ENARPW","","Proxy",null,null],[3,"_SMBTYPEW","","Proxy",null,null],[3,"_SMBUSW","","Proxy",null,null],[3,"_PEW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",2955,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2955,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2955,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2955,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::i2c1::cr1","Value of the field as raw bits",2956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2957,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2957,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2957,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2958,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2958,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2958,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2959,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2959,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2959,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2960,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2960,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2960,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2961,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2961,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2961,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2962,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2962,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2962,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2963,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2963,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2963,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2964,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2964,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2964,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2965,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2965,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2965,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2969,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2969,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2969,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",2970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2970,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2971,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2972,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2973,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2974,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2975,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2976,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2977,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2978,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2979,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2980,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2981,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2982,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2983,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2984,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"swrst","","Bit 15 - Software reset",2984,{"i":[{"n":"self"}],"o":{"n":"swrstr"}}],[11,"alert","","Bit 13 - SMBus alert",2984,{"i":[{"n":"self"}],"o":{"n":"alertr"}}],[11,"pec","","Bit 12 - Packet error checking",2984,{"i":[{"n":"self"}],"o":{"n":"pecr"}}],[11,"pos","","Bit 11 - Acknowledge/PEC Position (for data reception)",2984,{"i":[{"n":"self"}],"o":{"n":"posr"}}],[11,"ack","","Bit 10 - Acknowledge enable",2984,{"i":[{"n":"self"}],"o":{"n":"ackr"}}],[11,"stop","","Bit 9 - Stop generation",2984,{"i":[{"n":"self"}],"o":{"n":"stopr"}}],[11,"start","","Bit 8 - Start generation",2984,{"i":[{"n":"self"}],"o":{"n":"startr"}}],[11,"nostretch","","Bit 7 - Clock stretching disable (Slave mode)",2984,{"i":[{"n":"self"}],"o":{"n":"nostretchr"}}],[11,"engc","","Bit 6 - General call enable",2984,{"i":[{"n":"self"}],"o":{"n":"engcr"}}],[11,"enpec","","Bit 5 - PEC enable",2984,{"i":[{"n":"self"}],"o":{"n":"enpecr"}}],[11,"enarp","","Bit 4 - ARP enable",2984,{"i":[{"n":"self"}],"o":{"n":"enarpr"}}],[11,"smbtype","","Bit 3 - SMBus type",2984,{"i":[{"n":"self"}],"o":{"n":"smbtyper"}}],[11,"smbus","","Bit 1 - SMBus mode",2984,{"i":[{"n":"self"}],"o":{"n":"smbusr"}}],[11,"pe","","Bit 0 - Peripheral enable",2984,{"i":[{"n":"self"}],"o":{"n":"per"}}],[11,"reset_value","","Reset value of the register",2985,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",2985,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"swrst","","Bit 15 - Software reset",2985,{"i":[{"n":"self"}],"o":{"n":"_swrstw"}}],[11,"alert","","Bit 13 - SMBus alert",2985,{"i":[{"n":"self"}],"o":{"n":"_alertw"}}],[11,"pec","","Bit 12 - Packet error checking",2985,{"i":[{"n":"self"}],"o":{"n":"_pecw"}}],[11,"pos","","Bit 11 - Acknowledge/PEC Position (for data reception)",2985,{"i":[{"n":"self"}],"o":{"n":"_posw"}}],[11,"ack","","Bit 10 - Acknowledge enable",2985,{"i":[{"n":"self"}],"o":{"n":"_ackw"}}],[11,"stop","","Bit 9 - Stop generation",2985,{"i":[{"n":"self"}],"o":{"n":"_stopw"}}],[11,"start","","Bit 8 - Start generation",2985,{"i":[{"n":"self"}],"o":{"n":"_startw"}}],[11,"nostretch","","Bit 7 - Clock stretching disable (Slave mode)",2985,{"i":[{"n":"self"}],"o":{"n":"_nostretchw"}}],[11,"engc","","Bit 6 - General call enable",2985,{"i":[{"n":"self"}],"o":{"n":"_engcw"}}],[11,"enpec","","Bit 5 - PEC enable",2985,{"i":[{"n":"self"}],"o":{"n":"_enpecw"}}],[11,"enarp","","Bit 4 - ARP enable",2985,{"i":[{"n":"self"}],"o":{"n":"_enarpw"}}],[11,"smbtype","","Bit 3 - SMBus type",2985,{"i":[{"n":"self"}],"o":{"n":"_smbtypew"}}],[11,"smbus","","Bit 1 - SMBus mode",2985,{"i":[{"n":"self"}],"o":{"n":"_smbusw"}}],[11,"pe","","Bit 0 - Peripheral enable",2985,{"i":[{"n":"self"}],"o":{"n":"_pew"}}],[0,"cr2","stm32f103xx::i2c1","Control register 2",null,null],[3,"R","stm32f103xx::i2c1::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LASTR","","Value of the field",null,null],[3,"DMAENR","","Value of the field",null,null],[3,"ITBUFENR","","Value of the field",null,null],[3,"ITEVTENR","","Value of the field",null,null],[3,"ITERRENR","","Value of the field",null,null],[3,"FREQR","","Value of the field",null,null],[3,"_LASTW","","Proxy",null,null],[3,"_DMAENW","","Proxy",null,null],[3,"_ITBUFENW","","Proxy",null,null],[3,"_ITEVTENW","","Proxy",null,null],[3,"_ITERRENW","","Proxy",null,null],[3,"_FREQW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",2986,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",2986,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",2986,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",2986,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::i2c1::cr2","Value of the field as raw bits",2987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",2991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",2991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",2991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",2992,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",2993,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2993,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2993,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2994,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2994,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2994,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2995,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2995,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2995,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2996,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2996,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2996,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",2997,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",2997,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",2997,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",2998,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",2999,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"last","","Bit 12 - DMA last transfer",2999,{"i":[{"n":"self"}],"o":{"n":"lastr"}}],[11,"dmaen","","Bit 11 - DMA requests enable",2999,{"i":[{"n":"self"}],"o":{"n":"dmaenr"}}],[11,"itbufen","","Bit 10 - Buffer interrupt enable",2999,{"i":[{"n":"self"}],"o":{"n":"itbufenr"}}],[11,"itevten","","Bit 9 - Event interrupt enable",2999,{"i":[{"n":"self"}],"o":{"n":"itevtenr"}}],[11,"iterren","","Bit 8 - Error interrupt enable",2999,{"i":[{"n":"self"}],"o":{"n":"iterrenr"}}],[11,"freq","","Bits 0:5 - Peripheral clock frequency",2999,{"i":[{"n":"self"}],"o":{"n":"freqr"}}],[11,"reset_value","","Reset value of the register",3000,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3000,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"last","","Bit 12 - DMA last transfer",3000,{"i":[{"n":"self"}],"o":{"n":"_lastw"}}],[11,"dmaen","","Bit 11 - DMA requests enable",3000,{"i":[{"n":"self"}],"o":{"n":"_dmaenw"}}],[11,"itbufen","","Bit 10 - Buffer interrupt enable",3000,{"i":[{"n":"self"}],"o":{"n":"_itbufenw"}}],[11,"itevten","","Bit 9 - Event interrupt enable",3000,{"i":[{"n":"self"}],"o":{"n":"_itevtenw"}}],[11,"iterren","","Bit 8 - Error interrupt enable",3000,{"i":[{"n":"self"}],"o":{"n":"_iterrenw"}}],[11,"freq","","Bits 0:5 - Peripheral clock frequency",3000,{"i":[{"n":"self"}],"o":{"n":"_freqw"}}],[0,"oar1","stm32f103xx::i2c1","Own address register 1",null,null],[3,"R","stm32f103xx::i2c1::oar1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ADDMODER","","Value of the field",null,null],[3,"ADD10R","","Value of the field",null,null],[3,"ADD7R","","Value of the field",null,null],[3,"ADD0R","","Value of the field",null,null],[3,"_ADDMODEW","","Proxy",null,null],[3,"_ADD10W","","Proxy",null,null],[3,"_ADD7W","","Proxy",null,null],[3,"_ADD0W","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3001,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3001,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3001,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3001,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::i2c1::oar1","Value of the field as raw bits",3002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3003,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3004,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3006,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3006,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3006,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3007,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3008,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3009,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3009,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3009,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3010,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"addmode","","Bit 15 - Addressing mode (slave mode)",3010,{"i":[{"n":"self"}],"o":{"n":"addmoder"}}],[11,"add10","","Bits 8:9 - Interface address",3010,{"i":[{"n":"self"}],"o":{"n":"add10r"}}],[11,"add7","","Bits 1:7 - Interface address",3010,{"i":[{"n":"self"}],"o":{"n":"add7r"}}],[11,"add0","","Bit 0 - Interface address",3010,{"i":[{"n":"self"}],"o":{"n":"add0r"}}],[11,"reset_value","","Reset value of the register",3011,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3011,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"addmode","","Bit 15 - Addressing mode (slave mode)",3011,{"i":[{"n":"self"}],"o":{"n":"_addmodew"}}],[11,"add10","","Bits 8:9 - Interface address",3011,{"i":[{"n":"self"}],"o":{"n":"_add10w"}}],[11,"add7","","Bits 1:7 - Interface address",3011,{"i":[{"n":"self"}],"o":{"n":"_add7w"}}],[11,"add0","","Bit 0 - Interface address",3011,{"i":[{"n":"self"}],"o":{"n":"_add0w"}}],[0,"oar2","stm32f103xx::i2c1","Own address register 2",null,null],[3,"R","stm32f103xx::i2c1::oar2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ADD2R","","Value of the field",null,null],[3,"ENDUALR","","Value of the field",null,null],[3,"_ADD2W","","Proxy",null,null],[3,"_ENDUALW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3012,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3012,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3012,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3012,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::i2c1::oar2","Value of the field as raw bits",3013,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",3015,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3016,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3016,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3016,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3017,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"add2","","Bits 1:7 - Interface address",3017,{"i":[{"n":"self"}],"o":{"n":"add2r"}}],[11,"endual","","Bit 0 - Dual addressing mode enable",3017,{"i":[{"n":"self"}],"o":{"n":"endualr"}}],[11,"reset_value","","Reset value of the register",3018,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3018,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"add2","","Bits 1:7 - Interface address",3018,{"i":[{"n":"self"}],"o":{"n":"_add2w"}}],[11,"endual","","Bit 0 - Dual addressing mode enable",3018,{"i":[{"n":"self"}],"o":{"n":"_endualw"}}],[0,"dr","stm32f103xx::i2c1","Data register",null,null],[3,"R","stm32f103xx::i2c1::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3019,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3019,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3019,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3019,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::i2c1::dr","Value of the field as raw bits",3020,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3021,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3022,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:7 - 8-bit data register",3022,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",3023,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3023,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:7 - 8-bit data register",3023,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"sr1","stm32f103xx::i2c1","Status register 1",null,null],[3,"R","stm32f103xx::i2c1::sr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SMBALERTR","","Value of the field",null,null],[3,"TIMEOUTR","","Value of the field",null,null],[3,"PECERRR","","Value of the field",null,null],[3,"OVRR","","Value of the field",null,null],[3,"AFR","","Value of the field",null,null],[3,"ARLOR","","Value of the field",null,null],[3,"BERRR","","Value of the field",null,null],[3,"TXER","","Value of the field",null,null],[3,"RXNER","","Value of the field",null,null],[3,"STOPFR","","Value of the field",null,null],[3,"ADD10R","","Value of the field",null,null],[3,"BTFR","","Value of the field",null,null],[3,"ADDRR","","Value of the field",null,null],[3,"SBR","","Value of the field",null,null],[3,"_SMBALERTW","","Proxy",null,null],[3,"_TIMEOUTW","","Proxy",null,null],[3,"_PECERRW","","Proxy",null,null],[3,"_OVRW","","Proxy",null,null],[3,"_AFW","","Proxy",null,null],[3,"_ARLOW","","Proxy",null,null],[3,"_BERRW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3024,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3024,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3024,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3024,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::i2c1::sr1","Value of the field as raw bits",3025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3025,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3026,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3027,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3028,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3029,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3030,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3031,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3032,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3035,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3036,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3037,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3038,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3039,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3040,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3041,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3042,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3043,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3044,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3045,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3046,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"smbalert","","Bit 15 - SMBus alert",3046,{"i":[{"n":"self"}],"o":{"n":"smbalertr"}}],[11,"timeout","","Bit 14 - Timeout or Tlow error",3046,{"i":[{"n":"self"}],"o":{"n":"timeoutr"}}],[11,"pecerr","","Bit 12 - PEC Error in reception",3046,{"i":[{"n":"self"}],"o":{"n":"pecerrr"}}],[11,"ovr","","Bit 11 - Overrun/Underrun",3046,{"i":[{"n":"self"}],"o":{"n":"ovrr"}}],[11,"af","","Bit 10 - Acknowledge failure",3046,{"i":[{"n":"self"}],"o":{"n":"afr"}}],[11,"arlo","","Bit 9 - Arbitration lost (master mode)",3046,{"i":[{"n":"self"}],"o":{"n":"arlor"}}],[11,"berr","","Bit 8 - Bus error",3046,{"i":[{"n":"self"}],"o":{"n":"berrr"}}],[11,"tx_e","","Bit 7 - Data register empty (transmitters)",3046,{"i":[{"n":"self"}],"o":{"n":"txer"}}],[11,"rx_ne","","Bit 6 - Data register not empty (receivers)",3046,{"i":[{"n":"self"}],"o":{"n":"rxner"}}],[11,"stopf","","Bit 4 - Stop detection (slave mode)",3046,{"i":[{"n":"self"}],"o":{"n":"stopfr"}}],[11,"add10","","Bit 3 - 10-bit header sent (Master mode)",3046,{"i":[{"n":"self"}],"o":{"n":"add10r"}}],[11,"btf","","Bit 2 - Byte transfer finished",3046,{"i":[{"n":"self"}],"o":{"n":"btfr"}}],[11,"addr","","Bit 1 - Address sent (master mode)/matched (slave mode)",3046,{"i":[{"n":"self"}],"o":{"n":"addrr"}}],[11,"sb","","Bit 0 - Start bit (Master mode)",3046,{"i":[{"n":"self"}],"o":{"n":"sbr"}}],[11,"reset_value","","Reset value of the register",3047,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3047,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"smbalert","","Bit 15 - SMBus alert",3047,{"i":[{"n":"self"}],"o":{"n":"_smbalertw"}}],[11,"timeout","","Bit 14 - Timeout or Tlow error",3047,{"i":[{"n":"self"}],"o":{"n":"_timeoutw"}}],[11,"pecerr","","Bit 12 - PEC Error in reception",3047,{"i":[{"n":"self"}],"o":{"n":"_pecerrw"}}],[11,"ovr","","Bit 11 - Overrun/Underrun",3047,{"i":[{"n":"self"}],"o":{"n":"_ovrw"}}],[11,"af","","Bit 10 - Acknowledge failure",3047,{"i":[{"n":"self"}],"o":{"n":"_afw"}}],[11,"arlo","","Bit 9 - Arbitration lost (master mode)",3047,{"i":[{"n":"self"}],"o":{"n":"_arlow"}}],[11,"berr","","Bit 8 - Bus error",3047,{"i":[{"n":"self"}],"o":{"n":"_berrw"}}],[0,"sr2","stm32f103xx::i2c1","Status register 2",null,null],[3,"R","stm32f103xx::i2c1::sr2","Value read from the register",null,null],[3,"PECR","","Value of the field",null,null],[3,"DUALFR","","Value of the field",null,null],[3,"SMBHOSTR","","Value of the field",null,null],[3,"SMBDEFAULTR","","Value of the field",null,null],[3,"GENCALLR","","Value of the field",null,null],[3,"TRAR","","Value of the field",null,null],[3,"BUSYR","","Value of the field",null,null],[4,"MSLR","","Possible values of the field `MSL`",null,null],[13,"SLAVE","","Slave Mode",3048,null],[13,"MASTER","","Master Mode",3048,null],[11,"read","stm32f103xx::i2c1","Reads the contents of the register",3049,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::i2c1::sr2","Value of the field as raw bits",3050,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3051,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3051,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3051,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3052,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3052,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3052,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3053,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3053,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3053,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",3048,{"i":[{"n":"self"}],"o":{"n":"mslr"}}],[11,"fmt","","",3048,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",3048,{"i":[{"n":"self"},{"n":"mslr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3048,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3048,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3048,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_slave","","Checks if the value of the field is `SLAVE`",3048,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_master","","Checks if the value of the field is `MASTER`",3048,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",3057,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pec","","Bits 8:15 - acket error checking register",3057,{"i":[{"n":"self"}],"o":{"n":"pecr"}}],[11,"dualf","","Bit 7 - Dual flag (Slave mode)",3057,{"i":[{"n":"self"}],"o":{"n":"dualfr"}}],[11,"smbhost","","Bit 6 - SMBus host header (Slave mode)",3057,{"i":[{"n":"self"}],"o":{"n":"smbhostr"}}],[11,"smbdefault","","Bit 5 - SMBus device default address (Slave mode)",3057,{"i":[{"n":"self"}],"o":{"n":"smbdefaultr"}}],[11,"gencall","","Bit 4 - General call address (Slave mode)",3057,{"i":[{"n":"self"}],"o":{"n":"gencallr"}}],[11,"tra","","Bit 2 - Transmitter/receiver",3057,{"i":[{"n":"self"}],"o":{"n":"trar"}}],[11,"busy","","Bit 1 - Bus busy",3057,{"i":[{"n":"self"}],"o":{"n":"busyr"}}],[11,"msl","","Bit 0 - Master/slave",3057,{"i":[{"n":"self"}],"o":{"n":"mslr"}}],[0,"ccr","stm32f103xx::i2c1","Clock control register",null,null],[3,"R","stm32f103xx::i2c1::ccr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"F_SR","","Value of the field",null,null],[3,"DUTYR","","Value of the field",null,null],[3,"CCRR","","Value of the field",null,null],[3,"_F_SW","","Proxy",null,null],[3,"_DUTYW","","Proxy",null,null],[3,"_CCRW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3058,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3058,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3058,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3058,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::i2c1::ccr","Value of the field as raw bits",3059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3061,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"set_bit","","Sets the field bit",3062,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3062,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3062,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3063,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3063,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3063,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3064,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3065,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"f_s","","Bit 15 - I2C master mode selection",3065,{"i":[{"n":"self"}],"o":{"n":"f_sr"}}],[11,"duty","","Bit 14 - Fast mode duty cycle",3065,{"i":[{"n":"self"}],"o":{"n":"dutyr"}}],[11,"ccr","","Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)",3065,{"i":[{"n":"self"}],"o":{"n":"ccrr"}}],[11,"reset_value","","Reset value of the register",3066,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3066,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"f_s","","Bit 15 - I2C master mode selection",3066,{"i":[{"n":"self"}],"o":{"n":"_f_sw"}}],[11,"duty","","Bit 14 - Fast mode duty cycle",3066,{"i":[{"n":"self"}],"o":{"n":"_dutyw"}}],[11,"ccr","","Bits 0:11 - Clock control register in Fast/Standard mode (Master mode)",3066,{"i":[{"n":"self"}],"o":{"n":"_ccrw"}}],[0,"trise","stm32f103xx::i2c1","TRISE register",null,null],[3,"R","stm32f103xx::i2c1::trise","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TRISER","","Value of the field",null,null],[3,"_TRISEW","","Proxy",null,null],[11,"modify","stm32f103xx::i2c1","Modifies the contents of the register",3067,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3067,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3067,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3067,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::i2c1::trise","Value of the field as raw bits",3068,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3069,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3070,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"trise","","Bits 0:5 - Maximum rise time in Fast/Standard mode (Master mode)",3070,{"i":[{"n":"self"}],"o":{"n":"triser"}}],[11,"reset_value","","Reset value of the register",3071,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3071,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"trise","","Bits 0:5 - Maximum rise time in Fast/Standard mode (Master mode)",3071,{"i":[{"n":"self"}],"o":{"n":"_trisew"}}],[0,"spi1","stm32f103xx","Serial peripheral interface",null,null],[3,"RegisterBlock","stm32f103xx::spi1","Register block",null,null],[12,"cr1","","0x00 - control register 1",3072,null],[12,"cr2","","0x04 - control register 2",3072,null],[12,"sr","","0x08 - status register",3072,null],[12,"dr","","0x0c - data register",3072,null],[12,"crcpr","","0x10 - CRC polynomial register",3072,null],[12,"rxcrcr","","0x14 - RX CRC register",3072,null],[12,"txcrcr","","0x18 - TX CRC register",3072,null],[12,"i2scfgr","","0x1c - I2S configuration register",3072,null],[12,"i2spr","","0x20 - I2S prescaler register",3072,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SR","","status register",null,null],[3,"DR","","data register",null,null],[3,"CRCPR","","CRC polynomial register",null,null],[3,"RXCRCR","","RX CRC register",null,null],[3,"TXCRCR","","TX CRC register",null,null],[3,"I2SCFGR","","I2S configuration register",null,null],[3,"I2SPR","","I2S prescaler register",null,null],[0,"cr1","","control register 1",null,null],[3,"R","stm32f103xx::spi1::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"BIDIMODER","","Value of the field",null,null],[3,"BIDIOER","","Value of the field",null,null],[3,"CRCENR","","Value of the field",null,null],[3,"CRCNEXTR","","Value of the field",null,null],[3,"RXONLYR","","Value of the field",null,null],[3,"SSMR","","Value of the field",null,null],[3,"SSIR","","Value of the field",null,null],[3,"LSBFIRSTR","","Value of the field",null,null],[3,"CPOLR","","Value of the field",null,null],[3,"CPHAR","","Value of the field",null,null],[3,"_BIDIMODEW","","Proxy",null,null],[3,"_BIDIOEW","","Proxy",null,null],[3,"_CRCENW","","Proxy",null,null],[3,"_CRCNEXTW","","Proxy",null,null],[3,"_DFFW","","Proxy",null,null],[3,"_RXONLYW","","Proxy",null,null],[3,"_SSMW","","Proxy",null,null],[3,"_SSIW","","Proxy",null,null],[3,"_LSBFIRSTW","","Proxy",null,null],[3,"_SPEW","","Proxy",null,null],[3,"_BRW","","Proxy",null,null],[3,"_MSTRW","","Proxy",null,null],[3,"_CPOLW","","Proxy",null,null],[3,"_CPHAW","","Proxy",null,null],[4,"DFFR","","Possible values of the field `DFF`",null,null],[13,"BIT8","","8-bit data frame format is selected for transmission/reception",3073,null],[13,"BIT16","","16-bit data frame format is selected for transmission/reception",3073,null],[4,"BRR","","Possible values of the field `BR`",null,null],[13,"DIV2","","f_PCLK/2",3074,null],[13,"DIV4","","f_PCLK/4",3074,null],[13,"DIV8","","f_PCLK/8",3074,null],[13,"DIV16","","f_PCLK/16",3074,null],[13,"DIV32","","f_PCLK/32",3074,null],[13,"DIV64","","f_PCLK/64",3074,null],[13,"DIV128","","f_PCLK/128",3074,null],[13,"DIV256","","f_PCLK/256",3074,null],[4,"MSTRR","","Possible values of the field `MSTR`",null,null],[13,"SLAVE","","Slave configuration",3075,null],[13,"MASTER","","Master configuration",3075,null],[4,"DFFW","","Values that can be written to the field `DFF`",null,null],[13,"BIT8","","8-bit data frame format is selected for transmission/reception",3076,null],[13,"BIT16","","16-bit data frame format is selected for transmission/reception",3076,null],[4,"BRW","","Values that can be written to the field `BR`",null,null],[13,"DIV2","","f_PCLK/2",3077,null],[13,"DIV4","","f_PCLK/4",3077,null],[13,"DIV8","","f_PCLK/8",3077,null],[13,"DIV16","","f_PCLK/16",3077,null],[13,"DIV32","","f_PCLK/32",3077,null],[13,"DIV64","","f_PCLK/64",3077,null],[13,"DIV128","","f_PCLK/128",3077,null],[13,"DIV256","","f_PCLK/256",3077,null],[4,"MSTRW","","Values that can be written to the field `MSTR`",null,null],[13,"SLAVE","","Slave configuration",3078,null],[13,"MASTER","","Master configuration",3078,null],[6,"SPER","","Possible values of the field `SPE`",null,null],[6,"SPEW","","Values that can be written to the field `SPE`",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3079,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3079,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3079,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3079,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::spi1::cr1","Value of the field as raw bits",3080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",3073,{"i":[{"n":"self"}],"o":{"n":"dffr"}}],[11,"fmt","","",3073,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",3073,{"i":[{"n":"self"},{"n":"dffr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_bit8","","Checks if the value of the field is `BIT8`",3073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_bit16","","Checks if the value of the field is `BIT16`",3073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3086,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3086,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3086,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3087,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",3074,{"i":[{"n":"self"}],"o":{"n":"brr"}}],[11,"fmt","","",3074,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",3074,{"i":[{"n":"self"},{"n":"brr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3074,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_div2","","Checks if the value of the field is `DIV2`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div4","","Checks if the value of the field is `DIV4`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div8","","Checks if the value of the field is `DIV8`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div16","","Checks if the value of the field is `DIV16`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div32","","Checks if the value of the field is `DIV32`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div64","","Checks if the value of the field is `DIV64`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div128","","Checks if the value of the field is `DIV128`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_div256","","Checks if the value of the field is `DIV256`",3074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",3075,{"i":[{"n":"self"}],"o":{"n":"mstrr"}}],[11,"fmt","","",3075,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",3075,{"i":[{"n":"self"},{"n":"mstrr"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_slave","","Checks if the value of the field is `SLAVE`",3075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_master","","Checks if the value of the field is `MASTER`",3075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3088,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3089,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3089,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3089,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3090,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3091,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3092,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3093,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",3094,{"i":[{"n":"self"},{"n":"dffw"}],"o":{"n":"w"}}],[11,"bit8","","8-bit data frame format is selected for transmission/reception",3094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit16","","16-bit data frame format is selected for transmission/reception",3094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3094,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3095,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3096,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3097,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3098,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",3099,{"i":[{"n":"self"},{"n":"spew"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",3099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",3099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3099,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",3100,{"i":[{"n":"self"},{"n":"brw"}],"o":{"n":"w"}}],[11,"div2","","f_PCLK/2",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div4","","f_PCLK/4",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div8","","f_PCLK/8",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div16","","f_PCLK/16",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div32","","f_PCLK/32",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div64","","f_PCLK/64",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div128","","f_PCLK/128",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"div256","","f_PCLK/256",3100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3100,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",3101,{"i":[{"n":"self"},{"n":"mstrw"}],"o":{"n":"w"}}],[11,"slave","","Slave configuration",3101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"master","","Master configuration",3101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3101,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3102,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3103,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3103,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3103,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3104,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bidimode","","Bit 15 - Bidirectional data mode enable",3104,{"i":[{"n":"self"}],"o":{"n":"bidimoder"}}],[11,"bidioe","","Bit 14 - Output enable in bidirectional mode",3104,{"i":[{"n":"self"}],"o":{"n":"bidioer"}}],[11,"crcen","","Bit 13 - Hardware CRC calculation enable",3104,{"i":[{"n":"self"}],"o":{"n":"crcenr"}}],[11,"crcnext","","Bit 12 - CRC transfer next",3104,{"i":[{"n":"self"}],"o":{"n":"crcnextr"}}],[11,"dff","","Bit 11 - Data frame format",3104,{"i":[{"n":"self"}],"o":{"n":"dffr"}}],[11,"rxonly","","Bit 10 - Receive only",3104,{"i":[{"n":"self"}],"o":{"n":"rxonlyr"}}],[11,"ssm","","Bit 9 - Software slave management",3104,{"i":[{"n":"self"}],"o":{"n":"ssmr"}}],[11,"ssi","","Bit 8 - Internal slave select",3104,{"i":[{"n":"self"}],"o":{"n":"ssir"}}],[11,"lsbfirst","","Bit 7 - Frame format",3104,{"i":[{"n":"self"}],"o":{"n":"lsbfirstr"}}],[11,"spe","","Bit 6 - SPI enable",3104,{"i":[{"n":"self"}],"o":{"n":"sper"}}],[11,"br","","Bits 3:5 - Baud rate control",3104,{"i":[{"n":"self"}],"o":{"n":"brr"}}],[11,"mstr","","Bit 2 - Master selection",3104,{"i":[{"n":"self"}],"o":{"n":"mstrr"}}],[11,"cpol","","Bit 1 - Clock polarity",3104,{"i":[{"n":"self"}],"o":{"n":"cpolr"}}],[11,"cpha","","Bit 0 - Clock phase",3104,{"i":[{"n":"self"}],"o":{"n":"cphar"}}],[11,"reset_value","","Reset value of the register",3105,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3105,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"bidimode","","Bit 15 - Bidirectional data mode enable",3105,{"i":[{"n":"self"}],"o":{"n":"_bidimodew"}}],[11,"bidioe","","Bit 14 - Output enable in bidirectional mode",3105,{"i":[{"n":"self"}],"o":{"n":"_bidioew"}}],[11,"crcen","","Bit 13 - Hardware CRC calculation enable",3105,{"i":[{"n":"self"}],"o":{"n":"_crcenw"}}],[11,"crcnext","","Bit 12 - CRC transfer next",3105,{"i":[{"n":"self"}],"o":{"n":"_crcnextw"}}],[11,"dff","","Bit 11 - Data frame format",3105,{"i":[{"n":"self"}],"o":{"n":"_dffw"}}],[11,"rxonly","","Bit 10 - Receive only",3105,{"i":[{"n":"self"}],"o":{"n":"_rxonlyw"}}],[11,"ssm","","Bit 9 - Software slave management",3105,{"i":[{"n":"self"}],"o":{"n":"_ssmw"}}],[11,"ssi","","Bit 8 - Internal slave select",3105,{"i":[{"n":"self"}],"o":{"n":"_ssiw"}}],[11,"lsbfirst","","Bit 7 - Frame format",3105,{"i":[{"n":"self"}],"o":{"n":"_lsbfirstw"}}],[11,"spe","","Bit 6 - SPI enable",3105,{"i":[{"n":"self"}],"o":{"n":"_spew"}}],[11,"br","","Bits 3:5 - Baud rate control",3105,{"i":[{"n":"self"}],"o":{"n":"_brw"}}],[11,"mstr","","Bit 2 - Master selection",3105,{"i":[{"n":"self"}],"o":{"n":"_mstrw"}}],[11,"cpol","","Bit 1 - Clock polarity",3105,{"i":[{"n":"self"}],"o":{"n":"_cpolw"}}],[11,"cpha","","Bit 0 - Clock phase",3105,{"i":[{"n":"self"}],"o":{"n":"_cphaw"}}],[0,"cr2","stm32f103xx::spi1","control register 2",null,null],[3,"R","stm32f103xx::spi1::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TXEIER","","Value of the field",null,null],[3,"RXNEIER","","Value of the field",null,null],[3,"ERRIER","","Value of the field",null,null],[3,"SSOER","","Value of the field",null,null],[3,"TXDMAENR","","Value of the field",null,null],[3,"RXDMAENR","","Value of the field",null,null],[3,"_TXEIEW","","Proxy",null,null],[3,"_RXNEIEW","","Proxy",null,null],[3,"_ERRIEW","","Proxy",null,null],[3,"_SSOEW","","Proxy",null,null],[3,"_TXDMAENW","","Proxy",null,null],[3,"_RXDMAENW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3106,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3106,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3106,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3106,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::spi1::cr2","Value of the field as raw bits",3107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3107,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3108,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3109,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3110,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3111,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3112,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3113,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3114,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3115,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3116,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3117,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3118,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3118,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3118,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3119,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"txeie","","Bit 7 - Tx buffer empty interrupt enable",3119,{"i":[{"n":"self"}],"o":{"n":"txeier"}}],[11,"rxneie","","Bit 6 - RX buffer not empty interrupt enable",3119,{"i":[{"n":"self"}],"o":{"n":"rxneier"}}],[11,"errie","","Bit 5 - Error interrupt enable",3119,{"i":[{"n":"self"}],"o":{"n":"errier"}}],[11,"ssoe","","Bit 2 - SS output enable",3119,{"i":[{"n":"self"}],"o":{"n":"ssoer"}}],[11,"txdmaen","","Bit 1 - Tx buffer DMA enable",3119,{"i":[{"n":"self"}],"o":{"n":"txdmaenr"}}],[11,"rxdmaen","","Bit 0 - Rx buffer DMA enable",3119,{"i":[{"n":"self"}],"o":{"n":"rxdmaenr"}}],[11,"reset_value","","Reset value of the register",3120,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3120,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"txeie","","Bit 7 - Tx buffer empty interrupt enable",3120,{"i":[{"n":"self"}],"o":{"n":"_txeiew"}}],[11,"rxneie","","Bit 6 - RX buffer not empty interrupt enable",3120,{"i":[{"n":"self"}],"o":{"n":"_rxneiew"}}],[11,"errie","","Bit 5 - Error interrupt enable",3120,{"i":[{"n":"self"}],"o":{"n":"_erriew"}}],[11,"ssoe","","Bit 2 - SS output enable",3120,{"i":[{"n":"self"}],"o":{"n":"_ssoew"}}],[11,"txdmaen","","Bit 1 - Tx buffer DMA enable",3120,{"i":[{"n":"self"}],"o":{"n":"_txdmaenw"}}],[11,"rxdmaen","","Bit 0 - Rx buffer DMA enable",3120,{"i":[{"n":"self"}],"o":{"n":"_rxdmaenw"}}],[0,"sr","stm32f103xx::spi1","status register",null,null],[3,"R","stm32f103xx::spi1::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"BSYR","","Value of the field",null,null],[3,"OVRR","","Value of the field",null,null],[3,"MODFR","","Value of the field",null,null],[3,"CRCERRR","","Value of the field",null,null],[3,"UDRR","","Value of the field",null,null],[3,"CHSIDER","","Value of the field",null,null],[3,"TXER","","Value of the field",null,null],[3,"RXNER","","Value of the field",null,null],[3,"_CRCERRW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3121,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3121,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3121,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3121,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::spi1::sr","Value of the field as raw bits",3122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3130,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3130,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3130,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3131,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bsy","","Bit 7 - Busy flag",3131,{"i":[{"n":"self"}],"o":{"n":"bsyr"}}],[11,"ovr","","Bit 6 - Overrun flag",3131,{"i":[{"n":"self"}],"o":{"n":"ovrr"}}],[11,"modf","","Bit 5 - Mode fault",3131,{"i":[{"n":"self"}],"o":{"n":"modfr"}}],[11,"crcerr","","Bit 4 - CRC error flag",3131,{"i":[{"n":"self"}],"o":{"n":"crcerrr"}}],[11,"udr","","Bit 3 - Underrun flag",3131,{"i":[{"n":"self"}],"o":{"n":"udrr"}}],[11,"chside","","Bit 2 - Channel side",3131,{"i":[{"n":"self"}],"o":{"n":"chsider"}}],[11,"txe","","Bit 1 - Transmit buffer empty",3131,{"i":[{"n":"self"}],"o":{"n":"txer"}}],[11,"rxne","","Bit 0 - Receive buffer not empty",3131,{"i":[{"n":"self"}],"o":{"n":"rxner"}}],[11,"reset_value","","Reset value of the register",3132,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3132,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"crcerr","","Bit 4 - CRC error flag",3132,{"i":[{"n":"self"}],"o":{"n":"_crcerrw"}}],[0,"dr","stm32f103xx::spi1","data register",null,null],[3,"R","stm32f103xx::spi1::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3133,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3133,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3133,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3133,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::spi1::dr","Value of the field as raw bits",3134,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3135,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3136,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:15 - Data register",3136,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",3137,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3137,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:15 - Data register",3137,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"crcpr","stm32f103xx::spi1","CRC polynomial register",null,null],[3,"R","stm32f103xx::spi1::crcpr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CRCPOLYR","","Value of the field",null,null],[3,"_CRCPOLYW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3138,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3138,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3138,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3138,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::spi1::crcpr","Value of the field as raw bits",3139,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3140,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3141,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"crcpoly","","Bits 0:15 - CRC polynomial register",3141,{"i":[{"n":"self"}],"o":{"n":"crcpolyr"}}],[11,"reset_value","","Reset value of the register",3142,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3142,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"crcpoly","","Bits 0:15 - CRC polynomial register",3142,{"i":[{"n":"self"}],"o":{"n":"_crcpolyw"}}],[0,"rxcrcr","stm32f103xx::spi1","RX CRC register",null,null],[3,"R","stm32f103xx::spi1::rxcrcr","Value read from the register",null,null],[3,"RXCRCR","","Value of the field",null,null],[11,"read","stm32f103xx::spi1","Reads the contents of the register",3143,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::spi1::rxcrcr","Value of the field as raw bits",3144,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3145,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rx_crc","","Bits 0:15 - Rx CRC register",3145,{"i":[{"n":"self"}],"o":{"n":"rxcrcr"}}],[0,"txcrcr","stm32f103xx::spi1","TX CRC register",null,null],[3,"R","stm32f103xx::spi1::txcrcr","Value read from the register",null,null],[3,"TXCRCR","","Value of the field",null,null],[11,"read","stm32f103xx::spi1","Reads the contents of the register",3146,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::spi1::txcrcr","Value of the field as raw bits",3147,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3148,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tx_crc","","Bits 0:15 - Tx CRC register",3148,{"i":[{"n":"self"}],"o":{"n":"txcrcr"}}],[0,"i2scfgr","stm32f103xx::spi1","I2S configuration register",null,null],[3,"R","stm32f103xx::spi1::i2scfgr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"I2SMODR","","Value of the field",null,null],[3,"I2SER","","Value of the field",null,null],[3,"I2SCFGR","","Value of the field",null,null],[3,"PCMSYNCR","","Value of the field",null,null],[3,"I2SSTDR","","Value of the field",null,null],[3,"CKPOLR","","Value of the field",null,null],[3,"DATLENR","","Value of the field",null,null],[3,"CHLENR","","Value of the field",null,null],[3,"_I2SMODW","","Proxy",null,null],[3,"_I2SEW","","Proxy",null,null],[3,"_I2SCFGW","","Proxy",null,null],[3,"_PCMSYNCW","","Proxy",null,null],[3,"_I2SSTDW","","Proxy",null,null],[3,"_CKPOLW","","Proxy",null,null],[3,"_DATLENW","","Proxy",null,null],[3,"_CHLENW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3149,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3149,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3149,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3149,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::spi1::i2scfgr","Value of the field as raw bits",3150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3152,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3154,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3156,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3158,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3158,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3158,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3159,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3160,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3161,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3162,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3163,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3164,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3165,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3166,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"i2smod","","Bit 11 - I2S mode selection",3166,{"i":[{"n":"self"}],"o":{"n":"i2smodr"}}],[11,"i2se","","Bit 10 - I2S Enable",3166,{"i":[{"n":"self"}],"o":{"n":"i2ser"}}],[11,"i2scfg","","Bits 8:9 - I2S configuration mode",3166,{"i":[{"n":"self"}],"o":{"n":"i2scfgr"}}],[11,"pcmsync","","Bit 7 - PCM frame synchronization",3166,{"i":[{"n":"self"}],"o":{"n":"pcmsyncr"}}],[11,"i2sstd","","Bits 4:5 - I2S standard selection",3166,{"i":[{"n":"self"}],"o":{"n":"i2sstdr"}}],[11,"ckpol","","Bit 3 - Steady state clock polarity",3166,{"i":[{"n":"self"}],"o":{"n":"ckpolr"}}],[11,"datlen","","Bits 1:2 - Data length to be transferred",3166,{"i":[{"n":"self"}],"o":{"n":"datlenr"}}],[11,"chlen","","Bit 0 - Channel length (number of bits per audio channel)",3166,{"i":[{"n":"self"}],"o":{"n":"chlenr"}}],[11,"reset_value","","Reset value of the register",3167,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3167,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"i2smod","","Bit 11 - I2S mode selection",3167,{"i":[{"n":"self"}],"o":{"n":"_i2smodw"}}],[11,"i2se","","Bit 10 - I2S Enable",3167,{"i":[{"n":"self"}],"o":{"n":"_i2sew"}}],[11,"i2scfg","","Bits 8:9 - I2S configuration mode",3167,{"i":[{"n":"self"}],"o":{"n":"_i2scfgw"}}],[11,"pcmsync","","Bit 7 - PCM frame synchronization",3167,{"i":[{"n":"self"}],"o":{"n":"_pcmsyncw"}}],[11,"i2sstd","","Bits 4:5 - I2S standard selection",3167,{"i":[{"n":"self"}],"o":{"n":"_i2sstdw"}}],[11,"ckpol","","Bit 3 - Steady state clock polarity",3167,{"i":[{"n":"self"}],"o":{"n":"_ckpolw"}}],[11,"datlen","","Bits 1:2 - Data length to be transferred",3167,{"i":[{"n":"self"}],"o":{"n":"_datlenw"}}],[11,"chlen","","Bit 0 - Channel length (number of bits per audio channel)",3167,{"i":[{"n":"self"}],"o":{"n":"_chlenw"}}],[0,"i2spr","stm32f103xx::spi1","I2S prescaler register",null,null],[3,"R","stm32f103xx::spi1::i2spr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"MCKOER","","Value of the field",null,null],[3,"ODDR","","Value of the field",null,null],[3,"I2SDIVR","","Value of the field",null,null],[3,"_MCKOEW","","Proxy",null,null],[3,"_ODDW","","Proxy",null,null],[3,"_I2SDIVW","","Proxy",null,null],[11,"modify","stm32f103xx::spi1","Modifies the contents of the register",3168,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3168,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3168,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3168,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::spi1::i2spr","Value of the field as raw bits",3169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3171,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3172,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3173,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3174,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3175,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"mckoe","","Bit 9 - Master clock output enable",3175,{"i":[{"n":"self"}],"o":{"n":"mckoer"}}],[11,"odd","","Bit 8 - Odd factor for the prescaler",3175,{"i":[{"n":"self"}],"o":{"n":"oddr"}}],[11,"i2sdiv","","Bits 0:7 - I2S Linear prescaler",3175,{"i":[{"n":"self"}],"o":{"n":"i2sdivr"}}],[11,"reset_value","","Reset value of the register",3176,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3176,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"mckoe","","Bit 9 - Master clock output enable",3176,{"i":[{"n":"self"}],"o":{"n":"_mckoew"}}],[11,"odd","","Bit 8 - Odd factor for the prescaler",3176,{"i":[{"n":"self"}],"o":{"n":"_oddw"}}],[11,"i2sdiv","","Bits 0:7 - I2S Linear prescaler",3176,{"i":[{"n":"self"}],"o":{"n":"_i2sdivw"}}],[0,"usart1","stm32f103xx","Universal synchronous asynchronous receiver transmitter",null,null],[3,"RegisterBlock","stm32f103xx::usart1","Register block",null,null],[12,"sr","","0x00 - Status register",3177,null],[12,"dr","","0x04 - Data register",3177,null],[12,"brr","","0x08 - Baud rate register",3177,null],[12,"cr1","","0x0c - Control register 1",3177,null],[12,"cr2","","0x10 - Control register 2",3177,null],[12,"cr3","","0x14 - Control register 3",3177,null],[12,"gtpr","","0x18 - Guard time and prescaler register",3177,null],[3,"SR","","Status register",null,null],[3,"DR","","Data register",null,null],[3,"BRR","","Baud rate register",null,null],[3,"CR1","","Control register 1",null,null],[3,"CR2","","Control register 2",null,null],[3,"CR3","","Control register 3",null,null],[3,"GTPR","","Guard time and prescaler register",null,null],[0,"sr","","Status register",null,null],[3,"R","stm32f103xx::usart1::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CTSR","","Value of the field",null,null],[3,"LBDR","","Value of the field",null,null],[3,"TXER","","Value of the field",null,null],[3,"TCR","","Value of the field",null,null],[3,"RXNER","","Value of the field",null,null],[3,"IDLER","","Value of the field",null,null],[3,"ORER","","Value of the field",null,null],[3,"NER","","Value of the field",null,null],[3,"FER","","Value of the field",null,null],[3,"PER","","Value of the field",null,null],[3,"_CTSW","","Proxy",null,null],[3,"_LBDW","","Proxy",null,null],[3,"_TCW","","Proxy",null,null],[3,"_RXNEW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3178,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3178,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3178,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3178,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::usart1::sr","Value of the field as raw bits",3179,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3179,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3179,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3180,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3180,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3180,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3181,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3181,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3181,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3182,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3182,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3182,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3189,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3190,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3191,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3191,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3191,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3192,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3192,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3192,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3193,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"cts","","Bit 9 - CTS flag",3193,{"i":[{"n":"self"}],"o":{"n":"ctsr"}}],[11,"lbd","","Bit 8 - LIN break detection flag",3193,{"i":[{"n":"self"}],"o":{"n":"lbdr"}}],[11,"txe","","Bit 7 - Transmit data register empty",3193,{"i":[{"n":"self"}],"o":{"n":"txer"}}],[11,"tc","","Bit 6 - Transmission complete",3193,{"i":[{"n":"self"}],"o":{"n":"tcr"}}],[11,"rxne","","Bit 5 - Read data register not empty",3193,{"i":[{"n":"self"}],"o":{"n":"rxner"}}],[11,"idle","","Bit 4 - IDLE line detected",3193,{"i":[{"n":"self"}],"o":{"n":"idler"}}],[11,"ore","","Bit 3 - Overrun error",3193,{"i":[{"n":"self"}],"o":{"n":"orer"}}],[11,"ne","","Bit 2 - Noise error flag",3193,{"i":[{"n":"self"}],"o":{"n":"ner"}}],[11,"fe","","Bit 1 - Framing error",3193,{"i":[{"n":"self"}],"o":{"n":"fer"}}],[11,"pe","","Bit 0 - Parity error",3193,{"i":[{"n":"self"}],"o":{"n":"per"}}],[11,"reset_value","","Reset value of the register",3194,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3194,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"cts","","Bit 9 - CTS flag",3194,{"i":[{"n":"self"}],"o":{"n":"_ctsw"}}],[11,"lbd","","Bit 8 - LIN break detection flag",3194,{"i":[{"n":"self"}],"o":{"n":"_lbdw"}}],[11,"tc","","Bit 6 - Transmission complete",3194,{"i":[{"n":"self"}],"o":{"n":"_tcw"}}],[11,"rxne","","Bit 5 - Read data register not empty",3194,{"i":[{"n":"self"}],"o":{"n":"_rxnew"}}],[0,"dr","stm32f103xx::usart1","Data register",null,null],[3,"R","stm32f103xx::usart1::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3195,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3195,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3195,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3195,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usart1::dr","Value of the field as raw bits",3196,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3197,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3198,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:8 - Data value",3198,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",3199,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3199,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:8 - Data value",3199,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"brr","stm32f103xx::usart1","Baud rate register",null,null],[3,"R","stm32f103xx::usart1::brr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DIV_MANTISSAR","","Value of the field",null,null],[3,"DIV_FRACTIONR","","Value of the field",null,null],[3,"_DIV_MANTISSAW","","Proxy",null,null],[3,"_DIV_FRACTIONW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3200,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3200,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3200,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3200,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usart1::brr","Value of the field as raw bits",3201,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",3202,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3203,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3204,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3205,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"div_mantissa","","Bits 4:15 - mantissa of USARTDIV",3205,{"i":[{"n":"self"}],"o":{"n":"div_mantissar"}}],[11,"div_fraction","","Bits 0:3 - fraction of USARTDIV",3205,{"i":[{"n":"self"}],"o":{"n":"div_fractionr"}}],[11,"reset_value","","Reset value of the register",3206,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3206,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"div_mantissa","","Bits 4:15 - mantissa of USARTDIV",3206,{"i":[{"n":"self"}],"o":{"n":"_div_mantissaw"}}],[11,"div_fraction","","Bits 0:3 - fraction of USARTDIV",3206,{"i":[{"n":"self"}],"o":{"n":"_div_fractionw"}}],[0,"cr1","stm32f103xx::usart1","Control register 1",null,null],[3,"R","stm32f103xx::usart1::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"UER","","Value of the field",null,null],[3,"MR","","Value of the field",null,null],[3,"WAKER","","Value of the field",null,null],[3,"PCER","","Value of the field",null,null],[3,"PSR","","Value of the field",null,null],[3,"PEIER","","Value of the field",null,null],[3,"TXEIER","","Value of the field",null,null],[3,"TCIER","","Value of the field",null,null],[3,"RXNEIER","","Value of the field",null,null],[3,"IDLEIER","","Value of the field",null,null],[3,"TER","","Value of the field",null,null],[3,"RER","","Value of the field",null,null],[3,"RWUR","","Value of the field",null,null],[3,"SBKR","","Value of the field",null,null],[3,"_UEW","","Proxy",null,null],[3,"_MW","","Proxy",null,null],[3,"_WAKEW","","Proxy",null,null],[3,"_PCEW","","Proxy",null,null],[3,"_PSW","","Proxy",null,null],[3,"_PEIEW","","Proxy",null,null],[3,"_TXEIEW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_RXNEIEW","","Proxy",null,null],[3,"_IDLEIEW","","Proxy",null,null],[3,"_TEW","","Proxy",null,null],[3,"_REW","","Proxy",null,null],[3,"_RWUW","","Proxy",null,null],[3,"_SBKW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3207,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3207,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3207,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3207,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::usart1::cr1","Value of the field as raw bits",3208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3220,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3221,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3222,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3223,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3224,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3225,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3226,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3227,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3228,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3229,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3230,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3231,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3232,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3233,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3234,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3235,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3236,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ue","","Bit 13 - USART enable",3236,{"i":[{"n":"self"}],"o":{"n":"uer"}}],[11,"m","","Bit 12 - Word length",3236,{"i":[{"n":"self"}],"o":{"n":"mr"}}],[11,"wake","","Bit 11 - Wakeup method",3236,{"i":[{"n":"self"}],"o":{"n":"waker"}}],[11,"pce","","Bit 10 - Parity control enable",3236,{"i":[{"n":"self"}],"o":{"n":"pcer"}}],[11,"ps","","Bit 9 - Parity selection",3236,{"i":[{"n":"self"}],"o":{"n":"psr"}}],[11,"peie","","Bit 8 - PE interrupt enable",3236,{"i":[{"n":"self"}],"o":{"n":"peier"}}],[11,"txeie","","Bit 7 - TXE interrupt enable",3236,{"i":[{"n":"self"}],"o":{"n":"txeier"}}],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",3236,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"rxneie","","Bit 5 - RXNE interrupt enable",3236,{"i":[{"n":"self"}],"o":{"n":"rxneier"}}],[11,"idleie","","Bit 4 - IDLE interrupt enable",3236,{"i":[{"n":"self"}],"o":{"n":"idleier"}}],[11,"te","","Bit 3 - Transmitter enable",3236,{"i":[{"n":"self"}],"o":{"n":"ter"}}],[11,"re","","Bit 2 - Receiver enable",3236,{"i":[{"n":"self"}],"o":{"n":"rer"}}],[11,"rwu","","Bit 1 - Receiver wakeup",3236,{"i":[{"n":"self"}],"o":{"n":"rwur"}}],[11,"sbk","","Bit 0 - Send break",3236,{"i":[{"n":"self"}],"o":{"n":"sbkr"}}],[11,"reset_value","","Reset value of the register",3237,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3237,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ue","","Bit 13 - USART enable",3237,{"i":[{"n":"self"}],"o":{"n":"_uew"}}],[11,"m","","Bit 12 - Word length",3237,{"i":[{"n":"self"}],"o":{"n":"_mw"}}],[11,"wake","","Bit 11 - Wakeup method",3237,{"i":[{"n":"self"}],"o":{"n":"_wakew"}}],[11,"pce","","Bit 10 - Parity control enable",3237,{"i":[{"n":"self"}],"o":{"n":"_pcew"}}],[11,"ps","","Bit 9 - Parity selection",3237,{"i":[{"n":"self"}],"o":{"n":"_psw"}}],[11,"peie","","Bit 8 - PE interrupt enable",3237,{"i":[{"n":"self"}],"o":{"n":"_peiew"}}],[11,"txeie","","Bit 7 - TXE interrupt enable",3237,{"i":[{"n":"self"}],"o":{"n":"_txeiew"}}],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",3237,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"rxneie","","Bit 5 - RXNE interrupt enable",3237,{"i":[{"n":"self"}],"o":{"n":"_rxneiew"}}],[11,"idleie","","Bit 4 - IDLE interrupt enable",3237,{"i":[{"n":"self"}],"o":{"n":"_idleiew"}}],[11,"te","","Bit 3 - Transmitter enable",3237,{"i":[{"n":"self"}],"o":{"n":"_tew"}}],[11,"re","","Bit 2 - Receiver enable",3237,{"i":[{"n":"self"}],"o":{"n":"_rew"}}],[11,"rwu","","Bit 1 - Receiver wakeup",3237,{"i":[{"n":"self"}],"o":{"n":"_rwuw"}}],[11,"sbk","","Bit 0 - Send break",3237,{"i":[{"n":"self"}],"o":{"n":"_sbkw"}}],[0,"cr2","stm32f103xx::usart1","Control register 2",null,null],[3,"R","stm32f103xx::usart1::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LINENR","","Value of the field",null,null],[3,"STOPR","","Value of the field",null,null],[3,"CLKENR","","Value of the field",null,null],[3,"CPOLR","","Value of the field",null,null],[3,"CPHAR","","Value of the field",null,null],[3,"LBCLR","","Value of the field",null,null],[3,"LBDIER","","Value of the field",null,null],[3,"LBDLR","","Value of the field",null,null],[3,"ADDR","","Value of the field",null,null],[3,"_LINENW","","Proxy",null,null],[3,"_STOPW","","Proxy",null,null],[3,"_CLKENW","","Proxy",null,null],[3,"_CPOLW","","Proxy",null,null],[3,"_CPHAW","","Proxy",null,null],[3,"_LBCLW","","Proxy",null,null],[3,"_LBDIEW","","Proxy",null,null],[3,"_LBDLW","","Proxy",null,null],[3,"_ADDW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3238,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3238,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3238,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3238,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::usart1::cr2","Value of the field as raw bits",3239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3240,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3241,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3242,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3243,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3244,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3245,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3246,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3247,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3248,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3249,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3250,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3251,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3252,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3253,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3254,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3254,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3254,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3255,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3255,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3255,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3256,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3257,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"linen","","Bit 14 - LIN mode enable",3257,{"i":[{"n":"self"}],"o":{"n":"linenr"}}],[11,"stop","","Bits 12:13 - STOP bits",3257,{"i":[{"n":"self"}],"o":{"n":"stopr"}}],[11,"clken","","Bit 11 - Clock enable",3257,{"i":[{"n":"self"}],"o":{"n":"clkenr"}}],[11,"cpol","","Bit 10 - Clock polarity",3257,{"i":[{"n":"self"}],"o":{"n":"cpolr"}}],[11,"cpha","","Bit 9 - Clock phase",3257,{"i":[{"n":"self"}],"o":{"n":"cphar"}}],[11,"lbcl","","Bit 8 - Last bit clock pulse",3257,{"i":[{"n":"self"}],"o":{"n":"lbclr"}}],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",3257,{"i":[{"n":"self"}],"o":{"n":"lbdier"}}],[11,"lbdl","","Bit 5 - lin break detection length",3257,{"i":[{"n":"self"}],"o":{"n":"lbdlr"}}],[11,"add","","Bits 0:3 - Address of the USART node",3257,{"i":[{"n":"self"}],"o":{"n":"addr"}}],[11,"reset_value","","Reset value of the register",3258,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3258,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"linen","","Bit 14 - LIN mode enable",3258,{"i":[{"n":"self"}],"o":{"n":"_linenw"}}],[11,"stop","","Bits 12:13 - STOP bits",3258,{"i":[{"n":"self"}],"o":{"n":"_stopw"}}],[11,"clken","","Bit 11 - Clock enable",3258,{"i":[{"n":"self"}],"o":{"n":"_clkenw"}}],[11,"cpol","","Bit 10 - Clock polarity",3258,{"i":[{"n":"self"}],"o":{"n":"_cpolw"}}],[11,"cpha","","Bit 9 - Clock phase",3258,{"i":[{"n":"self"}],"o":{"n":"_cphaw"}}],[11,"lbcl","","Bit 8 - Last bit clock pulse",3258,{"i":[{"n":"self"}],"o":{"n":"_lbclw"}}],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",3258,{"i":[{"n":"self"}],"o":{"n":"_lbdiew"}}],[11,"lbdl","","Bit 5 - lin break detection length",3258,{"i":[{"n":"self"}],"o":{"n":"_lbdlw"}}],[11,"add","","Bits 0:3 - Address of the USART node",3258,{"i":[{"n":"self"}],"o":{"n":"_addw"}}],[0,"cr3","stm32f103xx::usart1","Control register 3",null,null],[3,"R","stm32f103xx::usart1::cr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"CTSIER","","Value of the field",null,null],[3,"CTSER","","Value of the field",null,null],[3,"RTSER","","Value of the field",null,null],[3,"DMATR","","Value of the field",null,null],[3,"DMARR","","Value of the field",null,null],[3,"SCENR","","Value of the field",null,null],[3,"NACKR","","Value of the field",null,null],[3,"HDSELR","","Value of the field",null,null],[3,"IRLPR","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"EIER","","Value of the field",null,null],[3,"_CTSIEW","","Proxy",null,null],[3,"_CTSEW","","Proxy",null,null],[3,"_RTSEW","","Proxy",null,null],[3,"_DMATW","","Proxy",null,null],[3,"_DMARW","","Proxy",null,null],[3,"_SCENW","","Proxy",null,null],[3,"_NACKW","","Proxy",null,null],[3,"_HDSELW","","Proxy",null,null],[3,"_IRLPW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_EIEW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3259,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3259,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3259,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3259,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::usart1::cr3","Value of the field as raw bits",3260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3271,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3271,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3271,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3272,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3272,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3272,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3273,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3273,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3273,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3274,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3274,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3274,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3275,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3275,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3275,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3276,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3277,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3278,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3279,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3280,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3281,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3282,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ctsie","","Bit 10 - CTS interrupt enable",3282,{"i":[{"n":"self"}],"o":{"n":"ctsier"}}],[11,"ctse","","Bit 9 - CTS enable",3282,{"i":[{"n":"self"}],"o":{"n":"ctser"}}],[11,"rtse","","Bit 8 - RTS enable",3282,{"i":[{"n":"self"}],"o":{"n":"rtser"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",3282,{"i":[{"n":"self"}],"o":{"n":"dmatr"}}],[11,"dmar","","Bit 6 - DMA enable receiver",3282,{"i":[{"n":"self"}],"o":{"n":"dmarr"}}],[11,"scen","","Bit 5 - Smartcard mode enable",3282,{"i":[{"n":"self"}],"o":{"n":"scenr"}}],[11,"nack","","Bit 4 - Smartcard NACK enable",3282,{"i":[{"n":"self"}],"o":{"n":"nackr"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",3282,{"i":[{"n":"self"}],"o":{"n":"hdselr"}}],[11,"irlp","","Bit 2 - IrDA low-power",3282,{"i":[{"n":"self"}],"o":{"n":"irlpr"}}],[11,"iren","","Bit 1 - IrDA mode enable",3282,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"eie","","Bit 0 - Error interrupt enable",3282,{"i":[{"n":"self"}],"o":{"n":"eier"}}],[11,"reset_value","","Reset value of the register",3283,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3283,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ctsie","","Bit 10 - CTS interrupt enable",3283,{"i":[{"n":"self"}],"o":{"n":"_ctsiew"}}],[11,"ctse","","Bit 9 - CTS enable",3283,{"i":[{"n":"self"}],"o":{"n":"_ctsew"}}],[11,"rtse","","Bit 8 - RTS enable",3283,{"i":[{"n":"self"}],"o":{"n":"_rtsew"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",3283,{"i":[{"n":"self"}],"o":{"n":"_dmatw"}}],[11,"dmar","","Bit 6 - DMA enable receiver",3283,{"i":[{"n":"self"}],"o":{"n":"_dmarw"}}],[11,"scen","","Bit 5 - Smartcard mode enable",3283,{"i":[{"n":"self"}],"o":{"n":"_scenw"}}],[11,"nack","","Bit 4 - Smartcard NACK enable",3283,{"i":[{"n":"self"}],"o":{"n":"_nackw"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",3283,{"i":[{"n":"self"}],"o":{"n":"_hdselw"}}],[11,"irlp","","Bit 2 - IrDA low-power",3283,{"i":[{"n":"self"}],"o":{"n":"_irlpw"}}],[11,"iren","","Bit 1 - IrDA mode enable",3283,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"eie","","Bit 0 - Error interrupt enable",3283,{"i":[{"n":"self"}],"o":{"n":"_eiew"}}],[0,"gtpr","stm32f103xx::usart1","Guard time and prescaler register",null,null],[3,"R","stm32f103xx::usart1::gtpr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"GTR","","Value of the field",null,null],[3,"PSCR","","Value of the field",null,null],[3,"_GTW","","Proxy",null,null],[3,"_PSCW","","Proxy",null,null],[11,"modify","stm32f103xx::usart1","Modifies the contents of the register",3284,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3284,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3284,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3284,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usart1::gtpr","Value of the field as raw bits",3285,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3286,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3287,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3288,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3289,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"gt","","Bits 8:15 - Guard time value",3289,{"i":[{"n":"self"}],"o":{"n":"gtr"}}],[11,"psc","","Bits 0:7 - Prescaler value",3289,{"i":[{"n":"self"}],"o":{"n":"pscr"}}],[11,"reset_value","","Reset value of the register",3290,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3290,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"gt","","Bits 8:15 - Guard time value",3290,{"i":[{"n":"self"}],"o":{"n":"_gtw"}}],[11,"psc","","Bits 0:7 - Prescaler value",3290,{"i":[{"n":"self"}],"o":{"n":"_pscw"}}],[0,"adc1","stm32f103xx","Analog to digital converter",null,null],[3,"RegisterBlock","stm32f103xx::adc1","Register block",null,null],[12,"sr","","0x00 - status register",3291,null],[12,"cr1","","0x04 - control register 1",3291,null],[12,"cr2","","0x08 - control register 2",3291,null],[12,"smpr1","","0x0c - sample time register 1",3291,null],[12,"smpr2","","0x10 - sample time register 2",3291,null],[12,"jofr1","","0x14 - injected channel data offset register x",3291,null],[12,"jofr2","","0x18 - injected channel data offset register x",3291,null],[12,"jofr3","","0x1c - injected channel data offset register x",3291,null],[12,"jofr4","","0x20 - injected channel data offset register x",3291,null],[12,"htr","","0x24 - watchdog higher threshold register",3291,null],[12,"ltr","","0x28 - watchdog lower threshold register",3291,null],[12,"sqr1","","0x2c - regular sequence register 1",3291,null],[12,"sqr2","","0x30 - regular sequence register 2",3291,null],[12,"sqr3","","0x34 - regular sequence register 3",3291,null],[12,"jsqr","","0x38 - injected sequence register",3291,null],[12,"jdr1","","0x3c - injected data register x",3291,null],[12,"jdr2","","0x40 - injected data register x",3291,null],[12,"jdr3","","0x44 - injected data register x",3291,null],[12,"jdr4","","0x48 - injected data register x",3291,null],[12,"dr","","0x4c - regular data register",3291,null],[3,"SR","","status register",null,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SMPR1","","sample time register 1",null,null],[3,"SMPR2","","sample time register 2",null,null],[3,"JOFR1","","injected channel data offset register x",null,null],[3,"JOFR2","","injected channel data offset register x",null,null],[3,"JOFR3","","injected channel data offset register x",null,null],[3,"JOFR4","","injected channel data offset register x",null,null],[3,"HTR","","watchdog higher threshold register",null,null],[3,"LTR","","watchdog lower threshold register",null,null],[3,"SQR1","","regular sequence register 1",null,null],[3,"SQR2","","regular sequence register 2",null,null],[3,"SQR3","","regular sequence register 3",null,null],[3,"JSQR","","injected sequence register",null,null],[3,"JDR1","","injected data register x",null,null],[3,"JDR2","","injected data register x",null,null],[3,"JDR3","","injected data register x",null,null],[3,"JDR4","","injected data register x",null,null],[3,"DR","","regular data register",null,null],[0,"sr","","status register",null,null],[3,"R","stm32f103xx::adc1::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"STRTR","","Value of the field",null,null],[3,"JSTRTR","","Value of the field",null,null],[3,"JEOCR","","Value of the field",null,null],[3,"EOCR","","Value of the field",null,null],[3,"AWDR","","Value of the field",null,null],[3,"_STRTW","","Proxy",null,null],[3,"_JSTRTW","","Proxy",null,null],[3,"_JEOCW","","Proxy",null,null],[3,"_EOCW","","Proxy",null,null],[3,"_AWDW","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3292,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3292,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3292,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3292,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc1::sr","Value of the field as raw bits",3293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3295,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3296,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3297,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3298,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3299,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3300,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3301,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3302,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3303,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"strt","","Bit 4 - Regular channel start flag",3303,{"i":[{"n":"self"}],"o":{"n":"strtr"}}],[11,"jstrt","","Bit 3 - Injected channel start flag",3303,{"i":[{"n":"self"}],"o":{"n":"jstrtr"}}],[11,"jeoc","","Bit 2 - Injected channel end of conversion",3303,{"i":[{"n":"self"}],"o":{"n":"jeocr"}}],[11,"eoc","","Bit 1 - Regular channel end of conversion",3303,{"i":[{"n":"self"}],"o":{"n":"eocr"}}],[11,"awd","","Bit 0 - Analog watchdog flag",3303,{"i":[{"n":"self"}],"o":{"n":"awdr"}}],[11,"reset_value","","Reset value of the register",3304,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3304,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"strt","","Bit 4 - Regular channel start flag",3304,{"i":[{"n":"self"}],"o":{"n":"_strtw"}}],[11,"jstrt","","Bit 3 - Injected channel start flag",3304,{"i":[{"n":"self"}],"o":{"n":"_jstrtw"}}],[11,"jeoc","","Bit 2 - Injected channel end of conversion",3304,{"i":[{"n":"self"}],"o":{"n":"_jeocw"}}],[11,"eoc","","Bit 1 - Regular channel end of conversion",3304,{"i":[{"n":"self"}],"o":{"n":"_eocw"}}],[11,"awd","","Bit 0 - Analog watchdog flag",3304,{"i":[{"n":"self"}],"o":{"n":"_awdw"}}],[0,"cr1","stm32f103xx::adc1","control register 1",null,null],[3,"R","stm32f103xx::adc1::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"AWDENR","","Value of the field",null,null],[3,"JAWDENR","","Value of the field",null,null],[3,"DUALMODR","","Value of the field",null,null],[3,"DISCNUMR","","Value of the field",null,null],[3,"JDISCENR","","Value of the field",null,null],[3,"DISCENR","","Value of the field",null,null],[3,"JAUTOR","","Value of the field",null,null],[3,"AWDSGLR","","Value of the field",null,null],[3,"SCANR","","Value of the field",null,null],[3,"JEOCIER","","Value of the field",null,null],[3,"AWDIER","","Value of the field",null,null],[3,"EOCIER","","Value of the field",null,null],[3,"AWDCHR","","Value of the field",null,null],[3,"_AWDENW","","Proxy",null,null],[3,"_JAWDENW","","Proxy",null,null],[3,"_DUALMODW","","Proxy",null,null],[3,"_DISCNUMW","","Proxy",null,null],[3,"_JDISCENW","","Proxy",null,null],[3,"_DISCENW","","Proxy",null,null],[3,"_JAUTOW","","Proxy",null,null],[3,"_AWDSGLW","","Proxy",null,null],[3,"_SCANW","","Proxy",null,null],[3,"_JEOCIEW","","Proxy",null,null],[3,"_AWDIEW","","Proxy",null,null],[3,"_EOCIEW","","Proxy",null,null],[3,"_AWDCHW","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3305,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3305,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3305,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3305,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc1::cr1","Value of the field as raw bits",3306,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3306,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3306,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3307,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3307,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3307,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3308,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3309,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3310,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3310,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3310,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3311,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3311,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3311,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3312,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3312,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3312,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3318,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3319,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3319,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3319,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3320,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3320,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3320,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3321,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3322,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3323,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3323,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3323,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3324,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3324,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3324,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3325,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3325,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3325,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3326,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3326,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3327,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3328,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3329,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3330,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3331,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3332,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"awden","","Bit 23 - Analog watchdog enable on regular channels",3332,{"i":[{"n":"self"}],"o":{"n":"awdenr"}}],[11,"jawden","","Bit 22 - Analog watchdog enable on injected channels",3332,{"i":[{"n":"self"}],"o":{"n":"jawdenr"}}],[11,"dualmod","","Bits 16:19 - Dual mode selection",3332,{"i":[{"n":"self"}],"o":{"n":"dualmodr"}}],[11,"discnum","","Bits 13:15 - Discontinuous mode channel count",3332,{"i":[{"n":"self"}],"o":{"n":"discnumr"}}],[11,"jdiscen","","Bit 12 - Discontinuous mode on injected channels",3332,{"i":[{"n":"self"}],"o":{"n":"jdiscenr"}}],[11,"discen","","Bit 11 - Discontinuous mode on regular channels",3332,{"i":[{"n":"self"}],"o":{"n":"discenr"}}],[11,"jauto","","Bit 10 - Automatic injected group conversion",3332,{"i":[{"n":"self"}],"o":{"n":"jautor"}}],[11,"awdsgl","","Bit 9 - Enable the watchdog on a single channel in scan mode",3332,{"i":[{"n":"self"}],"o":{"n":"awdsglr"}}],[11,"scan","","Bit 8 - Scan mode",3332,{"i":[{"n":"self"}],"o":{"n":"scanr"}}],[11,"jeocie","","Bit 7 - Interrupt enable for injected channels",3332,{"i":[{"n":"self"}],"o":{"n":"jeocier"}}],[11,"awdie","","Bit 6 - Analog watchdog interrupt enable",3332,{"i":[{"n":"self"}],"o":{"n":"awdier"}}],[11,"eocie","","Bit 5 - Interrupt enable for EOC",3332,{"i":[{"n":"self"}],"o":{"n":"eocier"}}],[11,"awdch","","Bits 0:4 - Analog watchdog channel select bits",3332,{"i":[{"n":"self"}],"o":{"n":"awdchr"}}],[11,"reset_value","","Reset value of the register",3333,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3333,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"awden","","Bit 23 - Analog watchdog enable on regular channels",3333,{"i":[{"n":"self"}],"o":{"n":"_awdenw"}}],[11,"jawden","","Bit 22 - Analog watchdog enable on injected channels",3333,{"i":[{"n":"self"}],"o":{"n":"_jawdenw"}}],[11,"dualmod","","Bits 16:19 - Dual mode selection",3333,{"i":[{"n":"self"}],"o":{"n":"_dualmodw"}}],[11,"discnum","","Bits 13:15 - Discontinuous mode channel count",3333,{"i":[{"n":"self"}],"o":{"n":"_discnumw"}}],[11,"jdiscen","","Bit 12 - Discontinuous mode on injected channels",3333,{"i":[{"n":"self"}],"o":{"n":"_jdiscenw"}}],[11,"discen","","Bit 11 - Discontinuous mode on regular channels",3333,{"i":[{"n":"self"}],"o":{"n":"_discenw"}}],[11,"jauto","","Bit 10 - Automatic injected group conversion",3333,{"i":[{"n":"self"}],"o":{"n":"_jautow"}}],[11,"awdsgl","","Bit 9 - Enable the watchdog on a single channel in scan mode",3333,{"i":[{"n":"self"}],"o":{"n":"_awdsglw"}}],[11,"scan","","Bit 8 - Scan mode",3333,{"i":[{"n":"self"}],"o":{"n":"_scanw"}}],[11,"jeocie","","Bit 7 - Interrupt enable for injected channels",3333,{"i":[{"n":"self"}],"o":{"n":"_jeociew"}}],[11,"awdie","","Bit 6 - Analog watchdog interrupt enable",3333,{"i":[{"n":"self"}],"o":{"n":"_awdiew"}}],[11,"eocie","","Bit 5 - Interrupt enable for EOC",3333,{"i":[{"n":"self"}],"o":{"n":"_eociew"}}],[11,"awdch","","Bits 0:4 - Analog watchdog channel select bits",3333,{"i":[{"n":"self"}],"o":{"n":"_awdchw"}}],[0,"cr2","stm32f103xx::adc1","control register 2",null,null],[3,"R","stm32f103xx::adc1::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TSVREFER","","Value of the field",null,null],[3,"SWSTARTR","","Value of the field",null,null],[3,"JSWSTARTR","","Value of the field",null,null],[3,"EXTTRIGR","","Value of the field",null,null],[3,"EXTSELR","","Value of the field",null,null],[3,"JEXTTRIGR","","Value of the field",null,null],[3,"JEXTSELR","","Value of the field",null,null],[3,"ALIGNR","","Value of the field",null,null],[3,"DMAR","","Value of the field",null,null],[3,"RSTCALR","","Value of the field",null,null],[3,"CALR","","Value of the field",null,null],[3,"CONTR","","Value of the field",null,null],[3,"ADONR","","Value of the field",null,null],[3,"_TSVREFEW","","Proxy",null,null],[3,"_SWSTARTW","","Proxy",null,null],[3,"_JSWSTARTW","","Proxy",null,null],[3,"_EXTTRIGW","","Proxy",null,null],[3,"_EXTSELW","","Proxy",null,null],[3,"_JEXTTRIGW","","Proxy",null,null],[3,"_JEXTSELW","","Proxy",null,null],[3,"_ALIGNW","","Proxy",null,null],[3,"_DMAW","","Proxy",null,null],[3,"_RSTCALW","","Proxy",null,null],[3,"_CALW","","Proxy",null,null],[3,"_CONTW","","Proxy",null,null],[3,"_ADONW","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3334,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3334,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3334,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3334,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc1::cr2","Value of the field as raw bits",3335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3339,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3341,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3348,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3348,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3348,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3349,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3350,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3351,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3352,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3353,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3354,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3355,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3356,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3357,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3358,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3359,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3360,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3361,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tsvrefe","","Bit 23 - Temperature sensor and VREFINT enable",3361,{"i":[{"n":"self"}],"o":{"n":"tsvrefer"}}],[11,"swstart","","Bit 22 - Start conversion of regular channels",3361,{"i":[{"n":"self"}],"o":{"n":"swstartr"}}],[11,"jswstart","","Bit 21 - Start conversion of injected channels",3361,{"i":[{"n":"self"}],"o":{"n":"jswstartr"}}],[11,"exttrig","","Bit 20 - External trigger conversion mode for regular channels",3361,{"i":[{"n":"self"}],"o":{"n":"exttrigr"}}],[11,"extsel","","Bits 17:19 - External event select for regular group",3361,{"i":[{"n":"self"}],"o":{"n":"extselr"}}],[11,"jexttrig","","Bit 15 - External trigger conversion mode for injected channels",3361,{"i":[{"n":"self"}],"o":{"n":"jexttrigr"}}],[11,"jextsel","","Bits 12:14 - External event select for injected group",3361,{"i":[{"n":"self"}],"o":{"n":"jextselr"}}],[11,"align","","Bit 11 - Data alignment",3361,{"i":[{"n":"self"}],"o":{"n":"alignr"}}],[11,"dma","","Bit 8 - Direct memory access mode",3361,{"i":[{"n":"self"}],"o":{"n":"dmar"}}],[11,"rstcal","","Bit 3 - Reset calibration",3361,{"i":[{"n":"self"}],"o":{"n":"rstcalr"}}],[11,"cal","","Bit 2 - A/D calibration",3361,{"i":[{"n":"self"}],"o":{"n":"calr"}}],[11,"cont","","Bit 1 - Continuous conversion",3361,{"i":[{"n":"self"}],"o":{"n":"contr"}}],[11,"adon","","Bit 0 - A/D converter ON / OFF",3361,{"i":[{"n":"self"}],"o":{"n":"adonr"}}],[11,"reset_value","","Reset value of the register",3362,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3362,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tsvrefe","","Bit 23 - Temperature sensor and VREFINT enable",3362,{"i":[{"n":"self"}],"o":{"n":"_tsvrefew"}}],[11,"swstart","","Bit 22 - Start conversion of regular channels",3362,{"i":[{"n":"self"}],"o":{"n":"_swstartw"}}],[11,"jswstart","","Bit 21 - Start conversion of injected channels",3362,{"i":[{"n":"self"}],"o":{"n":"_jswstartw"}}],[11,"exttrig","","Bit 20 - External trigger conversion mode for regular channels",3362,{"i":[{"n":"self"}],"o":{"n":"_exttrigw"}}],[11,"extsel","","Bits 17:19 - External event select for regular group",3362,{"i":[{"n":"self"}],"o":{"n":"_extselw"}}],[11,"jexttrig","","Bit 15 - External trigger conversion mode for injected channels",3362,{"i":[{"n":"self"}],"o":{"n":"_jexttrigw"}}],[11,"jextsel","","Bits 12:14 - External event select for injected group",3362,{"i":[{"n":"self"}],"o":{"n":"_jextselw"}}],[11,"align","","Bit 11 - Data alignment",3362,{"i":[{"n":"self"}],"o":{"n":"_alignw"}}],[11,"dma","","Bit 8 - Direct memory access mode",3362,{"i":[{"n":"self"}],"o":{"n":"_dmaw"}}],[11,"rstcal","","Bit 3 - Reset calibration",3362,{"i":[{"n":"self"}],"o":{"n":"_rstcalw"}}],[11,"cal","","Bit 2 - A/D calibration",3362,{"i":[{"n":"self"}],"o":{"n":"_calw"}}],[11,"cont","","Bit 1 - Continuous conversion",3362,{"i":[{"n":"self"}],"o":{"n":"_contw"}}],[11,"adon","","Bit 0 - A/D converter ON / OFF",3362,{"i":[{"n":"self"}],"o":{"n":"_adonw"}}],[0,"smpr1","stm32f103xx::adc1","sample time register 1",null,null],[3,"R","stm32f103xx::adc1::smpr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SMP10R","","Value of the field",null,null],[3,"SMP11R","","Value of the field",null,null],[3,"SMP12R","","Value of the field",null,null],[3,"SMP13R","","Value of the field",null,null],[3,"SMP14R","","Value of the field",null,null],[3,"SMP15R","","Value of the field",null,null],[3,"SMP16R","","Value of the field",null,null],[3,"SMP17R","","Value of the field",null,null],[3,"_SMP10W","","Proxy",null,null],[3,"_SMP11W","","Proxy",null,null],[3,"_SMP12W","","Proxy",null,null],[3,"_SMP13W","","Proxy",null,null],[3,"_SMP14W","","Proxy",null,null],[3,"_SMP15W","","Proxy",null,null],[3,"_SMP16W","","Proxy",null,null],[3,"_SMP17W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3363,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3363,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3363,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3363,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::smpr1","Value of the field as raw bits",3364,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3365,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3366,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3367,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3368,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3369,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3370,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3371,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3372,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3373,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3374,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3375,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3376,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3377,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3378,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3379,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3380,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"smp10","","Bits 0:2 - Channel 10 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp10r"}}],[11,"smp11","","Bits 3:5 - Channel 11 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp11r"}}],[11,"smp12","","Bits 6:8 - Channel 12 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp12r"}}],[11,"smp13","","Bits 9:11 - Channel 13 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp13r"}}],[11,"smp14","","Bits 12:14 - Channel 14 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp14r"}}],[11,"smp15","","Bits 15:17 - Channel 15 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp15r"}}],[11,"smp16","","Bits 18:20 - Channel 16 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp16r"}}],[11,"smp17","","Bits 21:23 - Channel 17 sample time selection",3380,{"i":[{"n":"self"}],"o":{"n":"smp17r"}}],[11,"reset_value","","Reset value of the register",3381,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3381,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"smp10","","Bits 0:2 - Channel 10 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp10w"}}],[11,"smp11","","Bits 3:5 - Channel 11 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp11w"}}],[11,"smp12","","Bits 6:8 - Channel 12 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp12w"}}],[11,"smp13","","Bits 9:11 - Channel 13 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp13w"}}],[11,"smp14","","Bits 12:14 - Channel 14 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp14w"}}],[11,"smp15","","Bits 15:17 - Channel 15 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp15w"}}],[11,"smp16","","Bits 18:20 - Channel 16 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp16w"}}],[11,"smp17","","Bits 21:23 - Channel 17 sample time selection",3381,{"i":[{"n":"self"}],"o":{"n":"_smp17w"}}],[0,"smpr2","stm32f103xx::adc1","sample time register 2",null,null],[3,"R","stm32f103xx::adc1::smpr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SMP0R","","Value of the field",null,null],[3,"SMP1R","","Value of the field",null,null],[3,"SMP2R","","Value of the field",null,null],[3,"SMP3R","","Value of the field",null,null],[3,"SMP4R","","Value of the field",null,null],[3,"SMP5R","","Value of the field",null,null],[3,"SMP6R","","Value of the field",null,null],[3,"SMP7R","","Value of the field",null,null],[3,"SMP8R","","Value of the field",null,null],[3,"SMP9R","","Value of the field",null,null],[3,"_SMP0W","","Proxy",null,null],[3,"_SMP1W","","Proxy",null,null],[3,"_SMP2W","","Proxy",null,null],[3,"_SMP3W","","Proxy",null,null],[3,"_SMP4W","","Proxy",null,null],[3,"_SMP5W","","Proxy",null,null],[3,"_SMP6W","","Proxy",null,null],[3,"_SMP7W","","Proxy",null,null],[3,"_SMP8W","","Proxy",null,null],[3,"_SMP9W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3382,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3382,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3382,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3382,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::smpr2","Value of the field as raw bits",3383,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3384,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3385,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3386,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3387,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3388,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3389,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3390,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3391,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3392,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3393,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3394,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3395,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3396,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3397,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3398,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3399,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3400,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3401,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3402,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3403,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"smp0","","Bits 0:2 - Channel 0 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp0r"}}],[11,"smp1","","Bits 3:5 - Channel 1 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp1r"}}],[11,"smp2","","Bits 6:8 - Channel 2 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp2r"}}],[11,"smp3","","Bits 9:11 - Channel 3 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp3r"}}],[11,"smp4","","Bits 12:14 - Channel 4 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp4r"}}],[11,"smp5","","Bits 15:17 - Channel 5 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp5r"}}],[11,"smp6","","Bits 18:20 - Channel 6 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp6r"}}],[11,"smp7","","Bits 21:23 - Channel 7 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp7r"}}],[11,"smp8","","Bits 24:26 - Channel 8 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp8r"}}],[11,"smp9","","Bits 27:29 - Channel 9 sample time selection",3403,{"i":[{"n":"self"}],"o":{"n":"smp9r"}}],[11,"reset_value","","Reset value of the register",3404,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3404,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"smp0","","Bits 0:2 - Channel 0 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp0w"}}],[11,"smp1","","Bits 3:5 - Channel 1 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp1w"}}],[11,"smp2","","Bits 6:8 - Channel 2 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp2w"}}],[11,"smp3","","Bits 9:11 - Channel 3 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp3w"}}],[11,"smp4","","Bits 12:14 - Channel 4 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp4w"}}],[11,"smp5","","Bits 15:17 - Channel 5 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp5w"}}],[11,"smp6","","Bits 18:20 - Channel 6 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp6w"}}],[11,"smp7","","Bits 21:23 - Channel 7 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp7w"}}],[11,"smp8","","Bits 24:26 - Channel 8 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp8w"}}],[11,"smp9","","Bits 27:29 - Channel 9 sample time selection",3404,{"i":[{"n":"self"}],"o":{"n":"_smp9w"}}],[0,"jofr1","stm32f103xx::adc1","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc1::jofr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET1R","","Value of the field",null,null],[3,"_JOFFSET1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3405,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3405,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3405,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3405,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::jofr1","Value of the field as raw bits",3406,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3407,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3408,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset1","","Bits 0:11 - Data offset for injected channel x",3408,{"i":[{"n":"self"}],"o":{"n":"joffset1r"}}],[11,"reset_value","","Reset value of the register",3409,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3409,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset1","","Bits 0:11 - Data offset for injected channel x",3409,{"i":[{"n":"self"}],"o":{"n":"_joffset1w"}}],[0,"jofr2","stm32f103xx::adc1","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc1::jofr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET2R","","Value of the field",null,null],[3,"_JOFFSET2W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3410,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3410,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3410,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3410,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::jofr2","Value of the field as raw bits",3411,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3412,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3413,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset2","","Bits 0:11 - Data offset for injected channel x",3413,{"i":[{"n":"self"}],"o":{"n":"joffset2r"}}],[11,"reset_value","","Reset value of the register",3414,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3414,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset2","","Bits 0:11 - Data offset for injected channel x",3414,{"i":[{"n":"self"}],"o":{"n":"_joffset2w"}}],[0,"jofr3","stm32f103xx::adc1","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc1::jofr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET3R","","Value of the field",null,null],[3,"_JOFFSET3W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3415,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3415,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3415,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3415,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::jofr3","Value of the field as raw bits",3416,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3417,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3418,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset3","","Bits 0:11 - Data offset for injected channel x",3418,{"i":[{"n":"self"}],"o":{"n":"joffset3r"}}],[11,"reset_value","","Reset value of the register",3419,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3419,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset3","","Bits 0:11 - Data offset for injected channel x",3419,{"i":[{"n":"self"}],"o":{"n":"_joffset3w"}}],[0,"jofr4","stm32f103xx::adc1","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc1::jofr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET4R","","Value of the field",null,null],[3,"_JOFFSET4W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3420,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3420,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3420,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3420,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::jofr4","Value of the field as raw bits",3421,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3422,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3423,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset4","","Bits 0:11 - Data offset for injected channel x",3423,{"i":[{"n":"self"}],"o":{"n":"joffset4r"}}],[11,"reset_value","","Reset value of the register",3424,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3424,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset4","","Bits 0:11 - Data offset for injected channel x",3424,{"i":[{"n":"self"}],"o":{"n":"_joffset4w"}}],[0,"htr","stm32f103xx::adc1","watchdog higher threshold register",null,null],[3,"R","stm32f103xx::adc1::htr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"HTR","","Value of the field",null,null],[3,"_HTW","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3425,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3425,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3425,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3425,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::htr","Value of the field as raw bits",3426,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3427,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3428,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ht","","Bits 0:11 - Analog watchdog higher threshold",3428,{"i":[{"n":"self"}],"o":{"n":"htr"}}],[11,"reset_value","","Reset value of the register",3429,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3429,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ht","","Bits 0:11 - Analog watchdog higher threshold",3429,{"i":[{"n":"self"}],"o":{"n":"_htw"}}],[0,"ltr","stm32f103xx::adc1","watchdog lower threshold register",null,null],[3,"R","stm32f103xx::adc1::ltr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LTR","","Value of the field",null,null],[3,"_LTW","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3430,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3430,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3430,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3430,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::ltr","Value of the field as raw bits",3431,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3432,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3433,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lt","","Bits 0:11 - Analog watchdog lower threshold",3433,{"i":[{"n":"self"}],"o":{"n":"ltr"}}],[11,"reset_value","","Reset value of the register",3434,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3434,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lt","","Bits 0:11 - Analog watchdog lower threshold",3434,{"i":[{"n":"self"}],"o":{"n":"_ltw"}}],[0,"sqr1","stm32f103xx::adc1","regular sequence register 1",null,null],[3,"R","stm32f103xx::adc1::sqr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LR","","Value of the field",null,null],[3,"SQ16R","","Value of the field",null,null],[3,"SQ15R","","Value of the field",null,null],[3,"SQ14R","","Value of the field",null,null],[3,"SQ13R","","Value of the field",null,null],[3,"_LW","","Proxy",null,null],[3,"_SQ16W","","Proxy",null,null],[3,"_SQ15W","","Proxy",null,null],[3,"_SQ14W","","Proxy",null,null],[3,"_SQ13W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3435,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3435,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3435,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3435,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::sqr1","Value of the field as raw bits",3436,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3437,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3438,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3439,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3440,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3441,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3442,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3443,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3444,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3445,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3446,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"l","","Bits 20:23 - Regular channel sequence length",3446,{"i":[{"n":"self"}],"o":{"n":"lr"}}],[11,"sq16","","Bits 15:19 - 16th conversion in regular sequence",3446,{"i":[{"n":"self"}],"o":{"n":"sq16r"}}],[11,"sq15","","Bits 10:14 - 15th conversion in regular sequence",3446,{"i":[{"n":"self"}],"o":{"n":"sq15r"}}],[11,"sq14","","Bits 5:9 - 14th conversion in regular sequence",3446,{"i":[{"n":"self"}],"o":{"n":"sq14r"}}],[11,"sq13","","Bits 0:4 - 13th conversion in regular sequence",3446,{"i":[{"n":"self"}],"o":{"n":"sq13r"}}],[11,"reset_value","","Reset value of the register",3447,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3447,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"l","","Bits 20:23 - Regular channel sequence length",3447,{"i":[{"n":"self"}],"o":{"n":"_lw"}}],[11,"sq16","","Bits 15:19 - 16th conversion in regular sequence",3447,{"i":[{"n":"self"}],"o":{"n":"_sq16w"}}],[11,"sq15","","Bits 10:14 - 15th conversion in regular sequence",3447,{"i":[{"n":"self"}],"o":{"n":"_sq15w"}}],[11,"sq14","","Bits 5:9 - 14th conversion in regular sequence",3447,{"i":[{"n":"self"}],"o":{"n":"_sq14w"}}],[11,"sq13","","Bits 0:4 - 13th conversion in regular sequence",3447,{"i":[{"n":"self"}],"o":{"n":"_sq13w"}}],[0,"sqr2","stm32f103xx::adc1","regular sequence register 2",null,null],[3,"R","stm32f103xx::adc1::sqr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SQ12R","","Value of the field",null,null],[3,"SQ11R","","Value of the field",null,null],[3,"SQ10R","","Value of the field",null,null],[3,"SQ9R","","Value of the field",null,null],[3,"SQ8R","","Value of the field",null,null],[3,"SQ7R","","Value of the field",null,null],[3,"_SQ12W","","Proxy",null,null],[3,"_SQ11W","","Proxy",null,null],[3,"_SQ10W","","Proxy",null,null],[3,"_SQ9W","","Proxy",null,null],[3,"_SQ8W","","Proxy",null,null],[3,"_SQ7W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3448,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3448,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3448,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3448,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::sqr2","Value of the field as raw bits",3449,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3450,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3451,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3452,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3453,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3454,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3455,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3456,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3457,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3458,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3459,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3460,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3461,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sq12","","Bits 25:29 - 12th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq12r"}}],[11,"sq11","","Bits 20:24 - 11th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq11r"}}],[11,"sq10","","Bits 15:19 - 10th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq10r"}}],[11,"sq9","","Bits 10:14 - 9th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq9r"}}],[11,"sq8","","Bits 5:9 - 8th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq8r"}}],[11,"sq7","","Bits 0:4 - 7th conversion in regular sequence",3461,{"i":[{"n":"self"}],"o":{"n":"sq7r"}}],[11,"reset_value","","Reset value of the register",3462,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3462,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sq12","","Bits 25:29 - 12th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq12w"}}],[11,"sq11","","Bits 20:24 - 11th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq11w"}}],[11,"sq10","","Bits 15:19 - 10th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq10w"}}],[11,"sq9","","Bits 10:14 - 9th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq9w"}}],[11,"sq8","","Bits 5:9 - 8th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq8w"}}],[11,"sq7","","Bits 0:4 - 7th conversion in regular sequence",3462,{"i":[{"n":"self"}],"o":{"n":"_sq7w"}}],[0,"sqr3","stm32f103xx::adc1","regular sequence register 3",null,null],[3,"R","stm32f103xx::adc1::sqr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SQ6R","","Value of the field",null,null],[3,"SQ5R","","Value of the field",null,null],[3,"SQ4R","","Value of the field",null,null],[3,"SQ3R","","Value of the field",null,null],[3,"SQ2R","","Value of the field",null,null],[3,"SQ1R","","Value of the field",null,null],[3,"_SQ6W","","Proxy",null,null],[3,"_SQ5W","","Proxy",null,null],[3,"_SQ4W","","Proxy",null,null],[3,"_SQ3W","","Proxy",null,null],[3,"_SQ2W","","Proxy",null,null],[3,"_SQ1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3463,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3463,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3463,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3463,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::sqr3","Value of the field as raw bits",3464,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3465,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3466,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3467,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3468,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3469,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3470,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3471,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3472,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3473,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3474,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3475,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3476,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sq6","","Bits 25:29 - 6th conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq6r"}}],[11,"sq5","","Bits 20:24 - 5th conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq5r"}}],[11,"sq4","","Bits 15:19 - 4th conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq4r"}}],[11,"sq3","","Bits 10:14 - 3rd conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq3r"}}],[11,"sq2","","Bits 5:9 - 2nd conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq2r"}}],[11,"sq1","","Bits 0:4 - 1st conversion in regular sequence",3476,{"i":[{"n":"self"}],"o":{"n":"sq1r"}}],[11,"reset_value","","Reset value of the register",3477,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3477,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sq6","","Bits 25:29 - 6th conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq6w"}}],[11,"sq5","","Bits 20:24 - 5th conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq5w"}}],[11,"sq4","","Bits 15:19 - 4th conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq4w"}}],[11,"sq3","","Bits 10:14 - 3rd conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq3w"}}],[11,"sq2","","Bits 5:9 - 2nd conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq2w"}}],[11,"sq1","","Bits 0:4 - 1st conversion in regular sequence",3477,{"i":[{"n":"self"}],"o":{"n":"_sq1w"}}],[0,"jsqr","stm32f103xx::adc1","injected sequence register",null,null],[3,"R","stm32f103xx::adc1::jsqr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JLR","","Value of the field",null,null],[3,"JSQ4R","","Value of the field",null,null],[3,"JSQ3R","","Value of the field",null,null],[3,"JSQ2R","","Value of the field",null,null],[3,"JSQ1R","","Value of the field",null,null],[3,"_JLW","","Proxy",null,null],[3,"_JSQ4W","","Proxy",null,null],[3,"_JSQ3W","","Proxy",null,null],[3,"_JSQ2W","","Proxy",null,null],[3,"_JSQ1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc1","Modifies the contents of the register",3478,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3478,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3478,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3478,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc1::jsqr","Value of the field as raw bits",3479,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3480,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3481,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3482,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3483,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3484,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3485,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3486,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3487,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3488,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3489,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jl","","Bits 20:21 - Injected sequence length",3489,{"i":[{"n":"self"}],"o":{"n":"jlr"}}],[11,"jsq4","","Bits 15:19 - 4th conversion in injected sequence",3489,{"i":[{"n":"self"}],"o":{"n":"jsq4r"}}],[11,"jsq3","","Bits 10:14 - 3rd conversion in injected sequence",3489,{"i":[{"n":"self"}],"o":{"n":"jsq3r"}}],[11,"jsq2","","Bits 5:9 - 2nd conversion in injected sequence",3489,{"i":[{"n":"self"}],"o":{"n":"jsq2r"}}],[11,"jsq1","","Bits 0:4 - 1st conversion in injected sequence",3489,{"i":[{"n":"self"}],"o":{"n":"jsq1r"}}],[11,"reset_value","","Reset value of the register",3490,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3490,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"jl","","Bits 20:21 - Injected sequence length",3490,{"i":[{"n":"self"}],"o":{"n":"_jlw"}}],[11,"jsq4","","Bits 15:19 - 4th conversion in injected sequence",3490,{"i":[{"n":"self"}],"o":{"n":"_jsq4w"}}],[11,"jsq3","","Bits 10:14 - 3rd conversion in injected sequence",3490,{"i":[{"n":"self"}],"o":{"n":"_jsq3w"}}],[11,"jsq2","","Bits 5:9 - 2nd conversion in injected sequence",3490,{"i":[{"n":"self"}],"o":{"n":"_jsq2w"}}],[11,"jsq1","","Bits 0:4 - 1st conversion in injected sequence",3490,{"i":[{"n":"self"}],"o":{"n":"_jsq1w"}}],[0,"jdr1","stm32f103xx::adc1","injected data register x",null,null],[3,"R","stm32f103xx::adc1::jdr1","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc1","Reads the contents of the register",3491,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc1::jdr1","Value of the field as raw bits",3492,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3493,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3493,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr2","stm32f103xx::adc1","injected data register x",null,null],[3,"R","stm32f103xx::adc1::jdr2","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc1","Reads the contents of the register",3494,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc1::jdr2","Value of the field as raw bits",3495,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3496,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3496,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr3","stm32f103xx::adc1","injected data register x",null,null],[3,"R","stm32f103xx::adc1::jdr3","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc1","Reads the contents of the register",3497,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc1::jdr3","Value of the field as raw bits",3498,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3499,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3499,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr4","stm32f103xx::adc1","injected data register x",null,null],[3,"R","stm32f103xx::adc1::jdr4","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc1","Reads the contents of the register",3500,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc1::jdr4","Value of the field as raw bits",3501,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3502,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3502,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"dr","stm32f103xx::adc1","regular data register",null,null],[3,"R","stm32f103xx::adc1::dr","Value read from the register",null,null],[3,"DATAR","","Value of the field",null,null],[3,"ADC2DATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc1","Reads the contents of the register",3503,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc1::dr","Value of the field as raw bits",3504,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",3505,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3506,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data","","Bits 0:15 - Regular data",3506,{"i":[{"n":"self"}],"o":{"n":"datar"}}],[11,"adc2data","","Bits 16:31 - ADC2 data",3506,{"i":[{"n":"self"}],"o":{"n":"adc2datar"}}],[0,"adc2","stm32f103xx","Analog to digital converter",null,null],[3,"RegisterBlock","stm32f103xx::adc2","Register block",null,null],[12,"sr","","0x00 - status register",3507,null],[12,"cr1","","0x04 - control register 1",3507,null],[12,"cr2","","0x08 - control register 2",3507,null],[12,"smpr1","","0x0c - sample time register 1",3507,null],[12,"smpr2","","0x10 - sample time register 2",3507,null],[12,"jofr1","","0x14 - injected channel data offset register x",3507,null],[12,"jofr2","","0x18 - injected channel data offset register x",3507,null],[12,"jofr3","","0x1c - injected channel data offset register x",3507,null],[12,"jofr4","","0x20 - injected channel data offset register x",3507,null],[12,"htr","","0x24 - watchdog higher threshold register",3507,null],[12,"ltr","","0x28 - watchdog lower threshold register",3507,null],[12,"sqr1","","0x2c - regular sequence register 1",3507,null],[12,"sqr2","","0x30 - regular sequence register 2",3507,null],[12,"sqr3","","0x34 - regular sequence register 3",3507,null],[12,"jsqr","","0x38 - injected sequence register",3507,null],[12,"jdr1","","0x3c - injected data register x",3507,null],[12,"jdr2","","0x40 - injected data register x",3507,null],[12,"jdr3","","0x44 - injected data register x",3507,null],[12,"jdr4","","0x48 - injected data register x",3507,null],[12,"dr","","0x4c - regular data register",3507,null],[3,"SR","","status register",null,null],[3,"CR1","","control register 1",null,null],[3,"CR2","","control register 2",null,null],[3,"SMPR1","","sample time register 1",null,null],[3,"SMPR2","","sample time register 2",null,null],[3,"JOFR1","","injected channel data offset register x",null,null],[3,"JOFR2","","injected channel data offset register x",null,null],[3,"JOFR3","","injected channel data offset register x",null,null],[3,"JOFR4","","injected channel data offset register x",null,null],[3,"HTR","","watchdog higher threshold register",null,null],[3,"LTR","","watchdog lower threshold register",null,null],[3,"SQR1","","regular sequence register 1",null,null],[3,"SQR2","","regular sequence register 2",null,null],[3,"SQR3","","regular sequence register 3",null,null],[3,"JSQR","","injected sequence register",null,null],[3,"JDR1","","injected data register x",null,null],[3,"JDR2","","injected data register x",null,null],[3,"JDR3","","injected data register x",null,null],[3,"JDR4","","injected data register x",null,null],[3,"DR","","regular data register",null,null],[0,"sr","","status register",null,null],[3,"R","stm32f103xx::adc2::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"STRTR","","Value of the field",null,null],[3,"JSTRTR","","Value of the field",null,null],[3,"JEOCR","","Value of the field",null,null],[3,"EOCR","","Value of the field",null,null],[3,"AWDR","","Value of the field",null,null],[3,"_STRTW","","Proxy",null,null],[3,"_JSTRTW","","Proxy",null,null],[3,"_JEOCW","","Proxy",null,null],[3,"_EOCW","","Proxy",null,null],[3,"_AWDW","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3508,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3508,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3508,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3508,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc2::sr","Value of the field as raw bits",3509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3511,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3512,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3512,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3512,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3513,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3513,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3513,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3514,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3515,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3516,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3517,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3518,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3519,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"strt","","Bit 4 - Regular channel start flag",3519,{"i":[{"n":"self"}],"o":{"n":"strtr"}}],[11,"jstrt","","Bit 3 - Injected channel start flag",3519,{"i":[{"n":"self"}],"o":{"n":"jstrtr"}}],[11,"jeoc","","Bit 2 - Injected channel end of conversion",3519,{"i":[{"n":"self"}],"o":{"n":"jeocr"}}],[11,"eoc","","Bit 1 - Regular channel end of conversion",3519,{"i":[{"n":"self"}],"o":{"n":"eocr"}}],[11,"awd","","Bit 0 - Analog watchdog flag",3519,{"i":[{"n":"self"}],"o":{"n":"awdr"}}],[11,"reset_value","","Reset value of the register",3520,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3520,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"strt","","Bit 4 - Regular channel start flag",3520,{"i":[{"n":"self"}],"o":{"n":"_strtw"}}],[11,"jstrt","","Bit 3 - Injected channel start flag",3520,{"i":[{"n":"self"}],"o":{"n":"_jstrtw"}}],[11,"jeoc","","Bit 2 - Injected channel end of conversion",3520,{"i":[{"n":"self"}],"o":{"n":"_jeocw"}}],[11,"eoc","","Bit 1 - Regular channel end of conversion",3520,{"i":[{"n":"self"}],"o":{"n":"_eocw"}}],[11,"awd","","Bit 0 - Analog watchdog flag",3520,{"i":[{"n":"self"}],"o":{"n":"_awdw"}}],[0,"cr1","stm32f103xx::adc2","control register 1",null,null],[3,"R","stm32f103xx::adc2::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"AWDENR","","Value of the field",null,null],[3,"JAWDENR","","Value of the field",null,null],[3,"DISCNUMR","","Value of the field",null,null],[3,"JDISCENR","","Value of the field",null,null],[3,"DISCENR","","Value of the field",null,null],[3,"JAUTOR","","Value of the field",null,null],[3,"AWDSGLR","","Value of the field",null,null],[3,"SCANR","","Value of the field",null,null],[3,"JEOCIER","","Value of the field",null,null],[3,"AWDIER","","Value of the field",null,null],[3,"EOCIER","","Value of the field",null,null],[3,"AWDCHR","","Value of the field",null,null],[3,"_AWDENW","","Proxy",null,null],[3,"_JAWDENW","","Proxy",null,null],[3,"_DISCNUMW","","Proxy",null,null],[3,"_JDISCENW","","Proxy",null,null],[3,"_DISCENW","","Proxy",null,null],[3,"_JAUTOW","","Proxy",null,null],[3,"_AWDSGLW","","Proxy",null,null],[3,"_SCANW","","Proxy",null,null],[3,"_JEOCIEW","","Proxy",null,null],[3,"_AWDIEW","","Proxy",null,null],[3,"_EOCIEW","","Proxy",null,null],[3,"_AWDCHW","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3521,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3521,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3521,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3521,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc2::cr1","Value of the field as raw bits",3522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3524,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3533,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3534,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3534,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3534,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3535,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3535,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3535,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3536,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3537,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3538,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3539,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3540,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3541,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3542,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3542,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3543,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3544,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3545,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3546,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"awden","","Bit 23 - Analog watchdog enable on regular channels",3546,{"i":[{"n":"self"}],"o":{"n":"awdenr"}}],[11,"jawden","","Bit 22 - Analog watchdog enable on injected channels",3546,{"i":[{"n":"self"}],"o":{"n":"jawdenr"}}],[11,"discnum","","Bits 13:15 - Discontinuous mode channel count",3546,{"i":[{"n":"self"}],"o":{"n":"discnumr"}}],[11,"jdiscen","","Bit 12 - Discontinuous mode on injected channels",3546,{"i":[{"n":"self"}],"o":{"n":"jdiscenr"}}],[11,"discen","","Bit 11 - Discontinuous mode on regular channels",3546,{"i":[{"n":"self"}],"o":{"n":"discenr"}}],[11,"jauto","","Bit 10 - Automatic injected group conversion",3546,{"i":[{"n":"self"}],"o":{"n":"jautor"}}],[11,"awdsgl","","Bit 9 - Enable the watchdog on a single channel in scan mode",3546,{"i":[{"n":"self"}],"o":{"n":"awdsglr"}}],[11,"scan","","Bit 8 - Scan mode",3546,{"i":[{"n":"self"}],"o":{"n":"scanr"}}],[11,"jeocie","","Bit 7 - Interrupt enable for injected channels",3546,{"i":[{"n":"self"}],"o":{"n":"jeocier"}}],[11,"awdie","","Bit 6 - Analog watchdog interrupt enable",3546,{"i":[{"n":"self"}],"o":{"n":"awdier"}}],[11,"eocie","","Bit 5 - Interrupt enable for EOC",3546,{"i":[{"n":"self"}],"o":{"n":"eocier"}}],[11,"awdch","","Bits 0:4 - Analog watchdog channel select bits",3546,{"i":[{"n":"self"}],"o":{"n":"awdchr"}}],[11,"reset_value","","Reset value of the register",3547,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3547,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"awden","","Bit 23 - Analog watchdog enable on regular channels",3547,{"i":[{"n":"self"}],"o":{"n":"_awdenw"}}],[11,"jawden","","Bit 22 - Analog watchdog enable on injected channels",3547,{"i":[{"n":"self"}],"o":{"n":"_jawdenw"}}],[11,"discnum","","Bits 13:15 - Discontinuous mode channel count",3547,{"i":[{"n":"self"}],"o":{"n":"_discnumw"}}],[11,"jdiscen","","Bit 12 - Discontinuous mode on injected channels",3547,{"i":[{"n":"self"}],"o":{"n":"_jdiscenw"}}],[11,"discen","","Bit 11 - Discontinuous mode on regular channels",3547,{"i":[{"n":"self"}],"o":{"n":"_discenw"}}],[11,"jauto","","Bit 10 - Automatic injected group conversion",3547,{"i":[{"n":"self"}],"o":{"n":"_jautow"}}],[11,"awdsgl","","Bit 9 - Enable the watchdog on a single channel in scan mode",3547,{"i":[{"n":"self"}],"o":{"n":"_awdsglw"}}],[11,"scan","","Bit 8 - Scan mode",3547,{"i":[{"n":"self"}],"o":{"n":"_scanw"}}],[11,"jeocie","","Bit 7 - Interrupt enable for injected channels",3547,{"i":[{"n":"self"}],"o":{"n":"_jeociew"}}],[11,"awdie","","Bit 6 - Analog watchdog interrupt enable",3547,{"i":[{"n":"self"}],"o":{"n":"_awdiew"}}],[11,"eocie","","Bit 5 - Interrupt enable for EOC",3547,{"i":[{"n":"self"}],"o":{"n":"_eociew"}}],[11,"awdch","","Bits 0:4 - Analog watchdog channel select bits",3547,{"i":[{"n":"self"}],"o":{"n":"_awdchw"}}],[0,"cr2","stm32f103xx::adc2","control register 2",null,null],[3,"R","stm32f103xx::adc2::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TSVREFER","","Value of the field",null,null],[3,"SWSTARTR","","Value of the field",null,null],[3,"JSWSTARTR","","Value of the field",null,null],[3,"EXTTRIGR","","Value of the field",null,null],[3,"EXTSELR","","Value of the field",null,null],[3,"JEXTTRIGR","","Value of the field",null,null],[3,"JEXTSELR","","Value of the field",null,null],[3,"ALIGNR","","Value of the field",null,null],[3,"DMAR","","Value of the field",null,null],[3,"RSTCALR","","Value of the field",null,null],[3,"CALR","","Value of the field",null,null],[3,"CONTR","","Value of the field",null,null],[3,"ADONR","","Value of the field",null,null],[3,"_TSVREFEW","","Proxy",null,null],[3,"_SWSTARTW","","Proxy",null,null],[3,"_JSWSTARTW","","Proxy",null,null],[3,"_EXTTRIGW","","Proxy",null,null],[3,"_EXTSELW","","Proxy",null,null],[3,"_JEXTTRIGW","","Proxy",null,null],[3,"_JEXTSELW","","Proxy",null,null],[3,"_ALIGNW","","Proxy",null,null],[3,"_DMAW","","Proxy",null,null],[3,"_RSTCALW","","Proxy",null,null],[3,"_CALW","","Proxy",null,null],[3,"_CONTW","","Proxy",null,null],[3,"_ADONW","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3548,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3548,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3548,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3548,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::adc2::cr2","Value of the field as raw bits",3549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3553,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3555,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3556,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3559,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3560,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3561,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3562,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3563,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3564,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3565,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3566,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3567,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3568,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3569,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3570,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3571,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3574,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3575,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"tsvrefe","","Bit 23 - Temperature sensor and VREFINT enable",3575,{"i":[{"n":"self"}],"o":{"n":"tsvrefer"}}],[11,"swstart","","Bit 22 - Start conversion of regular channels",3575,{"i":[{"n":"self"}],"o":{"n":"swstartr"}}],[11,"jswstart","","Bit 21 - Start conversion of injected channels",3575,{"i":[{"n":"self"}],"o":{"n":"jswstartr"}}],[11,"exttrig","","Bit 20 - External trigger conversion mode for regular channels",3575,{"i":[{"n":"self"}],"o":{"n":"exttrigr"}}],[11,"extsel","","Bits 17:19 - External event select for regular group",3575,{"i":[{"n":"self"}],"o":{"n":"extselr"}}],[11,"jexttrig","","Bit 15 - External trigger conversion mode for injected channels",3575,{"i":[{"n":"self"}],"o":{"n":"jexttrigr"}}],[11,"jextsel","","Bits 12:14 - External event select for injected group",3575,{"i":[{"n":"self"}],"o":{"n":"jextselr"}}],[11,"align","","Bit 11 - Data alignment",3575,{"i":[{"n":"self"}],"o":{"n":"alignr"}}],[11,"dma","","Bit 8 - Direct memory access mode",3575,{"i":[{"n":"self"}],"o":{"n":"dmar"}}],[11,"rstcal","","Bit 3 - Reset calibration",3575,{"i":[{"n":"self"}],"o":{"n":"rstcalr"}}],[11,"cal","","Bit 2 - A/D calibration",3575,{"i":[{"n":"self"}],"o":{"n":"calr"}}],[11,"cont","","Bit 1 - Continuous conversion",3575,{"i":[{"n":"self"}],"o":{"n":"contr"}}],[11,"adon","","Bit 0 - A/D converter ON / OFF",3575,{"i":[{"n":"self"}],"o":{"n":"adonr"}}],[11,"reset_value","","Reset value of the register",3576,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3576,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"tsvrefe","","Bit 23 - Temperature sensor and VREFINT enable",3576,{"i":[{"n":"self"}],"o":{"n":"_tsvrefew"}}],[11,"swstart","","Bit 22 - Start conversion of regular channels",3576,{"i":[{"n":"self"}],"o":{"n":"_swstartw"}}],[11,"jswstart","","Bit 21 - Start conversion of injected channels",3576,{"i":[{"n":"self"}],"o":{"n":"_jswstartw"}}],[11,"exttrig","","Bit 20 - External trigger conversion mode for regular channels",3576,{"i":[{"n":"self"}],"o":{"n":"_exttrigw"}}],[11,"extsel","","Bits 17:19 - External event select for regular group",3576,{"i":[{"n":"self"}],"o":{"n":"_extselw"}}],[11,"jexttrig","","Bit 15 - External trigger conversion mode for injected channels",3576,{"i":[{"n":"self"}],"o":{"n":"_jexttrigw"}}],[11,"jextsel","","Bits 12:14 - External event select for injected group",3576,{"i":[{"n":"self"}],"o":{"n":"_jextselw"}}],[11,"align","","Bit 11 - Data alignment",3576,{"i":[{"n":"self"}],"o":{"n":"_alignw"}}],[11,"dma","","Bit 8 - Direct memory access mode",3576,{"i":[{"n":"self"}],"o":{"n":"_dmaw"}}],[11,"rstcal","","Bit 3 - Reset calibration",3576,{"i":[{"n":"self"}],"o":{"n":"_rstcalw"}}],[11,"cal","","Bit 2 - A/D calibration",3576,{"i":[{"n":"self"}],"o":{"n":"_calw"}}],[11,"cont","","Bit 1 - Continuous conversion",3576,{"i":[{"n":"self"}],"o":{"n":"_contw"}}],[11,"adon","","Bit 0 - A/D converter ON / OFF",3576,{"i":[{"n":"self"}],"o":{"n":"_adonw"}}],[0,"smpr1","stm32f103xx::adc2","sample time register 1",null,null],[3,"R","stm32f103xx::adc2::smpr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SMP10R","","Value of the field",null,null],[3,"SMP11R","","Value of the field",null,null],[3,"SMP12R","","Value of the field",null,null],[3,"SMP13R","","Value of the field",null,null],[3,"SMP14R","","Value of the field",null,null],[3,"SMP15R","","Value of the field",null,null],[3,"SMP16R","","Value of the field",null,null],[3,"SMP17R","","Value of the field",null,null],[3,"_SMP10W","","Proxy",null,null],[3,"_SMP11W","","Proxy",null,null],[3,"_SMP12W","","Proxy",null,null],[3,"_SMP13W","","Proxy",null,null],[3,"_SMP14W","","Proxy",null,null],[3,"_SMP15W","","Proxy",null,null],[3,"_SMP16W","","Proxy",null,null],[3,"_SMP17W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3577,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3577,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3577,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3577,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::smpr1","Value of the field as raw bits",3578,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3579,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3580,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3581,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3582,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3583,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3584,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3585,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3586,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3587,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3588,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3589,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3590,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3591,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3592,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3593,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3594,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"smp10","","Bits 0:2 - Channel 10 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp10r"}}],[11,"smp11","","Bits 3:5 - Channel 11 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp11r"}}],[11,"smp12","","Bits 6:8 - Channel 12 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp12r"}}],[11,"smp13","","Bits 9:11 - Channel 13 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp13r"}}],[11,"smp14","","Bits 12:14 - Channel 14 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp14r"}}],[11,"smp15","","Bits 15:17 - Channel 15 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp15r"}}],[11,"smp16","","Bits 18:20 - Channel 16 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp16r"}}],[11,"smp17","","Bits 21:23 - Channel 17 sample time selection",3594,{"i":[{"n":"self"}],"o":{"n":"smp17r"}}],[11,"reset_value","","Reset value of the register",3595,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3595,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"smp10","","Bits 0:2 - Channel 10 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp10w"}}],[11,"smp11","","Bits 3:5 - Channel 11 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp11w"}}],[11,"smp12","","Bits 6:8 - Channel 12 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp12w"}}],[11,"smp13","","Bits 9:11 - Channel 13 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp13w"}}],[11,"smp14","","Bits 12:14 - Channel 14 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp14w"}}],[11,"smp15","","Bits 15:17 - Channel 15 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp15w"}}],[11,"smp16","","Bits 18:20 - Channel 16 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp16w"}}],[11,"smp17","","Bits 21:23 - Channel 17 sample time selection",3595,{"i":[{"n":"self"}],"o":{"n":"_smp17w"}}],[0,"smpr2","stm32f103xx::adc2","sample time register 2",null,null],[3,"R","stm32f103xx::adc2::smpr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SMP0R","","Value of the field",null,null],[3,"SMP1R","","Value of the field",null,null],[3,"SMP2R","","Value of the field",null,null],[3,"SMP3R","","Value of the field",null,null],[3,"SMP4R","","Value of the field",null,null],[3,"SMP5R","","Value of the field",null,null],[3,"SMP6R","","Value of the field",null,null],[3,"SMP7R","","Value of the field",null,null],[3,"SMP8R","","Value of the field",null,null],[3,"SMP9R","","Value of the field",null,null],[3,"_SMP0W","","Proxy",null,null],[3,"_SMP1W","","Proxy",null,null],[3,"_SMP2W","","Proxy",null,null],[3,"_SMP3W","","Proxy",null,null],[3,"_SMP4W","","Proxy",null,null],[3,"_SMP5W","","Proxy",null,null],[3,"_SMP6W","","Proxy",null,null],[3,"_SMP7W","","Proxy",null,null],[3,"_SMP8W","","Proxy",null,null],[3,"_SMP9W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3596,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3596,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3596,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3596,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::smpr2","Value of the field as raw bits",3597,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3598,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3599,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3600,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3601,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3602,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3603,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3604,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3605,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3606,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3607,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3608,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3609,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3610,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3611,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3612,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3613,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3614,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3615,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3616,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3617,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"smp0","","Bits 0:2 - Channel 0 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp0r"}}],[11,"smp1","","Bits 3:5 - Channel 1 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp1r"}}],[11,"smp2","","Bits 6:8 - Channel 2 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp2r"}}],[11,"smp3","","Bits 9:11 - Channel 3 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp3r"}}],[11,"smp4","","Bits 12:14 - Channel 4 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp4r"}}],[11,"smp5","","Bits 15:17 - Channel 5 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp5r"}}],[11,"smp6","","Bits 18:20 - Channel 6 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp6r"}}],[11,"smp7","","Bits 21:23 - Channel 7 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp7r"}}],[11,"smp8","","Bits 24:26 - Channel 8 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp8r"}}],[11,"smp9","","Bits 27:29 - Channel 9 sample time selection",3617,{"i":[{"n":"self"}],"o":{"n":"smp9r"}}],[11,"reset_value","","Reset value of the register",3618,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3618,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"smp0","","Bits 0:2 - Channel 0 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp0w"}}],[11,"smp1","","Bits 3:5 - Channel 1 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp1w"}}],[11,"smp2","","Bits 6:8 - Channel 2 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp2w"}}],[11,"smp3","","Bits 9:11 - Channel 3 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp3w"}}],[11,"smp4","","Bits 12:14 - Channel 4 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp4w"}}],[11,"smp5","","Bits 15:17 - Channel 5 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp5w"}}],[11,"smp6","","Bits 18:20 - Channel 6 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp6w"}}],[11,"smp7","","Bits 21:23 - Channel 7 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp7w"}}],[11,"smp8","","Bits 24:26 - Channel 8 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp8w"}}],[11,"smp9","","Bits 27:29 - Channel 9 sample time selection",3618,{"i":[{"n":"self"}],"o":{"n":"_smp9w"}}],[0,"jofr1","stm32f103xx::adc2","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc2::jofr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET1R","","Value of the field",null,null],[3,"_JOFFSET1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3619,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3619,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3619,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3619,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::jofr1","Value of the field as raw bits",3620,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3621,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3622,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset1","","Bits 0:11 - Data offset for injected channel x",3622,{"i":[{"n":"self"}],"o":{"n":"joffset1r"}}],[11,"reset_value","","Reset value of the register",3623,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3623,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset1","","Bits 0:11 - Data offset for injected channel x",3623,{"i":[{"n":"self"}],"o":{"n":"_joffset1w"}}],[0,"jofr2","stm32f103xx::adc2","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc2::jofr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET2R","","Value of the field",null,null],[3,"_JOFFSET2W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3624,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3624,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3624,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3624,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::jofr2","Value of the field as raw bits",3625,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3626,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3627,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset2","","Bits 0:11 - Data offset for injected channel x",3627,{"i":[{"n":"self"}],"o":{"n":"joffset2r"}}],[11,"reset_value","","Reset value of the register",3628,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3628,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset2","","Bits 0:11 - Data offset for injected channel x",3628,{"i":[{"n":"self"}],"o":{"n":"_joffset2w"}}],[0,"jofr3","stm32f103xx::adc2","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc2::jofr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET3R","","Value of the field",null,null],[3,"_JOFFSET3W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3629,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3629,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3629,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3629,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::jofr3","Value of the field as raw bits",3630,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3631,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3632,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset3","","Bits 0:11 - Data offset for injected channel x",3632,{"i":[{"n":"self"}],"o":{"n":"joffset3r"}}],[11,"reset_value","","Reset value of the register",3633,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3633,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset3","","Bits 0:11 - Data offset for injected channel x",3633,{"i":[{"n":"self"}],"o":{"n":"_joffset3w"}}],[0,"jofr4","stm32f103xx::adc2","injected channel data offset register x",null,null],[3,"R","stm32f103xx::adc2::jofr4","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JOFFSET4R","","Value of the field",null,null],[3,"_JOFFSET4W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3634,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3634,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3634,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3634,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::jofr4","Value of the field as raw bits",3635,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3636,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3637,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"joffset4","","Bits 0:11 - Data offset for injected channel x",3637,{"i":[{"n":"self"}],"o":{"n":"joffset4r"}}],[11,"reset_value","","Reset value of the register",3638,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3638,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"joffset4","","Bits 0:11 - Data offset for injected channel x",3638,{"i":[{"n":"self"}],"o":{"n":"_joffset4w"}}],[0,"htr","stm32f103xx::adc2","watchdog higher threshold register",null,null],[3,"R","stm32f103xx::adc2::htr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"HTR","","Value of the field",null,null],[3,"_HTW","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3639,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3639,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3639,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3639,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::htr","Value of the field as raw bits",3640,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3641,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3642,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ht","","Bits 0:11 - Analog watchdog higher threshold",3642,{"i":[{"n":"self"}],"o":{"n":"htr"}}],[11,"reset_value","","Reset value of the register",3643,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3643,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ht","","Bits 0:11 - Analog watchdog higher threshold",3643,{"i":[{"n":"self"}],"o":{"n":"_htw"}}],[0,"ltr","stm32f103xx::adc2","watchdog lower threshold register",null,null],[3,"R","stm32f103xx::adc2::ltr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LTR","","Value of the field",null,null],[3,"_LTW","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3644,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3644,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3644,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3644,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::ltr","Value of the field as raw bits",3645,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",3646,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3647,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"lt","","Bits 0:11 - Analog watchdog lower threshold",3647,{"i":[{"n":"self"}],"o":{"n":"ltr"}}],[11,"reset_value","","Reset value of the register",3648,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3648,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lt","","Bits 0:11 - Analog watchdog lower threshold",3648,{"i":[{"n":"self"}],"o":{"n":"_ltw"}}],[0,"sqr1","stm32f103xx::adc2","regular sequence register 1",null,null],[3,"R","stm32f103xx::adc2::sqr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LR","","Value of the field",null,null],[3,"SQ16R","","Value of the field",null,null],[3,"SQ15R","","Value of the field",null,null],[3,"SQ14R","","Value of the field",null,null],[3,"SQ13R","","Value of the field",null,null],[3,"_LW","","Proxy",null,null],[3,"_SQ16W","","Proxy",null,null],[3,"_SQ15W","","Proxy",null,null],[3,"_SQ14W","","Proxy",null,null],[3,"_SQ13W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3649,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3649,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3649,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3649,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::sqr1","Value of the field as raw bits",3650,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3651,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3652,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3653,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3654,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3655,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3656,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3657,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3658,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3659,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3660,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"l","","Bits 20:23 - Regular channel sequence length",3660,{"i":[{"n":"self"}],"o":{"n":"lr"}}],[11,"sq16","","Bits 15:19 - 16th conversion in regular sequence",3660,{"i":[{"n":"self"}],"o":{"n":"sq16r"}}],[11,"sq15","","Bits 10:14 - 15th conversion in regular sequence",3660,{"i":[{"n":"self"}],"o":{"n":"sq15r"}}],[11,"sq14","","Bits 5:9 - 14th conversion in regular sequence",3660,{"i":[{"n":"self"}],"o":{"n":"sq14r"}}],[11,"sq13","","Bits 0:4 - 13th conversion in regular sequence",3660,{"i":[{"n":"self"}],"o":{"n":"sq13r"}}],[11,"reset_value","","Reset value of the register",3661,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3661,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"l","","Bits 20:23 - Regular channel sequence length",3661,{"i":[{"n":"self"}],"o":{"n":"_lw"}}],[11,"sq16","","Bits 15:19 - 16th conversion in regular sequence",3661,{"i":[{"n":"self"}],"o":{"n":"_sq16w"}}],[11,"sq15","","Bits 10:14 - 15th conversion in regular sequence",3661,{"i":[{"n":"self"}],"o":{"n":"_sq15w"}}],[11,"sq14","","Bits 5:9 - 14th conversion in regular sequence",3661,{"i":[{"n":"self"}],"o":{"n":"_sq14w"}}],[11,"sq13","","Bits 0:4 - 13th conversion in regular sequence",3661,{"i":[{"n":"self"}],"o":{"n":"_sq13w"}}],[0,"sqr2","stm32f103xx::adc2","regular sequence register 2",null,null],[3,"R","stm32f103xx::adc2::sqr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SQ12R","","Value of the field",null,null],[3,"SQ11R","","Value of the field",null,null],[3,"SQ10R","","Value of the field",null,null],[3,"SQ9R","","Value of the field",null,null],[3,"SQ8R","","Value of the field",null,null],[3,"SQ7R","","Value of the field",null,null],[3,"_SQ12W","","Proxy",null,null],[3,"_SQ11W","","Proxy",null,null],[3,"_SQ10W","","Proxy",null,null],[3,"_SQ9W","","Proxy",null,null],[3,"_SQ8W","","Proxy",null,null],[3,"_SQ7W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3662,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3662,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3662,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3662,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::sqr2","Value of the field as raw bits",3663,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3664,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3665,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3666,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3667,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3668,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3669,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3670,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3671,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3672,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3673,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3674,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3675,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sq12","","Bits 25:29 - 12th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq12r"}}],[11,"sq11","","Bits 20:24 - 11th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq11r"}}],[11,"sq10","","Bits 15:19 - 10th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq10r"}}],[11,"sq9","","Bits 10:14 - 9th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq9r"}}],[11,"sq8","","Bits 5:9 - 8th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq8r"}}],[11,"sq7","","Bits 0:4 - 7th conversion in regular sequence",3675,{"i":[{"n":"self"}],"o":{"n":"sq7r"}}],[11,"reset_value","","Reset value of the register",3676,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3676,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sq12","","Bits 25:29 - 12th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq12w"}}],[11,"sq11","","Bits 20:24 - 11th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq11w"}}],[11,"sq10","","Bits 15:19 - 10th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq10w"}}],[11,"sq9","","Bits 10:14 - 9th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq9w"}}],[11,"sq8","","Bits 5:9 - 8th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq8w"}}],[11,"sq7","","Bits 0:4 - 7th conversion in regular sequence",3676,{"i":[{"n":"self"}],"o":{"n":"_sq7w"}}],[0,"sqr3","stm32f103xx::adc2","regular sequence register 3",null,null],[3,"R","stm32f103xx::adc2::sqr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SQ6R","","Value of the field",null,null],[3,"SQ5R","","Value of the field",null,null],[3,"SQ4R","","Value of the field",null,null],[3,"SQ3R","","Value of the field",null,null],[3,"SQ2R","","Value of the field",null,null],[3,"SQ1R","","Value of the field",null,null],[3,"_SQ6W","","Proxy",null,null],[3,"_SQ5W","","Proxy",null,null],[3,"_SQ4W","","Proxy",null,null],[3,"_SQ3W","","Proxy",null,null],[3,"_SQ2W","","Proxy",null,null],[3,"_SQ1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3677,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3677,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3677,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3677,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::sqr3","Value of the field as raw bits",3678,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3679,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3680,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3681,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3682,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3683,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3684,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3685,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3686,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3687,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3688,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3689,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3690,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sq6","","Bits 25:29 - 6th conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq6r"}}],[11,"sq5","","Bits 20:24 - 5th conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq5r"}}],[11,"sq4","","Bits 15:19 - 4th conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq4r"}}],[11,"sq3","","Bits 10:14 - 3rd conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq3r"}}],[11,"sq2","","Bits 5:9 - 2nd conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq2r"}}],[11,"sq1","","Bits 0:4 - 1st conversion in regular sequence",3690,{"i":[{"n":"self"}],"o":{"n":"sq1r"}}],[11,"reset_value","","Reset value of the register",3691,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3691,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sq6","","Bits 25:29 - 6th conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq6w"}}],[11,"sq5","","Bits 20:24 - 5th conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq5w"}}],[11,"sq4","","Bits 15:19 - 4th conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq4w"}}],[11,"sq3","","Bits 10:14 - 3rd conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq3w"}}],[11,"sq2","","Bits 5:9 - 2nd conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq2w"}}],[11,"sq1","","Bits 0:4 - 1st conversion in regular sequence",3691,{"i":[{"n":"self"}],"o":{"n":"_sq1w"}}],[0,"jsqr","stm32f103xx::adc2","injected sequence register",null,null],[3,"R","stm32f103xx::adc2::jsqr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"JLR","","Value of the field",null,null],[3,"JSQ4R","","Value of the field",null,null],[3,"JSQ3R","","Value of the field",null,null],[3,"JSQ2R","","Value of the field",null,null],[3,"JSQ1R","","Value of the field",null,null],[3,"_JLW","","Proxy",null,null],[3,"_JSQ4W","","Proxy",null,null],[3,"_JSQ3W","","Proxy",null,null],[3,"_JSQ2W","","Proxy",null,null],[3,"_JSQ1W","","Proxy",null,null],[11,"modify","stm32f103xx::adc2","Modifies the contents of the register",3692,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3692,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3692,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3692,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::adc2::jsqr","Value of the field as raw bits",3693,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3694,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3695,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3696,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3697,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3698,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3699,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3700,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3701,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3702,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3703,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jl","","Bits 20:21 - Injected sequence length",3703,{"i":[{"n":"self"}],"o":{"n":"jlr"}}],[11,"jsq4","","Bits 15:19 - 4th conversion in injected sequence",3703,{"i":[{"n":"self"}],"o":{"n":"jsq4r"}}],[11,"jsq3","","Bits 10:14 - 3rd conversion in injected sequence",3703,{"i":[{"n":"self"}],"o":{"n":"jsq3r"}}],[11,"jsq2","","Bits 5:9 - 2nd conversion in injected sequence",3703,{"i":[{"n":"self"}],"o":{"n":"jsq2r"}}],[11,"jsq1","","Bits 0:4 - 1st conversion in injected sequence",3703,{"i":[{"n":"self"}],"o":{"n":"jsq1r"}}],[11,"reset_value","","Reset value of the register",3704,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3704,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"jl","","Bits 20:21 - Injected sequence length",3704,{"i":[{"n":"self"}],"o":{"n":"_jlw"}}],[11,"jsq4","","Bits 15:19 - 4th conversion in injected sequence",3704,{"i":[{"n":"self"}],"o":{"n":"_jsq4w"}}],[11,"jsq3","","Bits 10:14 - 3rd conversion in injected sequence",3704,{"i":[{"n":"self"}],"o":{"n":"_jsq3w"}}],[11,"jsq2","","Bits 5:9 - 2nd conversion in injected sequence",3704,{"i":[{"n":"self"}],"o":{"n":"_jsq2w"}}],[11,"jsq1","","Bits 0:4 - 1st conversion in injected sequence",3704,{"i":[{"n":"self"}],"o":{"n":"_jsq1w"}}],[0,"jdr1","stm32f103xx::adc2","injected data register x",null,null],[3,"R","stm32f103xx::adc2::jdr1","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc2","Reads the contents of the register",3705,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc2::jdr1","Value of the field as raw bits",3706,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3707,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3707,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr2","stm32f103xx::adc2","injected data register x",null,null],[3,"R","stm32f103xx::adc2::jdr2","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc2","Reads the contents of the register",3708,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc2::jdr2","Value of the field as raw bits",3709,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3710,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3710,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr3","stm32f103xx::adc2","injected data register x",null,null],[3,"R","stm32f103xx::adc2::jdr3","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc2","Reads the contents of the register",3711,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc2::jdr3","Value of the field as raw bits",3712,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3713,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3713,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"jdr4","stm32f103xx::adc2","injected data register x",null,null],[3,"R","stm32f103xx::adc2::jdr4","Value read from the register",null,null],[3,"JDATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc2","Reads the contents of the register",3714,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc2::jdr4","Value of the field as raw bits",3715,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3716,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"jdata","","Bits 0:15 - Injected data",3716,{"i":[{"n":"self"}],"o":{"n":"jdatar"}}],[0,"dr","stm32f103xx::adc2","regular data register",null,null],[3,"R","stm32f103xx::adc2::dr","Value read from the register",null,null],[3,"DATAR","","Value of the field",null,null],[11,"read","stm32f103xx::adc2","Reads the contents of the register",3717,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::adc2::dr","Value of the field as raw bits",3718,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",3719,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data","","Bits 0:15 - Regular data",3719,{"i":[{"n":"self"}],"o":{"n":"datar"}}],[0,"can","stm32f103xx","Controller area network",null,null],[3,"RegisterBlock","stm32f103xx::can","Register block",null,null],[12,"can_mcr","","0x00 - CAN_MCR",3720,null],[12,"can_msr","","0x04 - CAN_MSR",3720,null],[12,"can_tsr","","0x08 - CAN_TSR",3720,null],[12,"can_rf0r","","0x0c - CAN_RF0R",3720,null],[12,"can_rf1r","","0x10 - CAN_RF1R",3720,null],[12,"can_ier","","0x14 - CAN_IER",3720,null],[12,"can_esr","","0x18 - CAN_ESR",3720,null],[12,"can_btr","","0x1c - CAN_BTR",3720,null],[12,"can_ti0r","","0x180 - CAN_TI0R",3720,null],[12,"can_tdt0r","","0x184 - CAN_TDT0R",3720,null],[12,"can_tdl0r","","0x188 - CAN_TDL0R",3720,null],[12,"can_tdh0r","","0x18c - CAN_TDH0R",3720,null],[12,"can_ti1r","","0x190 - CAN_TI1R",3720,null],[12,"can_tdt1r","","0x194 - CAN_TDT1R",3720,null],[12,"can_tdl1r","","0x198 - CAN_TDL1R",3720,null],[12,"can_tdh1r","","0x19c - CAN_TDH1R",3720,null],[12,"can_ti2r","","0x1a0 - CAN_TI2R",3720,null],[12,"can_tdt2r","","0x1a4 - CAN_TDT2R",3720,null],[12,"can_tdl2r","","0x1a8 - CAN_TDL2R",3720,null],[12,"can_tdh2r","","0x1ac - CAN_TDH2R",3720,null],[12,"can_ri0r","","0x1b0 - CAN_RI0R",3720,null],[12,"can_rdt0r","","0x1b4 - CAN_RDT0R",3720,null],[12,"can_rdl0r","","0x1b8 - CAN_RDL0R",3720,null],[12,"can_rdh0r","","0x1bc - CAN_RDH0R",3720,null],[12,"can_ri1r","","0x1c0 - CAN_RI1R",3720,null],[12,"can_rdt1r","","0x1c4 - CAN_RDT1R",3720,null],[12,"can_rdl1r","","0x1c8 - CAN_RDL1R",3720,null],[12,"can_rdh1r","","0x1cc - CAN_RDH1R",3720,null],[12,"can_fmr","","0x200 - CAN_FMR",3720,null],[12,"can_fm1r","","0x204 - CAN_FM1R",3720,null],[12,"can_fs1r","","0x20c - CAN_FS1R",3720,null],[12,"can_ffa1r","","0x214 - CAN_FFA1R",3720,null],[12,"can_fa1r","","0x21c - CAN_FA1R",3720,null],[12,"f0r1","","0x240 - Filter bank 0 register 1",3720,null],[12,"f0r2","","0x244 - Filter bank 0 register 2",3720,null],[12,"f1r1","","0x248 - Filter bank 1 register 1",3720,null],[12,"f1r2","","0x24c - Filter bank 1 register 2",3720,null],[12,"f2r1","","0x250 - Filter bank 2 register 1",3720,null],[12,"f2r2","","0x254 - Filter bank 2 register 2",3720,null],[12,"f3r1","","0x258 - Filter bank 3 register 1",3720,null],[12,"f3r2","","0x25c - Filter bank 3 register 2",3720,null],[12,"f4r1","","0x260 - Filter bank 4 register 1",3720,null],[12,"f4r2","","0x264 - Filter bank 4 register 2",3720,null],[12,"f5r1","","0x268 - Filter bank 5 register 1",3720,null],[12,"f5r2","","0x26c - Filter bank 5 register 2",3720,null],[12,"f6r1","","0x270 - Filter bank 6 register 1",3720,null],[12,"f6r2","","0x274 - Filter bank 6 register 2",3720,null],[12,"f7r1","","0x278 - Filter bank 7 register 1",3720,null],[12,"f7r2","","0x27c - Filter bank 7 register 2",3720,null],[12,"f8r1","","0x280 - Filter bank 8 register 1",3720,null],[12,"f8r2","","0x284 - Filter bank 8 register 2",3720,null],[12,"f9r1","","0x288 - Filter bank 9 register 1",3720,null],[12,"f9r2","","0x28c - Filter bank 9 register 2",3720,null],[12,"f10r1","","0x290 - Filter bank 10 register 1",3720,null],[12,"f10r2","","0x294 - Filter bank 10 register 2",3720,null],[12,"f11r1","","0x298 - Filter bank 11 register 1",3720,null],[12,"f11r2","","0x29c - Filter bank 11 register 2",3720,null],[12,"f12r1","","0x2a0 - Filter bank 4 register 1",3720,null],[12,"f12r2","","0x2a4 - Filter bank 12 register 2",3720,null],[12,"f13r1","","0x2a8 - Filter bank 13 register 1",3720,null],[12,"f13r2","","0x2ac - Filter bank 13 register 2",3720,null],[3,"CAN_MCR","","CAN_MCR",null,null],[3,"CAN_MSR","","CAN_MSR",null,null],[3,"CAN_TSR","","CAN_TSR",null,null],[3,"CAN_RF0R","","CAN_RF0R",null,null],[3,"CAN_RF1R","","CAN_RF1R",null,null],[3,"CAN_IER","","CAN_IER",null,null],[3,"CAN_ESR","","CAN_ESR",null,null],[3,"CAN_BTR","","CAN_BTR",null,null],[3,"CAN_TI0R","","CAN_TI0R",null,null],[3,"CAN_TDT0R","","CAN_TDT0R",null,null],[3,"CAN_TDL0R","","CAN_TDL0R",null,null],[3,"CAN_TDH0R","","CAN_TDH0R",null,null],[3,"CAN_TI1R","","CAN_TI1R",null,null],[3,"CAN_TDT1R","","CAN_TDT1R",null,null],[3,"CAN_TDL1R","","CAN_TDL1R",null,null],[3,"CAN_TDH1R","","CAN_TDH1R",null,null],[3,"CAN_TI2R","","CAN_TI2R",null,null],[3,"CAN_TDT2R","","CAN_TDT2R",null,null],[3,"CAN_TDL2R","","CAN_TDL2R",null,null],[3,"CAN_TDH2R","","CAN_TDH2R",null,null],[3,"CAN_RI0R","","CAN_RI0R",null,null],[3,"CAN_RDT0R","","CAN_RDT0R",null,null],[3,"CAN_RDL0R","","CAN_RDL0R",null,null],[3,"CAN_RDH0R","","CAN_RDH0R",null,null],[3,"CAN_RI1R","","CAN_RI1R",null,null],[3,"CAN_RDT1R","","CAN_RDT1R",null,null],[3,"CAN_RDL1R","","CAN_RDL1R",null,null],[3,"CAN_RDH1R","","CAN_RDH1R",null,null],[3,"CAN_FMR","","CAN_FMR",null,null],[3,"CAN_FM1R","","CAN_FM1R",null,null],[3,"CAN_FS1R","","CAN_FS1R",null,null],[3,"CAN_FFA1R","","CAN_FFA1R",null,null],[3,"CAN_FA1R","","CAN_FA1R",null,null],[3,"F0R1","","Filter bank 0 register 1",null,null],[3,"F0R2","","Filter bank 0 register 2",null,null],[3,"F1R1","","Filter bank 1 register 1",null,null],[3,"F1R2","","Filter bank 1 register 2",null,null],[3,"F2R1","","Filter bank 2 register 1",null,null],[3,"F2R2","","Filter bank 2 register 2",null,null],[3,"F3R1","","Filter bank 3 register 1",null,null],[3,"F3R2","","Filter bank 3 register 2",null,null],[3,"F4R1","","Filter bank 4 register 1",null,null],[3,"F4R2","","Filter bank 4 register 2",null,null],[3,"F5R1","","Filter bank 5 register 1",null,null],[3,"F5R2","","Filter bank 5 register 2",null,null],[3,"F6R1","","Filter bank 6 register 1",null,null],[3,"F6R2","","Filter bank 6 register 2",null,null],[3,"F7R1","","Filter bank 7 register 1",null,null],[3,"F7R2","","Filter bank 7 register 2",null,null],[3,"F8R1","","Filter bank 8 register 1",null,null],[3,"F8R2","","Filter bank 8 register 2",null,null],[3,"F9R1","","Filter bank 9 register 1",null,null],[3,"F9R2","","Filter bank 9 register 2",null,null],[3,"F10R1","","Filter bank 10 register 1",null,null],[3,"F10R2","","Filter bank 10 register 2",null,null],[3,"F11R1","","Filter bank 11 register 1",null,null],[3,"F11R2","","Filter bank 11 register 2",null,null],[3,"F12R1","","Filter bank 4 register 1",null,null],[3,"F12R2","","Filter bank 12 register 2",null,null],[3,"F13R1","","Filter bank 13 register 1",null,null],[3,"F13R2","","Filter bank 13 register 2",null,null],[0,"can_mcr","","CAN_MCR",null,null],[3,"R","stm32f103xx::can::can_mcr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DBFR","","Value of the field",null,null],[3,"RESETR","","Value of the field",null,null],[3,"TTCMR","","Value of the field",null,null],[3,"ABOMR","","Value of the field",null,null],[3,"AWUMR","","Value of the field",null,null],[3,"NARTR","","Value of the field",null,null],[3,"RFLMR","","Value of the field",null,null],[3,"TXFPR","","Value of the field",null,null],[3,"SLEEPR","","Value of the field",null,null],[3,"INRQR","","Value of the field",null,null],[3,"_DBFW","","Proxy",null,null],[3,"_RESETW","","Proxy",null,null],[3,"_TTCMW","","Proxy",null,null],[3,"_ABOMW","","Proxy",null,null],[3,"_AWUMW","","Proxy",null,null],[3,"_NARTW","","Proxy",null,null],[3,"_RFLMW","","Proxy",null,null],[3,"_TXFPW","","Proxy",null,null],[3,"_SLEEPW","","Proxy",null,null],[3,"_INRQW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3721,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3721,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3721,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3721,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_mcr","Value of the field as raw bits",3722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3732,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3732,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3732,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3733,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3733,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3733,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3734,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3734,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3734,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3735,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3735,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3735,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3736,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3736,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3737,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3737,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3738,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3738,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3739,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3739,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3740,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3740,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3741,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3741,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3742,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dbf","","Bit 16 - DBF",3742,{"i":[{"n":"self"}],"o":{"n":"dbfr"}}],[11,"reset","","Bit 15 - RESET",3742,{"i":[{"n":"self"}],"o":{"n":"resetr"}}],[11,"ttcm","","Bit 7 - TTCM",3742,{"i":[{"n":"self"}],"o":{"n":"ttcmr"}}],[11,"abom","","Bit 6 - ABOM",3742,{"i":[{"n":"self"}],"o":{"n":"abomr"}}],[11,"awum","","Bit 5 - AWUM",3742,{"i":[{"n":"self"}],"o":{"n":"awumr"}}],[11,"nart","","Bit 4 - NART",3742,{"i":[{"n":"self"}],"o":{"n":"nartr"}}],[11,"rflm","","Bit 3 - RFLM",3742,{"i":[{"n":"self"}],"o":{"n":"rflmr"}}],[11,"txfp","","Bit 2 - TXFP",3742,{"i":[{"n":"self"}],"o":{"n":"txfpr"}}],[11,"sleep","","Bit 1 - SLEEP",3742,{"i":[{"n":"self"}],"o":{"n":"sleepr"}}],[11,"inrq","","Bit 0 - INRQ",3742,{"i":[{"n":"self"}],"o":{"n":"inrqr"}}],[11,"reset_value","","Reset value of the register",3743,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3743,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dbf","","Bit 16 - DBF",3743,{"i":[{"n":"self"}],"o":{"n":"_dbfw"}}],[11,"reset","","Bit 15 - RESET",3743,{"i":[{"n":"self"}],"o":{"n":"_resetw"}}],[11,"ttcm","","Bit 7 - TTCM",3743,{"i":[{"n":"self"}],"o":{"n":"_ttcmw"}}],[11,"abom","","Bit 6 - ABOM",3743,{"i":[{"n":"self"}],"o":{"n":"_abomw"}}],[11,"awum","","Bit 5 - AWUM",3743,{"i":[{"n":"self"}],"o":{"n":"_awumw"}}],[11,"nart","","Bit 4 - NART",3743,{"i":[{"n":"self"}],"o":{"n":"_nartw"}}],[11,"rflm","","Bit 3 - RFLM",3743,{"i":[{"n":"self"}],"o":{"n":"_rflmw"}}],[11,"txfp","","Bit 2 - TXFP",3743,{"i":[{"n":"self"}],"o":{"n":"_txfpw"}}],[11,"sleep","","Bit 1 - SLEEP",3743,{"i":[{"n":"self"}],"o":{"n":"_sleepw"}}],[11,"inrq","","Bit 0 - INRQ",3743,{"i":[{"n":"self"}],"o":{"n":"_inrqw"}}],[0,"can_msr","stm32f103xx::can","CAN_MSR",null,null],[3,"R","stm32f103xx::can::can_msr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"RXR","","Value of the field",null,null],[3,"SAMPR","","Value of the field",null,null],[3,"RXMR","","Value of the field",null,null],[3,"TXMR","","Value of the field",null,null],[3,"SLAKIR","","Value of the field",null,null],[3,"WKUIR","","Value of the field",null,null],[3,"ERRIR","","Value of the field",null,null],[3,"SLAKR","","Value of the field",null,null],[3,"INAKR","","Value of the field",null,null],[3,"_SLAKIW","","Proxy",null,null],[3,"_WKUIW","","Proxy",null,null],[3,"_ERRIW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3744,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3744,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3744,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3744,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_msr","Value of the field as raw bits",3745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3754,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3754,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3754,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3755,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3756,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3757,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rx","","Bit 11 - RX",3757,{"i":[{"n":"self"}],"o":{"n":"rxr"}}],[11,"samp","","Bit 10 - SAMP",3757,{"i":[{"n":"self"}],"o":{"n":"sampr"}}],[11,"rxm","","Bit 9 - RXM",3757,{"i":[{"n":"self"}],"o":{"n":"rxmr"}}],[11,"txm","","Bit 8 - TXM",3757,{"i":[{"n":"self"}],"o":{"n":"txmr"}}],[11,"slaki","","Bit 4 - SLAKI",3757,{"i":[{"n":"self"}],"o":{"n":"slakir"}}],[11,"wkui","","Bit 3 - WKUI",3757,{"i":[{"n":"self"}],"o":{"n":"wkuir"}}],[11,"erri","","Bit 2 - ERRI",3757,{"i":[{"n":"self"}],"o":{"n":"errir"}}],[11,"slak","","Bit 1 - SLAK",3757,{"i":[{"n":"self"}],"o":{"n":"slakr"}}],[11,"inak","","Bit 0 - INAK",3757,{"i":[{"n":"self"}],"o":{"n":"inakr"}}],[11,"reset_value","","Reset value of the register",3758,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3758,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"slaki","","Bit 4 - SLAKI",3758,{"i":[{"n":"self"}],"o":{"n":"_slakiw"}}],[11,"wkui","","Bit 3 - WKUI",3758,{"i":[{"n":"self"}],"o":{"n":"_wkuiw"}}],[11,"erri","","Bit 2 - ERRI",3758,{"i":[{"n":"self"}],"o":{"n":"_erriw"}}],[0,"can_tsr","stm32f103xx::can","CAN_TSR",null,null],[3,"R","stm32f103xx::can::can_tsr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"LOW2R","","Value of the field",null,null],[3,"LOW1R","","Value of the field",null,null],[3,"LOW0R","","Value of the field",null,null],[3,"TME2R","","Value of the field",null,null],[3,"TME1R","","Value of the field",null,null],[3,"TME0R","","Value of the field",null,null],[3,"CODER","","Value of the field",null,null],[3,"ABRQ2R","","Value of the field",null,null],[3,"TERR2R","","Value of the field",null,null],[3,"ALST2R","","Value of the field",null,null],[3,"TXOK2R","","Value of the field",null,null],[3,"RQCP2R","","Value of the field",null,null],[3,"ABRQ1R","","Value of the field",null,null],[3,"TERR1R","","Value of the field",null,null],[3,"ALST1R","","Value of the field",null,null],[3,"TXOK1R","","Value of the field",null,null],[3,"RQCP1R","","Value of the field",null,null],[3,"ABRQ0R","","Value of the field",null,null],[3,"TERR0R","","Value of the field",null,null],[3,"ALST0R","","Value of the field",null,null],[3,"TXOK0R","","Value of the field",null,null],[3,"RQCP0R","","Value of the field",null,null],[3,"_ABRQ2W","","Proxy",null,null],[3,"_TERR2W","","Proxy",null,null],[3,"_ALST2W","","Proxy",null,null],[3,"_TXOK2W","","Proxy",null,null],[3,"_RQCP2W","","Proxy",null,null],[3,"_ABRQ1W","","Proxy",null,null],[3,"_TERR1W","","Proxy",null,null],[3,"_ALST1W","","Proxy",null,null],[3,"_TXOK1W","","Proxy",null,null],[3,"_RQCP1W","","Proxy",null,null],[3,"_ABRQ0W","","Proxy",null,null],[3,"_TERR0W","","Proxy",null,null],[3,"_ALST0W","","Proxy",null,null],[3,"_TXOK0W","","Proxy",null,null],[3,"_RQCP0W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3759,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3759,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3759,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3759,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_tsr","Value of the field as raw bits",3760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3760,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3761,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3762,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3763,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3764,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3765,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3766,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3767,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3768,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3769,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3770,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3771,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3772,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3773,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3775,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3776,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3777,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3778,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3779,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3780,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3781,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3782,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3783,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3784,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3785,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3786,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3787,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3788,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3788,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3788,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3789,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3789,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3789,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3790,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3790,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3790,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3791,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3791,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3791,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3792,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3792,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3792,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3793,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3793,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3794,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3794,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3795,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3795,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3796,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3796,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3797,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"low2","","Bit 31 - Lowest priority flag for mailbox 2",3797,{"i":[{"n":"self"}],"o":{"n":"low2r"}}],[11,"low1","","Bit 30 - Lowest priority flag for mailbox 1",3797,{"i":[{"n":"self"}],"o":{"n":"low1r"}}],[11,"low0","","Bit 29 - Lowest priority flag for mailbox 0",3797,{"i":[{"n":"self"}],"o":{"n":"low0r"}}],[11,"tme2","","Bit 28 - Lowest priority flag for mailbox 2",3797,{"i":[{"n":"self"}],"o":{"n":"tme2r"}}],[11,"tme1","","Bit 27 - Lowest priority flag for mailbox 1",3797,{"i":[{"n":"self"}],"o":{"n":"tme1r"}}],[11,"tme0","","Bit 26 - Lowest priority flag for mailbox 0",3797,{"i":[{"n":"self"}],"o":{"n":"tme0r"}}],[11,"code","","Bits 24:25 - CODE",3797,{"i":[{"n":"self"}],"o":{"n":"coder"}}],[11,"abrq2","","Bit 23 - ABRQ2",3797,{"i":[{"n":"self"}],"o":{"n":"abrq2r"}}],[11,"terr2","","Bit 19 - TERR2",3797,{"i":[{"n":"self"}],"o":{"n":"terr2r"}}],[11,"alst2","","Bit 18 - ALST2",3797,{"i":[{"n":"self"}],"o":{"n":"alst2r"}}],[11,"txok2","","Bit 17 - TXOK2",3797,{"i":[{"n":"self"}],"o":{"n":"txok2r"}}],[11,"rqcp2","","Bit 16 - RQCP2",3797,{"i":[{"n":"self"}],"o":{"n":"rqcp2r"}}],[11,"abrq1","","Bit 15 - ABRQ1",3797,{"i":[{"n":"self"}],"o":{"n":"abrq1r"}}],[11,"terr1","","Bit 11 - TERR1",3797,{"i":[{"n":"self"}],"o":{"n":"terr1r"}}],[11,"alst1","","Bit 10 - ALST1",3797,{"i":[{"n":"self"}],"o":{"n":"alst1r"}}],[11,"txok1","","Bit 9 - TXOK1",3797,{"i":[{"n":"self"}],"o":{"n":"txok1r"}}],[11,"rqcp1","","Bit 8 - RQCP1",3797,{"i":[{"n":"self"}],"o":{"n":"rqcp1r"}}],[11,"abrq0","","Bit 7 - ABRQ0",3797,{"i":[{"n":"self"}],"o":{"n":"abrq0r"}}],[11,"terr0","","Bit 3 - TERR0",3797,{"i":[{"n":"self"}],"o":{"n":"terr0r"}}],[11,"alst0","","Bit 2 - ALST0",3797,{"i":[{"n":"self"}],"o":{"n":"alst0r"}}],[11,"txok0","","Bit 1 - TXOK0",3797,{"i":[{"n":"self"}],"o":{"n":"txok0r"}}],[11,"rqcp0","","Bit 0 - RQCP0",3797,{"i":[{"n":"self"}],"o":{"n":"rqcp0r"}}],[11,"reset_value","","Reset value of the register",3798,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3798,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"abrq2","","Bit 23 - ABRQ2",3798,{"i":[{"n":"self"}],"o":{"n":"_abrq2w"}}],[11,"terr2","","Bit 19 - TERR2",3798,{"i":[{"n":"self"}],"o":{"n":"_terr2w"}}],[11,"alst2","","Bit 18 - ALST2",3798,{"i":[{"n":"self"}],"o":{"n":"_alst2w"}}],[11,"txok2","","Bit 17 - TXOK2",3798,{"i":[{"n":"self"}],"o":{"n":"_txok2w"}}],[11,"rqcp2","","Bit 16 - RQCP2",3798,{"i":[{"n":"self"}],"o":{"n":"_rqcp2w"}}],[11,"abrq1","","Bit 15 - ABRQ1",3798,{"i":[{"n":"self"}],"o":{"n":"_abrq1w"}}],[11,"terr1","","Bit 11 - TERR1",3798,{"i":[{"n":"self"}],"o":{"n":"_terr1w"}}],[11,"alst1","","Bit 10 - ALST1",3798,{"i":[{"n":"self"}],"o":{"n":"_alst1w"}}],[11,"txok1","","Bit 9 - TXOK1",3798,{"i":[{"n":"self"}],"o":{"n":"_txok1w"}}],[11,"rqcp1","","Bit 8 - RQCP1",3798,{"i":[{"n":"self"}],"o":{"n":"_rqcp1w"}}],[11,"abrq0","","Bit 7 - ABRQ0",3798,{"i":[{"n":"self"}],"o":{"n":"_abrq0w"}}],[11,"terr0","","Bit 3 - TERR0",3798,{"i":[{"n":"self"}],"o":{"n":"_terr0w"}}],[11,"alst0","","Bit 2 - ALST0",3798,{"i":[{"n":"self"}],"o":{"n":"_alst0w"}}],[11,"txok0","","Bit 1 - TXOK0",3798,{"i":[{"n":"self"}],"o":{"n":"_txok0w"}}],[11,"rqcp0","","Bit 0 - RQCP0",3798,{"i":[{"n":"self"}],"o":{"n":"_rqcp0w"}}],[0,"can_rf0r","stm32f103xx::can","CAN_RF0R",null,null],[3,"R","stm32f103xx::can::can_rf0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"RFOM0R","","Value of the field",null,null],[3,"FOVR0R","","Value of the field",null,null],[3,"FULL0R","","Value of the field",null,null],[3,"FMP0R","","Value of the field",null,null],[3,"_RFOM0W","","Proxy",null,null],[3,"_FOVR0W","","Proxy",null,null],[3,"_FULL0W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3799,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3799,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3799,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3799,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_rf0r","Value of the field as raw bits",3800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3803,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3804,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3804,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3804,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3805,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3805,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3805,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3806,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3806,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3806,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3807,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rfom0","","Bit 5 - RFOM0",3807,{"i":[{"n":"self"}],"o":{"n":"rfom0r"}}],[11,"fovr0","","Bit 4 - FOVR0",3807,{"i":[{"n":"self"}],"o":{"n":"fovr0r"}}],[11,"full0","","Bit 3 - FULL0",3807,{"i":[{"n":"self"}],"o":{"n":"full0r"}}],[11,"fmp0","","Bits 0:1 - FMP0",3807,{"i":[{"n":"self"}],"o":{"n":"fmp0r"}}],[11,"reset_value","","Reset value of the register",3808,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3808,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rfom0","","Bit 5 - RFOM0",3808,{"i":[{"n":"self"}],"o":{"n":"_rfom0w"}}],[11,"fovr0","","Bit 4 - FOVR0",3808,{"i":[{"n":"self"}],"o":{"n":"_fovr0w"}}],[11,"full0","","Bit 3 - FULL0",3808,{"i":[{"n":"self"}],"o":{"n":"_full0w"}}],[0,"can_rf1r","stm32f103xx::can","CAN_RF1R",null,null],[3,"R","stm32f103xx::can::can_rf1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"RFOM1R","","Value of the field",null,null],[3,"FOVR1R","","Value of the field",null,null],[3,"FULL1R","","Value of the field",null,null],[3,"FMP1R","","Value of the field",null,null],[3,"_RFOM1W","","Proxy",null,null],[3,"_FOVR1W","","Proxy",null,null],[3,"_FULL1W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3809,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3809,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3809,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3809,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_rf1r","Value of the field as raw bits",3810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3813,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"set_bit","","Sets the field bit",3814,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3814,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3814,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3815,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3815,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3815,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3816,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3816,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3816,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3817,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rfom1","","Bit 5 - RFOM1",3817,{"i":[{"n":"self"}],"o":{"n":"rfom1r"}}],[11,"fovr1","","Bit 4 - FOVR1",3817,{"i":[{"n":"self"}],"o":{"n":"fovr1r"}}],[11,"full1","","Bit 3 - FULL1",3817,{"i":[{"n":"self"}],"o":{"n":"full1r"}}],[11,"fmp1","","Bits 0:1 - FMP1",3817,{"i":[{"n":"self"}],"o":{"n":"fmp1r"}}],[11,"reset_value","","Reset value of the register",3818,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3818,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rfom1","","Bit 5 - RFOM1",3818,{"i":[{"n":"self"}],"o":{"n":"_rfom1w"}}],[11,"fovr1","","Bit 4 - FOVR1",3818,{"i":[{"n":"self"}],"o":{"n":"_fovr1w"}}],[11,"full1","","Bit 3 - FULL1",3818,{"i":[{"n":"self"}],"o":{"n":"_full1w"}}],[0,"can_ier","stm32f103xx::can","CAN_IER",null,null],[3,"R","stm32f103xx::can::can_ier","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SLKIER","","Value of the field",null,null],[3,"WKUIER","","Value of the field",null,null],[3,"ERRIER","","Value of the field",null,null],[3,"LECIER","","Value of the field",null,null],[3,"BOFIER","","Value of the field",null,null],[3,"EPVIER","","Value of the field",null,null],[3,"EWGIER","","Value of the field",null,null],[3,"FOVIE1R","","Value of the field",null,null],[3,"FFIE1R","","Value of the field",null,null],[3,"FMPIE1R","","Value of the field",null,null],[3,"FOVIE0R","","Value of the field",null,null],[3,"FFIE0R","","Value of the field",null,null],[3,"FMPIE0R","","Value of the field",null,null],[3,"TMEIER","","Value of the field",null,null],[3,"_SLKIEW","","Proxy",null,null],[3,"_WKUIEW","","Proxy",null,null],[3,"_ERRIEW","","Proxy",null,null],[3,"_LECIEW","","Proxy",null,null],[3,"_BOFIEW","","Proxy",null,null],[3,"_EPVIEW","","Proxy",null,null],[3,"_EWGIEW","","Proxy",null,null],[3,"_FOVIE1W","","Proxy",null,null],[3,"_FFIE1W","","Proxy",null,null],[3,"_FMPIE1W","","Proxy",null,null],[3,"_FOVIE0W","","Proxy",null,null],[3,"_FFIE0W","","Proxy",null,null],[3,"_FMPIE0W","","Proxy",null,null],[3,"_TMEIEW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3819,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3819,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3819,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3819,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_ier","Value of the field as raw bits",3820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3823,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3824,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3825,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3826,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3827,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3828,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3829,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3830,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3831,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3831,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3831,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3832,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3832,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3832,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3833,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3833,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3833,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",3834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3834,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3835,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3836,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3837,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3838,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3839,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3840,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3841,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3842,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3843,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3844,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3845,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3846,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3847,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3848,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"slkie","","Bit 17 - SLKIE",3848,{"i":[{"n":"self"}],"o":{"n":"slkier"}}],[11,"wkuie","","Bit 16 - WKUIE",3848,{"i":[{"n":"self"}],"o":{"n":"wkuier"}}],[11,"errie","","Bit 15 - ERRIE",3848,{"i":[{"n":"self"}],"o":{"n":"errier"}}],[11,"lecie","","Bit 11 - LECIE",3848,{"i":[{"n":"self"}],"o":{"n":"lecier"}}],[11,"bofie","","Bit 10 - BOFIE",3848,{"i":[{"n":"self"}],"o":{"n":"bofier"}}],[11,"epvie","","Bit 9 - EPVIE",3848,{"i":[{"n":"self"}],"o":{"n":"epvier"}}],[11,"ewgie","","Bit 8 - EWGIE",3848,{"i":[{"n":"self"}],"o":{"n":"ewgier"}}],[11,"fovie1","","Bit 6 - FOVIE1",3848,{"i":[{"n":"self"}],"o":{"n":"fovie1r"}}],[11,"ffie1","","Bit 5 - FFIE1",3848,{"i":[{"n":"self"}],"o":{"n":"ffie1r"}}],[11,"fmpie1","","Bit 4 - FMPIE1",3848,{"i":[{"n":"self"}],"o":{"n":"fmpie1r"}}],[11,"fovie0","","Bit 3 - FOVIE0",3848,{"i":[{"n":"self"}],"o":{"n":"fovie0r"}}],[11,"ffie0","","Bit 2 - FFIE0",3848,{"i":[{"n":"self"}],"o":{"n":"ffie0r"}}],[11,"fmpie0","","Bit 1 - FMPIE0",3848,{"i":[{"n":"self"}],"o":{"n":"fmpie0r"}}],[11,"tmeie","","Bit 0 - TMEIE",3848,{"i":[{"n":"self"}],"o":{"n":"tmeier"}}],[11,"reset_value","","Reset value of the register",3849,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3849,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"slkie","","Bit 17 - SLKIE",3849,{"i":[{"n":"self"}],"o":{"n":"_slkiew"}}],[11,"wkuie","","Bit 16 - WKUIE",3849,{"i":[{"n":"self"}],"o":{"n":"_wkuiew"}}],[11,"errie","","Bit 15 - ERRIE",3849,{"i":[{"n":"self"}],"o":{"n":"_erriew"}}],[11,"lecie","","Bit 11 - LECIE",3849,{"i":[{"n":"self"}],"o":{"n":"_leciew"}}],[11,"bofie","","Bit 10 - BOFIE",3849,{"i":[{"n":"self"}],"o":{"n":"_bofiew"}}],[11,"epvie","","Bit 9 - EPVIE",3849,{"i":[{"n":"self"}],"o":{"n":"_epview"}}],[11,"ewgie","","Bit 8 - EWGIE",3849,{"i":[{"n":"self"}],"o":{"n":"_ewgiew"}}],[11,"fovie1","","Bit 6 - FOVIE1",3849,{"i":[{"n":"self"}],"o":{"n":"_fovie1w"}}],[11,"ffie1","","Bit 5 - FFIE1",3849,{"i":[{"n":"self"}],"o":{"n":"_ffie1w"}}],[11,"fmpie1","","Bit 4 - FMPIE1",3849,{"i":[{"n":"self"}],"o":{"n":"_fmpie1w"}}],[11,"fovie0","","Bit 3 - FOVIE0",3849,{"i":[{"n":"self"}],"o":{"n":"_fovie0w"}}],[11,"ffie0","","Bit 2 - FFIE0",3849,{"i":[{"n":"self"}],"o":{"n":"_ffie0w"}}],[11,"fmpie0","","Bit 1 - FMPIE0",3849,{"i":[{"n":"self"}],"o":{"n":"_fmpie0w"}}],[11,"tmeie","","Bit 0 - TMEIE",3849,{"i":[{"n":"self"}],"o":{"n":"_tmeiew"}}],[0,"can_esr","stm32f103xx::can","CAN_ESR",null,null],[3,"R","stm32f103xx::can::can_esr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"RECR","","Value of the field",null,null],[3,"TECR","","Value of the field",null,null],[3,"LECR","","Value of the field",null,null],[3,"BOFFR","","Value of the field",null,null],[3,"EPVFR","","Value of the field",null,null],[3,"EWGFR","","Value of the field",null,null],[3,"_LECW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3850,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3850,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3850,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3850,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_esr","Value of the field as raw bits",3851,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3852,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3853,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",3854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",3857,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3858,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"rec","","Bits 24:31 - REC",3858,{"i":[{"n":"self"}],"o":{"n":"recr"}}],[11,"tec","","Bits 16:23 - TEC",3858,{"i":[{"n":"self"}],"o":{"n":"tecr"}}],[11,"lec","","Bits 4:6 - LEC",3858,{"i":[{"n":"self"}],"o":{"n":"lecr"}}],[11,"boff","","Bit 2 - BOFF",3858,{"i":[{"n":"self"}],"o":{"n":"boffr"}}],[11,"epvf","","Bit 1 - EPVF",3858,{"i":[{"n":"self"}],"o":{"n":"epvfr"}}],[11,"ewgf","","Bit 0 - EWGF",3858,{"i":[{"n":"self"}],"o":{"n":"ewgfr"}}],[11,"reset_value","","Reset value of the register",3859,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3859,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"lec","","Bits 4:6 - LEC",3859,{"i":[{"n":"self"}],"o":{"n":"_lecw"}}],[0,"can_btr","stm32f103xx::can","CAN_BTR",null,null],[3,"R","stm32f103xx::can::can_btr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SILMR","","Value of the field",null,null],[3,"LBKMR","","Value of the field",null,null],[3,"SJWR","","Value of the field",null,null],[3,"TS2R","","Value of the field",null,null],[3,"TS1R","","Value of the field",null,null],[3,"BRPR","","Value of the field",null,null],[3,"_SILMW","","Proxy",null,null],[3,"_LBKMW","","Proxy",null,null],[3,"_SJWW","","Proxy",null,null],[3,"_TS2W","","Proxy",null,null],[3,"_TS1W","","Proxy",null,null],[3,"_BRPW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3860,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3860,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3860,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3860,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_btr","Value of the field as raw bits",3861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3863,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3864,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3865,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3866,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"set_bit","","Sets the field bit",3867,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3867,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3867,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3868,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3868,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3868,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3869,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3870,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3871,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3872,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3873,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"silm","","Bit 31 - SILM",3873,{"i":[{"n":"self"}],"o":{"n":"silmr"}}],[11,"lbkm","","Bit 30 - LBKM",3873,{"i":[{"n":"self"}],"o":{"n":"lbkmr"}}],[11,"sjw","","Bits 24:25 - SJW",3873,{"i":[{"n":"self"}],"o":{"n":"sjwr"}}],[11,"ts2","","Bits 20:22 - TS2",3873,{"i":[{"n":"self"}],"o":{"n":"ts2r"}}],[11,"ts1","","Bits 16:19 - TS1",3873,{"i":[{"n":"self"}],"o":{"n":"ts1r"}}],[11,"brp","","Bits 0:9 - BRP",3873,{"i":[{"n":"self"}],"o":{"n":"brpr"}}],[11,"reset_value","","Reset value of the register",3874,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3874,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"silm","","Bit 31 - SILM",3874,{"i":[{"n":"self"}],"o":{"n":"_silmw"}}],[11,"lbkm","","Bit 30 - LBKM",3874,{"i":[{"n":"self"}],"o":{"n":"_lbkmw"}}],[11,"sjw","","Bits 24:25 - SJW",3874,{"i":[{"n":"self"}],"o":{"n":"_sjww"}}],[11,"ts2","","Bits 20:22 - TS2",3874,{"i":[{"n":"self"}],"o":{"n":"_ts2w"}}],[11,"ts1","","Bits 16:19 - TS1",3874,{"i":[{"n":"self"}],"o":{"n":"_ts1w"}}],[11,"brp","","Bits 0:9 - BRP",3874,{"i":[{"n":"self"}],"o":{"n":"_brpw"}}],[0,"can_ti0r","stm32f103xx::can","CAN_TI0R",null,null],[3,"R","stm32f103xx::can::can_ti0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"STIDR","","Value of the field",null,null],[3,"EXIDR","","Value of the field",null,null],[3,"IDER","","Value of the field",null,null],[3,"RTRR","","Value of the field",null,null],[3,"TXRQR","","Value of the field",null,null],[3,"_STIDW","","Proxy",null,null],[3,"_EXIDW","","Proxy",null,null],[3,"_IDEW","","Proxy",null,null],[3,"_RTRW","","Proxy",null,null],[3,"_TXRQW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3875,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3875,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3875,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3875,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_ti0r","Value of the field as raw bits",3876,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",3877,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bit","","Value of the field as raw bits",3878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",3881,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3882,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3883,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3883,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3883,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3884,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3884,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3884,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3885,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3886,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"stid","","Bits 21:31 - STID",3886,{"i":[{"n":"self"}],"o":{"n":"stidr"}}],[11,"exid","","Bits 3:20 - EXID",3886,{"i":[{"n":"self"}],"o":{"n":"exidr"}}],[11,"ide","","Bit 2 - IDE",3886,{"i":[{"n":"self"}],"o":{"n":"ider"}}],[11,"rtr","","Bit 1 - RTR",3886,{"i":[{"n":"self"}],"o":{"n":"rtrr"}}],[11,"txrq","","Bit 0 - TXRQ",3886,{"i":[{"n":"self"}],"o":{"n":"txrqr"}}],[11,"reset_value","","Reset value of the register",3887,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3887,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"stid","","Bits 21:31 - STID",3887,{"i":[{"n":"self"}],"o":{"n":"_stidw"}}],[11,"exid","","Bits 3:20 - EXID",3887,{"i":[{"n":"self"}],"o":{"n":"_exidw"}}],[11,"ide","","Bit 2 - IDE",3887,{"i":[{"n":"self"}],"o":{"n":"_idew"}}],[11,"rtr","","Bit 1 - RTR",3887,{"i":[{"n":"self"}],"o":{"n":"_rtrw"}}],[11,"txrq","","Bit 0 - TXRQ",3887,{"i":[{"n":"self"}],"o":{"n":"_txrqw"}}],[0,"can_tdt0r","stm32f103xx::can","CAN_TDT0R",null,null],[3,"R","stm32f103xx::can::can_tdt0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIMER","","Value of the field",null,null],[3,"TGTR","","Value of the field",null,null],[3,"DLCR","","Value of the field",null,null],[3,"_TIMEW","","Proxy",null,null],[3,"_TGTW","","Proxy",null,null],[3,"_DLCW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3888,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3888,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3888,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3888,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdt0r","Value of the field as raw bits",3889,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bit","","Value of the field as raw bits",3890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3890,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3891,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3892,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3893,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3894,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3895,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"time","","Bits 16:31 - TIME",3895,{"i":[{"n":"self"}],"o":{"n":"timer"}}],[11,"tgt","","Bit 8 - TGT",3895,{"i":[{"n":"self"}],"o":{"n":"tgtr"}}],[11,"dlc","","Bits 0:3 - DLC",3895,{"i":[{"n":"self"}],"o":{"n":"dlcr"}}],[11,"reset_value","","Reset value of the register",3896,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3896,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"time","","Bits 16:31 - TIME",3896,{"i":[{"n":"self"}],"o":{"n":"_timew"}}],[11,"tgt","","Bit 8 - TGT",3896,{"i":[{"n":"self"}],"o":{"n":"_tgtw"}}],[11,"dlc","","Bits 0:3 - DLC",3896,{"i":[{"n":"self"}],"o":{"n":"_dlcw"}}],[0,"can_tdl0r","stm32f103xx::can","CAN_TDL0R",null,null],[3,"R","stm32f103xx::can::can_tdl0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA3R","","Value of the field",null,null],[3,"DATA2R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[3,"_DATA3W","","Proxy",null,null],[3,"_DATA2W","","Proxy",null,null],[3,"_DATA1W","","Proxy",null,null],[3,"_DATA0W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3897,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3897,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3897,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3897,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdl0r","Value of the field as raw bits",3898,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3899,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3900,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3901,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3902,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3903,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3904,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3905,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3906,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data3","","Bits 24:31 - DATA3",3906,{"i":[{"n":"self"}],"o":{"n":"data3r"}}],[11,"data2","","Bits 16:23 - DATA2",3906,{"i":[{"n":"self"}],"o":{"n":"data2r"}}],[11,"data1","","Bits 8:15 - DATA1",3906,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[11,"data0","","Bits 0:7 - DATA0",3906,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[11,"reset_value","","Reset value of the register",3907,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3907,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data3","","Bits 24:31 - DATA3",3907,{"i":[{"n":"self"}],"o":{"n":"_data3w"}}],[11,"data2","","Bits 16:23 - DATA2",3907,{"i":[{"n":"self"}],"o":{"n":"_data2w"}}],[11,"data1","","Bits 8:15 - DATA1",3907,{"i":[{"n":"self"}],"o":{"n":"_data1w"}}],[11,"data0","","Bits 0:7 - DATA0",3907,{"i":[{"n":"self"}],"o":{"n":"_data0w"}}],[0,"can_tdh0r","stm32f103xx::can","CAN_TDH0R",null,null],[3,"R","stm32f103xx::can::can_tdh0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA7R","","Value of the field",null,null],[3,"DATA6R","","Value of the field",null,null],[3,"DATA5R","","Value of the field",null,null],[3,"DATA4R","","Value of the field",null,null],[3,"_DATA7W","","Proxy",null,null],[3,"_DATA6W","","Proxy",null,null],[3,"_DATA5W","","Proxy",null,null],[3,"_DATA4W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3908,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3908,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3908,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3908,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdh0r","Value of the field as raw bits",3909,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3910,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3911,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3912,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3913,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3914,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3915,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3916,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3917,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data7","","Bits 24:31 - DATA7",3917,{"i":[{"n":"self"}],"o":{"n":"data7r"}}],[11,"data6","","Bits 16:23 - DATA6",3917,{"i":[{"n":"self"}],"o":{"n":"data6r"}}],[11,"data5","","Bits 8:15 - DATA5",3917,{"i":[{"n":"self"}],"o":{"n":"data5r"}}],[11,"data4","","Bits 0:7 - DATA4",3917,{"i":[{"n":"self"}],"o":{"n":"data4r"}}],[11,"reset_value","","Reset value of the register",3918,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3918,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data7","","Bits 24:31 - DATA7",3918,{"i":[{"n":"self"}],"o":{"n":"_data7w"}}],[11,"data6","","Bits 16:23 - DATA6",3918,{"i":[{"n":"self"}],"o":{"n":"_data6w"}}],[11,"data5","","Bits 8:15 - DATA5",3918,{"i":[{"n":"self"}],"o":{"n":"_data5w"}}],[11,"data4","","Bits 0:7 - DATA4",3918,{"i":[{"n":"self"}],"o":{"n":"_data4w"}}],[0,"can_ti1r","stm32f103xx::can","CAN_TI1R",null,null],[3,"R","stm32f103xx::can::can_ti1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"STIDR","","Value of the field",null,null],[3,"EXIDR","","Value of the field",null,null],[3,"IDER","","Value of the field",null,null],[3,"RTRR","","Value of the field",null,null],[3,"TXRQR","","Value of the field",null,null],[3,"_STIDW","","Proxy",null,null],[3,"_EXIDW","","Proxy",null,null],[3,"_IDEW","","Proxy",null,null],[3,"_RTRW","","Proxy",null,null],[3,"_TXRQW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3919,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3919,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3919,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3919,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_ti1r","Value of the field as raw bits",3920,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",3921,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bit","","Value of the field as raw bits",3922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",3925,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3926,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3927,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3927,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3927,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3928,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3928,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3928,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3929,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3929,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3929,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3930,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"stid","","Bits 21:31 - STID",3930,{"i":[{"n":"self"}],"o":{"n":"stidr"}}],[11,"exid","","Bits 3:20 - EXID",3930,{"i":[{"n":"self"}],"o":{"n":"exidr"}}],[11,"ide","","Bit 2 - IDE",3930,{"i":[{"n":"self"}],"o":{"n":"ider"}}],[11,"rtr","","Bit 1 - RTR",3930,{"i":[{"n":"self"}],"o":{"n":"rtrr"}}],[11,"txrq","","Bit 0 - TXRQ",3930,{"i":[{"n":"self"}],"o":{"n":"txrqr"}}],[11,"reset_value","","Reset value of the register",3931,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3931,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"stid","","Bits 21:31 - STID",3931,{"i":[{"n":"self"}],"o":{"n":"_stidw"}}],[11,"exid","","Bits 3:20 - EXID",3931,{"i":[{"n":"self"}],"o":{"n":"_exidw"}}],[11,"ide","","Bit 2 - IDE",3931,{"i":[{"n":"self"}],"o":{"n":"_idew"}}],[11,"rtr","","Bit 1 - RTR",3931,{"i":[{"n":"self"}],"o":{"n":"_rtrw"}}],[11,"txrq","","Bit 0 - TXRQ",3931,{"i":[{"n":"self"}],"o":{"n":"_txrqw"}}],[0,"can_tdt1r","stm32f103xx::can","CAN_TDT1R",null,null],[3,"R","stm32f103xx::can::can_tdt1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIMER","","Value of the field",null,null],[3,"TGTR","","Value of the field",null,null],[3,"DLCR","","Value of the field",null,null],[3,"_TIMEW","","Proxy",null,null],[3,"_TGTW","","Proxy",null,null],[3,"_DLCW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3932,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3932,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3932,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3932,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdt1r","Value of the field as raw bits",3933,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bit","","Value of the field as raw bits",3934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3935,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3936,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3937,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3937,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3937,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3938,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3939,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"time","","Bits 16:31 - TIME",3939,{"i":[{"n":"self"}],"o":{"n":"timer"}}],[11,"tgt","","Bit 8 - TGT",3939,{"i":[{"n":"self"}],"o":{"n":"tgtr"}}],[11,"dlc","","Bits 0:3 - DLC",3939,{"i":[{"n":"self"}],"o":{"n":"dlcr"}}],[11,"reset_value","","Reset value of the register",3940,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3940,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"time","","Bits 16:31 - TIME",3940,{"i":[{"n":"self"}],"o":{"n":"_timew"}}],[11,"tgt","","Bit 8 - TGT",3940,{"i":[{"n":"self"}],"o":{"n":"_tgtw"}}],[11,"dlc","","Bits 0:3 - DLC",3940,{"i":[{"n":"self"}],"o":{"n":"_dlcw"}}],[0,"can_tdl1r","stm32f103xx::can","CAN_TDL1R",null,null],[3,"R","stm32f103xx::can::can_tdl1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA3R","","Value of the field",null,null],[3,"DATA2R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[3,"_DATA3W","","Proxy",null,null],[3,"_DATA2W","","Proxy",null,null],[3,"_DATA1W","","Proxy",null,null],[3,"_DATA0W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3941,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3941,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3941,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3941,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdl1r","Value of the field as raw bits",3942,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3943,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3944,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3945,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3946,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3947,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3948,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3949,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3950,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data3","","Bits 24:31 - DATA3",3950,{"i":[{"n":"self"}],"o":{"n":"data3r"}}],[11,"data2","","Bits 16:23 - DATA2",3950,{"i":[{"n":"self"}],"o":{"n":"data2r"}}],[11,"data1","","Bits 8:15 - DATA1",3950,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[11,"data0","","Bits 0:7 - DATA0",3950,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[11,"reset_value","","Reset value of the register",3951,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3951,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data3","","Bits 24:31 - DATA3",3951,{"i":[{"n":"self"}],"o":{"n":"_data3w"}}],[11,"data2","","Bits 16:23 - DATA2",3951,{"i":[{"n":"self"}],"o":{"n":"_data2w"}}],[11,"data1","","Bits 8:15 - DATA1",3951,{"i":[{"n":"self"}],"o":{"n":"_data1w"}}],[11,"data0","","Bits 0:7 - DATA0",3951,{"i":[{"n":"self"}],"o":{"n":"_data0w"}}],[0,"can_tdh1r","stm32f103xx::can","CAN_TDH1R",null,null],[3,"R","stm32f103xx::can::can_tdh1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA7R","","Value of the field",null,null],[3,"DATA6R","","Value of the field",null,null],[3,"DATA5R","","Value of the field",null,null],[3,"DATA4R","","Value of the field",null,null],[3,"_DATA7W","","Proxy",null,null],[3,"_DATA6W","","Proxy",null,null],[3,"_DATA5W","","Proxy",null,null],[3,"_DATA4W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3952,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3952,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3952,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3952,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdh1r","Value of the field as raw bits",3953,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3954,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3955,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3956,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3957,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3958,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3959,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3960,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3961,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data7","","Bits 24:31 - DATA7",3961,{"i":[{"n":"self"}],"o":{"n":"data7r"}}],[11,"data6","","Bits 16:23 - DATA6",3961,{"i":[{"n":"self"}],"o":{"n":"data6r"}}],[11,"data5","","Bits 8:15 - DATA5",3961,{"i":[{"n":"self"}],"o":{"n":"data5r"}}],[11,"data4","","Bits 0:7 - DATA4",3961,{"i":[{"n":"self"}],"o":{"n":"data4r"}}],[11,"reset_value","","Reset value of the register",3962,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3962,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data7","","Bits 24:31 - DATA7",3962,{"i":[{"n":"self"}],"o":{"n":"_data7w"}}],[11,"data6","","Bits 16:23 - DATA6",3962,{"i":[{"n":"self"}],"o":{"n":"_data6w"}}],[11,"data5","","Bits 8:15 - DATA5",3962,{"i":[{"n":"self"}],"o":{"n":"_data5w"}}],[11,"data4","","Bits 0:7 - DATA4",3962,{"i":[{"n":"self"}],"o":{"n":"_data4w"}}],[0,"can_ti2r","stm32f103xx::can","CAN_TI2R",null,null],[3,"R","stm32f103xx::can::can_ti2r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"STIDR","","Value of the field",null,null],[3,"EXIDR","","Value of the field",null,null],[3,"IDER","","Value of the field",null,null],[3,"RTRR","","Value of the field",null,null],[3,"TXRQR","","Value of the field",null,null],[3,"_STIDW","","Proxy",null,null],[3,"_EXIDW","","Proxy",null,null],[3,"_IDEW","","Proxy",null,null],[3,"_RTRW","","Proxy",null,null],[3,"_TXRQW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3963,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3963,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3963,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3963,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_ti2r","Value of the field as raw bits",3964,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",3965,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bit","","Value of the field as raw bits",3966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3966,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3967,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",3968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3968,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",3969,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3970,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3971,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3972,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3973,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3974,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"stid","","Bits 21:31 - STID",3974,{"i":[{"n":"self"}],"o":{"n":"stidr"}}],[11,"exid","","Bits 3:20 - EXID",3974,{"i":[{"n":"self"}],"o":{"n":"exidr"}}],[11,"ide","","Bit 2 - IDE",3974,{"i":[{"n":"self"}],"o":{"n":"ider"}}],[11,"rtr","","Bit 1 - RTR",3974,{"i":[{"n":"self"}],"o":{"n":"rtrr"}}],[11,"txrq","","Bit 0 - TXRQ",3974,{"i":[{"n":"self"}],"o":{"n":"txrqr"}}],[11,"reset_value","","Reset value of the register",3975,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3975,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"stid","","Bits 21:31 - STID",3975,{"i":[{"n":"self"}],"o":{"n":"_stidw"}}],[11,"exid","","Bits 3:20 - EXID",3975,{"i":[{"n":"self"}],"o":{"n":"_exidw"}}],[11,"ide","","Bit 2 - IDE",3975,{"i":[{"n":"self"}],"o":{"n":"_idew"}}],[11,"rtr","","Bit 1 - RTR",3975,{"i":[{"n":"self"}],"o":{"n":"_rtrw"}}],[11,"txrq","","Bit 0 - TXRQ",3975,{"i":[{"n":"self"}],"o":{"n":"_txrqw"}}],[0,"can_tdt2r","stm32f103xx::can","CAN_TDT2R",null,null],[3,"R","stm32f103xx::can::can_tdt2r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"TIMER","","Value of the field",null,null],[3,"TGTR","","Value of the field",null,null],[3,"DLCR","","Value of the field",null,null],[3,"_TIMEW","","Proxy",null,null],[3,"_TGTW","","Proxy",null,null],[3,"_DLCW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3976,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3976,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3976,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3976,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdt2r","Value of the field as raw bits",3977,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bit","","Value of the field as raw bits",3978,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",3978,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",3978,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",3979,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3980,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",3981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",3981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",3981,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3982,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3983,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"time","","Bits 16:31 - TIME",3983,{"i":[{"n":"self"}],"o":{"n":"timer"}}],[11,"tgt","","Bit 8 - TGT",3983,{"i":[{"n":"self"}],"o":{"n":"tgtr"}}],[11,"dlc","","Bits 0:3 - DLC",3983,{"i":[{"n":"self"}],"o":{"n":"dlcr"}}],[11,"reset_value","","Reset value of the register",3984,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3984,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"time","","Bits 16:31 - TIME",3984,{"i":[{"n":"self"}],"o":{"n":"_timew"}}],[11,"tgt","","Bit 8 - TGT",3984,{"i":[{"n":"self"}],"o":{"n":"_tgtw"}}],[11,"dlc","","Bits 0:3 - DLC",3984,{"i":[{"n":"self"}],"o":{"n":"_dlcw"}}],[0,"can_tdl2r","stm32f103xx::can","CAN_TDL2R",null,null],[3,"R","stm32f103xx::can::can_tdl2r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA3R","","Value of the field",null,null],[3,"DATA2R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[3,"_DATA3W","","Proxy",null,null],[3,"_DATA2W","","Proxy",null,null],[3,"_DATA1W","","Proxy",null,null],[3,"_DATA0W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3985,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3985,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3985,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdl2r","Value of the field as raw bits",3986,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3987,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3988,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3989,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",3990,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3991,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3992,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",3993,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",3994,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data3","","Bits 24:31 - DATA3",3994,{"i":[{"n":"self"}],"o":{"n":"data3r"}}],[11,"data2","","Bits 16:23 - DATA2",3994,{"i":[{"n":"self"}],"o":{"n":"data2r"}}],[11,"data1","","Bits 8:15 - DATA1",3994,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[11,"data0","","Bits 0:7 - DATA0",3994,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[11,"reset_value","","Reset value of the register",3995,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",3995,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data3","","Bits 24:31 - DATA3",3995,{"i":[{"n":"self"}],"o":{"n":"_data3w"}}],[11,"data2","","Bits 16:23 - DATA2",3995,{"i":[{"n":"self"}],"o":{"n":"_data2w"}}],[11,"data1","","Bits 8:15 - DATA1",3995,{"i":[{"n":"self"}],"o":{"n":"_data1w"}}],[11,"data0","","Bits 0:7 - DATA0",3995,{"i":[{"n":"self"}],"o":{"n":"_data0w"}}],[0,"can_tdh2r","stm32f103xx::can","CAN_TDH2R",null,null],[3,"R","stm32f103xx::can::can_tdh2r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DATA7R","","Value of the field",null,null],[3,"DATA6R","","Value of the field",null,null],[3,"DATA5R","","Value of the field",null,null],[3,"DATA4R","","Value of the field",null,null],[3,"_DATA7W","","Proxy",null,null],[3,"_DATA6W","","Proxy",null,null],[3,"_DATA5W","","Proxy",null,null],[3,"_DATA4W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",3996,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",3996,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",3996,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",3996,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::can::can_tdh2r","Value of the field as raw bits",3997,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3998,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",3999,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4000,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",4001,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",4002,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",4003,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",4004,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4005,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data7","","Bits 24:31 - DATA7",4005,{"i":[{"n":"self"}],"o":{"n":"data7r"}}],[11,"data6","","Bits 16:23 - DATA6",4005,{"i":[{"n":"self"}],"o":{"n":"data6r"}}],[11,"data5","","Bits 8:15 - DATA5",4005,{"i":[{"n":"self"}],"o":{"n":"data5r"}}],[11,"data4","","Bits 0:7 - DATA4",4005,{"i":[{"n":"self"}],"o":{"n":"data4r"}}],[11,"reset_value","","Reset value of the register",4006,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4006,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"data7","","Bits 24:31 - DATA7",4006,{"i":[{"n":"self"}],"o":{"n":"_data7w"}}],[11,"data6","","Bits 16:23 - DATA6",4006,{"i":[{"n":"self"}],"o":{"n":"_data6w"}}],[11,"data5","","Bits 8:15 - DATA5",4006,{"i":[{"n":"self"}],"o":{"n":"_data5w"}}],[11,"data4","","Bits 0:7 - DATA4",4006,{"i":[{"n":"self"}],"o":{"n":"_data4w"}}],[0,"can_ri0r","stm32f103xx::can","CAN_RI0R",null,null],[3,"R","stm32f103xx::can::can_ri0r","Value read from the register",null,null],[3,"STIDR","","Value of the field",null,null],[3,"EXIDR","","Value of the field",null,null],[3,"IDER","","Value of the field",null,null],[3,"RTRR","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4007,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_ri0r","Value of the field as raw bits",4008,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",4009,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bit","","Value of the field as raw bits",4010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",4012,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"stid","","Bits 21:31 - STID",4012,{"i":[{"n":"self"}],"o":{"n":"stidr"}}],[11,"exid","","Bits 3:20 - EXID",4012,{"i":[{"n":"self"}],"o":{"n":"exidr"}}],[11,"ide","","Bit 2 - IDE",4012,{"i":[{"n":"self"}],"o":{"n":"ider"}}],[11,"rtr","","Bit 1 - RTR",4012,{"i":[{"n":"self"}],"o":{"n":"rtrr"}}],[0,"can_rdt0r","stm32f103xx::can","CAN_RDT0R",null,null],[3,"R","stm32f103xx::can::can_rdt0r","Value read from the register",null,null],[3,"TIMER","","Value of the field",null,null],[3,"FMIR","","Value of the field",null,null],[3,"DLCR","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4013,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdt0r","Value of the field as raw bits",4014,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",4015,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4016,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4017,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"time","","Bits 16:31 - TIME",4017,{"i":[{"n":"self"}],"o":{"n":"timer"}}],[11,"fmi","","Bits 8:15 - FMI",4017,{"i":[{"n":"self"}],"o":{"n":"fmir"}}],[11,"dlc","","Bits 0:3 - DLC",4017,{"i":[{"n":"self"}],"o":{"n":"dlcr"}}],[0,"can_rdl0r","stm32f103xx::can","CAN_RDL0R",null,null],[3,"R","stm32f103xx::can::can_rdl0r","Value read from the register",null,null],[3,"DATA3R","","Value of the field",null,null],[3,"DATA2R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4018,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdl0r","Value of the field as raw bits",4019,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4020,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4021,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4022,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4023,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data3","","Bits 24:31 - DATA3",4023,{"i":[{"n":"self"}],"o":{"n":"data3r"}}],[11,"data2","","Bits 16:23 - DATA2",4023,{"i":[{"n":"self"}],"o":{"n":"data2r"}}],[11,"data1","","Bits 8:15 - DATA1",4023,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[11,"data0","","Bits 0:7 - DATA0",4023,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[0,"can_rdh0r","stm32f103xx::can","CAN_RDH0R",null,null],[3,"R","stm32f103xx::can::can_rdh0r","Value read from the register",null,null],[3,"DATA7R","","Value of the field",null,null],[3,"DATA6R","","Value of the field",null,null],[3,"DATA5R","","Value of the field",null,null],[3,"DATA4R","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4024,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdh0r","Value of the field as raw bits",4025,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4026,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4027,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4028,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4029,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data7","","Bits 24:31 - DATA7",4029,{"i":[{"n":"self"}],"o":{"n":"data7r"}}],[11,"data6","","Bits 16:23 - DATA6",4029,{"i":[{"n":"self"}],"o":{"n":"data6r"}}],[11,"data5","","Bits 8:15 - DATA5",4029,{"i":[{"n":"self"}],"o":{"n":"data5r"}}],[11,"data4","","Bits 0:7 - DATA4",4029,{"i":[{"n":"self"}],"o":{"n":"data4r"}}],[0,"can_ri1r","stm32f103xx::can","CAN_RI1R",null,null],[3,"R","stm32f103xx::can::can_ri1r","Value read from the register",null,null],[3,"STIDR","","Value of the field",null,null],[3,"EXIDR","","Value of the field",null,null],[3,"IDER","","Value of the field",null,null],[3,"RTRR","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4030,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_ri1r","Value of the field as raw bits",4031,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",4032,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bit","","Value of the field as raw bits",4033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4033,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4034,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",4035,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"stid","","Bits 21:31 - STID",4035,{"i":[{"n":"self"}],"o":{"n":"stidr"}}],[11,"exid","","Bits 3:20 - EXID",4035,{"i":[{"n":"self"}],"o":{"n":"exidr"}}],[11,"ide","","Bit 2 - IDE",4035,{"i":[{"n":"self"}],"o":{"n":"ider"}}],[11,"rtr","","Bit 1 - RTR",4035,{"i":[{"n":"self"}],"o":{"n":"rtrr"}}],[0,"can_rdt1r","stm32f103xx::can","CAN_RDT1R",null,null],[3,"R","stm32f103xx::can::can_rdt1r","Value read from the register",null,null],[3,"TIMER","","Value of the field",null,null],[3,"FMIR","","Value of the field",null,null],[3,"DLCR","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4036,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdt1r","Value of the field as raw bits",4037,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",4038,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4039,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4040,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"time","","Bits 16:31 - TIME",4040,{"i":[{"n":"self"}],"o":{"n":"timer"}}],[11,"fmi","","Bits 8:15 - FMI",4040,{"i":[{"n":"self"}],"o":{"n":"fmir"}}],[11,"dlc","","Bits 0:3 - DLC",4040,{"i":[{"n":"self"}],"o":{"n":"dlcr"}}],[0,"can_rdl1r","stm32f103xx::can","CAN_RDL1R",null,null],[3,"R","stm32f103xx::can::can_rdl1r","Value read from the register",null,null],[3,"DATA3R","","Value of the field",null,null],[3,"DATA2R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4041,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdl1r","Value of the field as raw bits",4042,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4043,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4044,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4045,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4046,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data3","","Bits 24:31 - DATA3",4046,{"i":[{"n":"self"}],"o":{"n":"data3r"}}],[11,"data2","","Bits 16:23 - DATA2",4046,{"i":[{"n":"self"}],"o":{"n":"data2r"}}],[11,"data1","","Bits 8:15 - DATA1",4046,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[11,"data0","","Bits 0:7 - DATA0",4046,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[0,"can_rdh1r","stm32f103xx::can","CAN_RDH1R",null,null],[3,"R","stm32f103xx::can::can_rdh1r","Value read from the register",null,null],[3,"DATA7R","","Value of the field",null,null],[3,"DATA6R","","Value of the field",null,null],[3,"DATA5R","","Value of the field",null,null],[3,"DATA4R","","Value of the field",null,null],[11,"read","stm32f103xx::can","Reads the contents of the register",4047,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::can::can_rdh1r","Value of the field as raw bits",4048,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4049,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4050,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",4051,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",4052,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"data7","","Bits 24:31 - DATA7",4052,{"i":[{"n":"self"}],"o":{"n":"data7r"}}],[11,"data6","","Bits 16:23 - DATA6",4052,{"i":[{"n":"self"}],"o":{"n":"data6r"}}],[11,"data5","","Bits 8:15 - DATA5",4052,{"i":[{"n":"self"}],"o":{"n":"data5r"}}],[11,"data4","","Bits 0:7 - DATA4",4052,{"i":[{"n":"self"}],"o":{"n":"data4r"}}],[0,"can_fmr","stm32f103xx::can","CAN_FMR",null,null],[3,"R","stm32f103xx::can::can_fmr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FINITR","","Value of the field",null,null],[3,"_FINITW","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4053,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4053,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4053,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4053,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_fmr","Value of the field as raw bits",4054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4055,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4056,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"finit","","Bit 0 - FINIT",4056,{"i":[{"n":"self"}],"o":{"n":"finitr"}}],[11,"reset_value","","Reset value of the register",4057,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4057,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"finit","","Bit 0 - FINIT",4057,{"i":[{"n":"self"}],"o":{"n":"_finitw"}}],[0,"can_fm1r","stm32f103xx::can","CAN_FM1R",null,null],[3,"R","stm32f103xx::can::can_fm1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FBM0R","","Value of the field",null,null],[3,"FBM1R","","Value of the field",null,null],[3,"FBM2R","","Value of the field",null,null],[3,"FBM3R","","Value of the field",null,null],[3,"FBM4R","","Value of the field",null,null],[3,"FBM5R","","Value of the field",null,null],[3,"FBM6R","","Value of the field",null,null],[3,"FBM7R","","Value of the field",null,null],[3,"FBM8R","","Value of the field",null,null],[3,"FBM9R","","Value of the field",null,null],[3,"FBM10R","","Value of the field",null,null],[3,"FBM11R","","Value of the field",null,null],[3,"FBM12R","","Value of the field",null,null],[3,"FBM13R","","Value of the field",null,null],[3,"_FBM0W","","Proxy",null,null],[3,"_FBM1W","","Proxy",null,null],[3,"_FBM2W","","Proxy",null,null],[3,"_FBM3W","","Proxy",null,null],[3,"_FBM4W","","Proxy",null,null],[3,"_FBM5W","","Proxy",null,null],[3,"_FBM6W","","Proxy",null,null],[3,"_FBM7W","","Proxy",null,null],[3,"_FBM8W","","Proxy",null,null],[3,"_FBM9W","","Proxy",null,null],[3,"_FBM10W","","Proxy",null,null],[3,"_FBM11W","","Proxy",null,null],[3,"_FBM12W","","Proxy",null,null],[3,"_FBM13W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4058,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4058,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4058,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4058,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_fm1r","Value of the field as raw bits",4059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4073,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4073,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4073,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4074,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4074,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4074,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4075,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4075,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4075,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4076,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4076,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4076,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4077,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4077,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4077,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4078,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4078,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4078,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4079,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4079,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4079,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4080,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4080,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4080,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4081,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4082,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4083,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4084,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4084,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4084,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4085,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4085,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4085,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4086,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4087,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fbm0","","Bit 0 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm0r"}}],[11,"fbm1","","Bit 1 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm1r"}}],[11,"fbm2","","Bit 2 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm2r"}}],[11,"fbm3","","Bit 3 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm3r"}}],[11,"fbm4","","Bit 4 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm4r"}}],[11,"fbm5","","Bit 5 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm5r"}}],[11,"fbm6","","Bit 6 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm6r"}}],[11,"fbm7","","Bit 7 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm7r"}}],[11,"fbm8","","Bit 8 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm8r"}}],[11,"fbm9","","Bit 9 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm9r"}}],[11,"fbm10","","Bit 10 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm10r"}}],[11,"fbm11","","Bit 11 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm11r"}}],[11,"fbm12","","Bit 12 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm12r"}}],[11,"fbm13","","Bit 13 - Filter mode",4087,{"i":[{"n":"self"}],"o":{"n":"fbm13r"}}],[11,"reset_value","","Reset value of the register",4088,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4088,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fbm0","","Bit 0 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm0w"}}],[11,"fbm1","","Bit 1 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm1w"}}],[11,"fbm2","","Bit 2 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm2w"}}],[11,"fbm3","","Bit 3 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm3w"}}],[11,"fbm4","","Bit 4 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm4w"}}],[11,"fbm5","","Bit 5 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm5w"}}],[11,"fbm6","","Bit 6 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm6w"}}],[11,"fbm7","","Bit 7 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm7w"}}],[11,"fbm8","","Bit 8 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm8w"}}],[11,"fbm9","","Bit 9 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm9w"}}],[11,"fbm10","","Bit 10 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm10w"}}],[11,"fbm11","","Bit 11 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm11w"}}],[11,"fbm12","","Bit 12 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm12w"}}],[11,"fbm13","","Bit 13 - Filter mode",4088,{"i":[{"n":"self"}],"o":{"n":"_fbm13w"}}],[0,"can_fs1r","stm32f103xx::can","CAN_FS1R",null,null],[3,"R","stm32f103xx::can::can_fs1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FSC0R","","Value of the field",null,null],[3,"FSC1R","","Value of the field",null,null],[3,"FSC2R","","Value of the field",null,null],[3,"FSC3R","","Value of the field",null,null],[3,"FSC4R","","Value of the field",null,null],[3,"FSC5R","","Value of the field",null,null],[3,"FSC6R","","Value of the field",null,null],[3,"FSC7R","","Value of the field",null,null],[3,"FSC8R","","Value of the field",null,null],[3,"FSC9R","","Value of the field",null,null],[3,"FSC10R","","Value of the field",null,null],[3,"FSC11R","","Value of the field",null,null],[3,"FSC12R","","Value of the field",null,null],[3,"FSC13R","","Value of the field",null,null],[3,"_FSC0W","","Proxy",null,null],[3,"_FSC1W","","Proxy",null,null],[3,"_FSC2W","","Proxy",null,null],[3,"_FSC3W","","Proxy",null,null],[3,"_FSC4W","","Proxy",null,null],[3,"_FSC5W","","Proxy",null,null],[3,"_FSC6W","","Proxy",null,null],[3,"_FSC7W","","Proxy",null,null],[3,"_FSC8W","","Proxy",null,null],[3,"_FSC9W","","Proxy",null,null],[3,"_FSC10W","","Proxy",null,null],[3,"_FSC11W","","Proxy",null,null],[3,"_FSC12W","","Proxy",null,null],[3,"_FSC13W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4089,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4089,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4089,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4089,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_fs1r","Value of the field as raw bits",4090,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4090,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4090,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4091,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4091,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4091,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4092,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4092,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4092,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4093,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4093,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4093,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4094,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4095,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4096,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4097,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4097,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4097,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4098,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4098,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4098,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4099,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4099,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4099,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4100,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4101,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4102,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4103,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4104,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4104,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4104,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4105,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4105,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4105,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4106,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4106,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4106,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4107,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4107,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4107,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4108,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4108,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4108,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4109,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4109,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4109,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4110,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4110,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4110,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4111,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4111,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4111,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4112,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4112,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4112,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4113,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4114,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4115,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4116,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4117,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4118,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fsc0","","Bit 0 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc0r"}}],[11,"fsc1","","Bit 1 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc1r"}}],[11,"fsc2","","Bit 2 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc2r"}}],[11,"fsc3","","Bit 3 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc3r"}}],[11,"fsc4","","Bit 4 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc4r"}}],[11,"fsc5","","Bit 5 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc5r"}}],[11,"fsc6","","Bit 6 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc6r"}}],[11,"fsc7","","Bit 7 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc7r"}}],[11,"fsc8","","Bit 8 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc8r"}}],[11,"fsc9","","Bit 9 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc9r"}}],[11,"fsc10","","Bit 10 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc10r"}}],[11,"fsc11","","Bit 11 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc11r"}}],[11,"fsc12","","Bit 12 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc12r"}}],[11,"fsc13","","Bit 13 - Filter scale configuration",4118,{"i":[{"n":"self"}],"o":{"n":"fsc13r"}}],[11,"reset_value","","Reset value of the register",4119,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4119,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fsc0","","Bit 0 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc0w"}}],[11,"fsc1","","Bit 1 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc1w"}}],[11,"fsc2","","Bit 2 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc2w"}}],[11,"fsc3","","Bit 3 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc3w"}}],[11,"fsc4","","Bit 4 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc4w"}}],[11,"fsc5","","Bit 5 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc5w"}}],[11,"fsc6","","Bit 6 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc6w"}}],[11,"fsc7","","Bit 7 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc7w"}}],[11,"fsc8","","Bit 8 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc8w"}}],[11,"fsc9","","Bit 9 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc9w"}}],[11,"fsc10","","Bit 10 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc10w"}}],[11,"fsc11","","Bit 11 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc11w"}}],[11,"fsc12","","Bit 12 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc12w"}}],[11,"fsc13","","Bit 13 - Filter scale configuration",4119,{"i":[{"n":"self"}],"o":{"n":"_fsc13w"}}],[0,"can_ffa1r","stm32f103xx::can","CAN_FFA1R",null,null],[3,"R","stm32f103xx::can::can_ffa1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FFA0R","","Value of the field",null,null],[3,"FFA1R","","Value of the field",null,null],[3,"FFA2R","","Value of the field",null,null],[3,"FFA3R","","Value of the field",null,null],[3,"FFA4R","","Value of the field",null,null],[3,"FFA5R","","Value of the field",null,null],[3,"FFA6R","","Value of the field",null,null],[3,"FFA7R","","Value of the field",null,null],[3,"FFA8R","","Value of the field",null,null],[3,"FFA9R","","Value of the field",null,null],[3,"FFA10R","","Value of the field",null,null],[3,"FFA11R","","Value of the field",null,null],[3,"FFA12R","","Value of the field",null,null],[3,"FFA13R","","Value of the field",null,null],[3,"_FFA0W","","Proxy",null,null],[3,"_FFA1W","","Proxy",null,null],[3,"_FFA2W","","Proxy",null,null],[3,"_FFA3W","","Proxy",null,null],[3,"_FFA4W","","Proxy",null,null],[3,"_FFA5W","","Proxy",null,null],[3,"_FFA6W","","Proxy",null,null],[3,"_FFA7W","","Proxy",null,null],[3,"_FFA8W","","Proxy",null,null],[3,"_FFA9W","","Proxy",null,null],[3,"_FFA10W","","Proxy",null,null],[3,"_FFA11W","","Proxy",null,null],[3,"_FFA12W","","Proxy",null,null],[3,"_FFA13W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4120,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4120,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4120,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4120,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_ffa1r","Value of the field as raw bits",4121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4135,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4135,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4135,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4136,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4136,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4136,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4137,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4137,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4137,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4138,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4138,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4138,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4139,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4139,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4140,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4140,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4140,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4141,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4141,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4141,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4142,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4142,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4142,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4143,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4143,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4143,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4144,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4144,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4144,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4145,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4145,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4145,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4146,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4146,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4146,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4147,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4147,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4147,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4148,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4148,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4148,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4149,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ffa0","","Bit 0 - Filter FIFO assignment for filter 0",4149,{"i":[{"n":"self"}],"o":{"n":"ffa0r"}}],[11,"ffa1","","Bit 1 - Filter FIFO assignment for filter 1",4149,{"i":[{"n":"self"}],"o":{"n":"ffa1r"}}],[11,"ffa2","","Bit 2 - Filter FIFO assignment for filter 2",4149,{"i":[{"n":"self"}],"o":{"n":"ffa2r"}}],[11,"ffa3","","Bit 3 - Filter FIFO assignment for filter 3",4149,{"i":[{"n":"self"}],"o":{"n":"ffa3r"}}],[11,"ffa4","","Bit 4 - Filter FIFO assignment for filter 4",4149,{"i":[{"n":"self"}],"o":{"n":"ffa4r"}}],[11,"ffa5","","Bit 5 - Filter FIFO assignment for filter 5",4149,{"i":[{"n":"self"}],"o":{"n":"ffa5r"}}],[11,"ffa6","","Bit 6 - Filter FIFO assignment for filter 6",4149,{"i":[{"n":"self"}],"o":{"n":"ffa6r"}}],[11,"ffa7","","Bit 7 - Filter FIFO assignment for filter 7",4149,{"i":[{"n":"self"}],"o":{"n":"ffa7r"}}],[11,"ffa8","","Bit 8 - Filter FIFO assignment for filter 8",4149,{"i":[{"n":"self"}],"o":{"n":"ffa8r"}}],[11,"ffa9","","Bit 9 - Filter FIFO assignment for filter 9",4149,{"i":[{"n":"self"}],"o":{"n":"ffa9r"}}],[11,"ffa10","","Bit 10 - Filter FIFO assignment for filter 10",4149,{"i":[{"n":"self"}],"o":{"n":"ffa10r"}}],[11,"ffa11","","Bit 11 - Filter FIFO assignment for filter 11",4149,{"i":[{"n":"self"}],"o":{"n":"ffa11r"}}],[11,"ffa12","","Bit 12 - Filter FIFO assignment for filter 12",4149,{"i":[{"n":"self"}],"o":{"n":"ffa12r"}}],[11,"ffa13","","Bit 13 - Filter FIFO assignment for filter 13",4149,{"i":[{"n":"self"}],"o":{"n":"ffa13r"}}],[11,"reset_value","","Reset value of the register",4150,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4150,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ffa0","","Bit 0 - Filter FIFO assignment for filter 0",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa0w"}}],[11,"ffa1","","Bit 1 - Filter FIFO assignment for filter 1",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa1w"}}],[11,"ffa2","","Bit 2 - Filter FIFO assignment for filter 2",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa2w"}}],[11,"ffa3","","Bit 3 - Filter FIFO assignment for filter 3",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa3w"}}],[11,"ffa4","","Bit 4 - Filter FIFO assignment for filter 4",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa4w"}}],[11,"ffa5","","Bit 5 - Filter FIFO assignment for filter 5",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa5w"}}],[11,"ffa6","","Bit 6 - Filter FIFO assignment for filter 6",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa6w"}}],[11,"ffa7","","Bit 7 - Filter FIFO assignment for filter 7",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa7w"}}],[11,"ffa8","","Bit 8 - Filter FIFO assignment for filter 8",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa8w"}}],[11,"ffa9","","Bit 9 - Filter FIFO assignment for filter 9",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa9w"}}],[11,"ffa10","","Bit 10 - Filter FIFO assignment for filter 10",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa10w"}}],[11,"ffa11","","Bit 11 - Filter FIFO assignment for filter 11",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa11w"}}],[11,"ffa12","","Bit 12 - Filter FIFO assignment for filter 12",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa12w"}}],[11,"ffa13","","Bit 13 - Filter FIFO assignment for filter 13",4150,{"i":[{"n":"self"}],"o":{"n":"_ffa13w"}}],[0,"can_fa1r","stm32f103xx::can","CAN_FA1R",null,null],[3,"R","stm32f103xx::can::can_fa1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FACT0R","","Value of the field",null,null],[3,"FACT1R","","Value of the field",null,null],[3,"FACT2R","","Value of the field",null,null],[3,"FACT3R","","Value of the field",null,null],[3,"FACT4R","","Value of the field",null,null],[3,"FACT5R","","Value of the field",null,null],[3,"FACT6R","","Value of the field",null,null],[3,"FACT7R","","Value of the field",null,null],[3,"FACT8R","","Value of the field",null,null],[3,"FACT9R","","Value of the field",null,null],[3,"FACT10R","","Value of the field",null,null],[3,"FACT11R","","Value of the field",null,null],[3,"FACT12R","","Value of the field",null,null],[3,"FACT13R","","Value of the field",null,null],[3,"_FACT0W","","Proxy",null,null],[3,"_FACT1W","","Proxy",null,null],[3,"_FACT2W","","Proxy",null,null],[3,"_FACT3W","","Proxy",null,null],[3,"_FACT4W","","Proxy",null,null],[3,"_FACT5W","","Proxy",null,null],[3,"_FACT6W","","Proxy",null,null],[3,"_FACT7W","","Proxy",null,null],[3,"_FACT8W","","Proxy",null,null],[3,"_FACT9W","","Proxy",null,null],[3,"_FACT10W","","Proxy",null,null],[3,"_FACT11W","","Proxy",null,null],[3,"_FACT12W","","Proxy",null,null],[3,"_FACT13W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4151,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4151,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4151,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4151,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::can_fa1r","Value of the field as raw bits",4152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4153,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4154,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4155,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4156,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4161,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4166,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4167,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4168,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4169,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4170,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4171,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4172,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4173,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4174,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4175,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4176,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4177,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4178,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4179,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4180,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fact0","","Bit 0 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact0r"}}],[11,"fact1","","Bit 1 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact1r"}}],[11,"fact2","","Bit 2 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact2r"}}],[11,"fact3","","Bit 3 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact3r"}}],[11,"fact4","","Bit 4 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact4r"}}],[11,"fact5","","Bit 5 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact5r"}}],[11,"fact6","","Bit 6 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact6r"}}],[11,"fact7","","Bit 7 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact7r"}}],[11,"fact8","","Bit 8 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact8r"}}],[11,"fact9","","Bit 9 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact9r"}}],[11,"fact10","","Bit 10 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact10r"}}],[11,"fact11","","Bit 11 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact11r"}}],[11,"fact12","","Bit 12 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact12r"}}],[11,"fact13","","Bit 13 - Filter active",4180,{"i":[{"n":"self"}],"o":{"n":"fact13r"}}],[11,"reset_value","","Reset value of the register",4181,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4181,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fact0","","Bit 0 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact0w"}}],[11,"fact1","","Bit 1 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact1w"}}],[11,"fact2","","Bit 2 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact2w"}}],[11,"fact3","","Bit 3 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact3w"}}],[11,"fact4","","Bit 4 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact4w"}}],[11,"fact5","","Bit 5 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact5w"}}],[11,"fact6","","Bit 6 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact6w"}}],[11,"fact7","","Bit 7 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact7w"}}],[11,"fact8","","Bit 8 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact8w"}}],[11,"fact9","","Bit 9 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact9w"}}],[11,"fact10","","Bit 10 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact10w"}}],[11,"fact11","","Bit 11 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact11w"}}],[11,"fact12","","Bit 12 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact12w"}}],[11,"fact13","","Bit 13 - Filter active",4181,{"i":[{"n":"self"}],"o":{"n":"_fact13w"}}],[0,"f0r1","stm32f103xx::can","Filter bank 0 register 1",null,null],[3,"R","stm32f103xx::can::f0r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4182,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4182,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4182,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4182,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f0r1","Value of the field as raw bits",4183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4183,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4184,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4185,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4186,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4187,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4215,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4215,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4215,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4216,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4216,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4216,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4217,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4217,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4217,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4218,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4218,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4218,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4219,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4219,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4219,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4220,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4221,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4222,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4223,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4224,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4225,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4226,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4227,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4228,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4229,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4230,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4231,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4232,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4233,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4234,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4235,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4236,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4237,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4238,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4239,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4240,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4241,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4242,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4243,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4244,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4245,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4246,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4247,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4247,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4248,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4248,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4248,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f0r2","stm32f103xx::can","Filter bank 0 register 2",null,null],[3,"R","stm32f103xx::can::f0r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4249,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4249,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4249,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4249,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f0r2","Value of the field as raw bits",4250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4250,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4251,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4252,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4253,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4254,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4282,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4282,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4282,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4283,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4283,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4283,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4284,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4284,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4284,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4285,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4285,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4285,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4286,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4286,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4286,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4287,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4287,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4287,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4288,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4288,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4288,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4289,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4289,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4289,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4290,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4290,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4290,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4291,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4291,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4291,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4292,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4292,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4292,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4293,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4293,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4293,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4294,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4295,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4296,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4297,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4298,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4299,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4300,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4301,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4302,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4303,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4304,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4305,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4306,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4307,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4308,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4309,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4310,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4311,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4312,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4313,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4314,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4314,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4315,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4315,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4315,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f1r1","stm32f103xx::can","Filter bank 1 register 1",null,null],[3,"R","stm32f103xx::can::f1r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4316,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4316,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4316,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4316,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f1r1","Value of the field as raw bits",4317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4349,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4349,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4350,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4351,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4352,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4352,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4352,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4353,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4354,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4355,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4356,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4357,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4358,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4359,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4360,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4361,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4361,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4361,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4362,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4363,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4364,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4365,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4366,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4367,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4367,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4367,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4368,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4368,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4368,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4369,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4369,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4369,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4370,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4370,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4370,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4371,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4371,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4371,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4372,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4373,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4374,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4375,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4376,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4377,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4378,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4379,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4380,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4381,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4381,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4382,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4382,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4382,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f1r2","stm32f103xx::can","Filter bank 1 register 2",null,null],[3,"R","stm32f103xx::can::f1r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4383,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4383,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4383,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4383,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f1r2","Value of the field as raw bits",4384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4386,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4386,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4386,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4387,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4387,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4387,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4388,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4388,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4388,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4416,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4416,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4416,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4417,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4417,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4417,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4418,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4418,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4418,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4419,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4419,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4420,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4420,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4420,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4421,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4422,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4423,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4424,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4425,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4426,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4427,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4428,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4429,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4430,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4431,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4432,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4433,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4433,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4433,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4434,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4434,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4434,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4435,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4435,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4435,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4436,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4436,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4436,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4437,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4437,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4437,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4438,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4438,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4438,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4439,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4439,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4439,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4440,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4440,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4440,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4441,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4441,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4441,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4442,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4442,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4442,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4443,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4443,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4443,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4444,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4444,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4444,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4445,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4445,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4445,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4446,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4446,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4446,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4447,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4447,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4447,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4448,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4448,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4449,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4449,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4449,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f2r1","stm32f103xx::can","Filter bank 2 register 1",null,null],[3,"R","stm32f103xx::can::f2r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4450,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4450,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4450,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4450,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f2r1","Value of the field as raw bits",4451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4452,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4453,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4454,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4455,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4483,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4483,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4483,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4484,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4484,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4484,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4485,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4485,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4486,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4486,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4487,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4487,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4487,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4488,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4489,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4490,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4491,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4492,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4493,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4494,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4495,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4496,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4497,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4498,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4499,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4500,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4501,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4502,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4503,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4504,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4505,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4506,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4507,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4507,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4507,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4508,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4508,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4508,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4509,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4509,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4509,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4510,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4510,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4510,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4511,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4511,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4511,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4512,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4513,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4514,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4515,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4515,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4516,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4516,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4516,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f2r2","stm32f103xx::can","Filter bank 2 register 2",null,null],[3,"R","stm32f103xx::can::f2r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4517,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4517,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4517,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4517,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f2r2","Value of the field as raw bits",4518,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4518,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4518,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4519,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4519,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4519,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4520,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4520,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4520,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4521,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4521,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4521,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4522,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4550,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4550,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4550,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4551,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4551,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4551,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4552,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4552,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4552,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4553,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4553,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4553,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4554,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4554,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4554,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4555,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4555,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4555,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4556,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4556,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4556,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4557,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4557,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4557,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4558,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4558,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4558,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4559,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4559,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4559,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4560,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4560,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4560,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4561,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4562,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4563,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4564,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4565,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4566,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4567,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4568,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4569,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4570,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4571,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4574,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4575,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4576,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4577,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4578,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4579,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4580,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4581,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4582,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4582,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4583,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4583,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4583,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f3r1","stm32f103xx::can","Filter bank 3 register 1",null,null],[3,"R","stm32f103xx::can::f3r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4584,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4584,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4584,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4584,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f3r1","Value of the field as raw bits",4585,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4585,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4585,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4586,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4586,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4586,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4587,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4587,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4587,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4588,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4588,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4588,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4589,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4617,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4617,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4618,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4618,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4618,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4619,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4619,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4620,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4620,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4621,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4621,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4621,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4622,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4623,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4624,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4625,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4626,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4627,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4628,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4629,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4630,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4631,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4632,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4633,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4634,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4635,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4636,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4637,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4638,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4639,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4641,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4642,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4643,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4644,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4645,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4646,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4647,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4647,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4647,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4648,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4648,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4648,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4649,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4649,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4650,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4650,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4650,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f3r2","stm32f103xx::can","Filter bank 3 register 2",null,null],[3,"R","stm32f103xx::can::f3r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4651,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4651,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4651,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4651,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f3r2","Value of the field as raw bits",4652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4684,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4685,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4686,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4687,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4688,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4689,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4690,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4691,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4692,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4693,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4694,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4694,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4694,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4695,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4695,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4695,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4696,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4696,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4696,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4697,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4697,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4697,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4698,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4698,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4698,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4699,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4700,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4701,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4702,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4703,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4704,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4705,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4706,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4707,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4708,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4708,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4708,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4709,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4709,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4709,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4710,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4710,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4710,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4711,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4711,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4711,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4712,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4712,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4712,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4713,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4713,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4713,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4714,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4714,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4714,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4715,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4715,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4715,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4716,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4716,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4717,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4717,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4717,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f4r1","stm32f103xx::can","Filter bank 4 register 1",null,null],[3,"R","stm32f103xx::can::f4r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4718,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4718,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4718,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4718,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f4r1","Value of the field as raw bits",4719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4719,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4720,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4721,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4722,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4723,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4751,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4751,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4752,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4752,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4752,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4753,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4753,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4753,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4754,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4754,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4754,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4755,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4755,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4756,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4757,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4758,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4759,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4760,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4761,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4762,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4763,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4764,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4765,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4766,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4767,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4768,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4769,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4770,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4771,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4771,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4771,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4772,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4772,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4772,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4773,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4773,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4773,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4774,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4774,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4774,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4775,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4775,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4775,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4776,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4776,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4776,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4777,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4777,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4777,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4778,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4779,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4780,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4781,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4782,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4783,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4783,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4784,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4784,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4784,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f4r2","stm32f103xx::can","Filter bank 4 register 2",null,null],[3,"R","stm32f103xx::can::f4r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4785,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4785,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4785,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4785,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f4r2","Value of the field as raw bits",4786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4786,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4787,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4788,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4789,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4790,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4818,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4818,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4819,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4819,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4820,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4820,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4820,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4821,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4821,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4821,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4822,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4822,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4822,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4823,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4824,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4824,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4824,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4825,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4825,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4825,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4826,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4826,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4826,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4827,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4827,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4827,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4828,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4828,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4828,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4829,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4830,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4831,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4832,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4833,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4834,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4835,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4836,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4837,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4838,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4839,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4840,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4841,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4842,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4843,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4844,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4845,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4846,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4847,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4848,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4849,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4850,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4850,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4851,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4851,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4851,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f5r1","stm32f103xx::can","Filter bank 5 register 1",null,null],[3,"R","stm32f103xx::can::f5r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4852,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4852,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4852,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4852,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f5r1","Value of the field as raw bits",4853,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4853,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4853,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4854,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4855,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4856,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4857,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4857,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4857,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4885,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4885,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4886,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4886,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4886,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4887,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4887,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4887,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4888,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4888,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4888,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4889,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4889,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4889,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4890,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4890,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4890,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4891,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4891,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4891,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4892,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4892,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4892,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4893,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4894,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4894,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4894,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4895,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4895,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4895,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4896,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4896,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4896,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4897,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4897,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4897,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4898,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4899,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4900,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4901,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4902,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4903,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4904,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4905,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4906,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4907,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4908,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4909,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4910,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4911,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4912,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4913,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4914,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4915,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4916,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4917,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4917,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4918,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4918,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4918,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f5r2","stm32f103xx::can","Filter bank 5 register 2",null,null],[3,"R","stm32f103xx::can::f5r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4919,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4919,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4919,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4919,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f5r2","Value of the field as raw bits",4920,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4920,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4920,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4921,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4922,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4923,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4924,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",4952,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4952,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4952,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4953,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4953,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4953,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4954,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4954,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4954,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4955,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4955,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4955,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4956,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4956,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4956,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4957,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4958,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4959,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4960,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4960,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4960,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4961,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4961,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4961,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4962,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4962,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4962,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4963,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4963,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4963,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4964,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4964,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4964,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4965,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4965,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4965,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4966,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4966,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4966,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4967,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4967,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4967,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4968,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4968,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4968,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4969,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4969,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4969,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4970,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4971,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4972,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4973,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4974,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4975,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4976,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4977,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4978,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4979,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4980,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4981,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4982,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",4983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",4983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",4983,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",4984,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",4984,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",4985,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",4985,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",4985,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f6r1","stm32f103xx::can","Filter bank 6 register 1",null,null],[3,"R","stm32f103xx::can::f6r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",4986,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",4986,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",4986,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",4986,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f6r1","Value of the field as raw bits",4987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4987,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4988,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4989,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4990,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4991,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",4999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",4999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",4999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5019,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5019,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5019,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5020,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5020,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5020,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5021,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5021,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5021,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5022,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5022,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5022,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5023,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5023,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5023,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5024,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5024,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5024,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5025,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5025,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5025,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5026,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5026,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5026,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5027,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5027,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5027,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5028,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5028,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5028,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5029,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5029,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5029,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5030,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5030,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5030,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5031,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5031,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5031,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5032,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5032,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5032,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5033,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5033,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5033,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5034,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5034,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5034,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5035,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5035,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5035,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5036,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5036,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5036,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5037,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5037,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5037,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5038,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5038,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5038,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5039,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5040,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5041,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5042,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5043,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5044,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5045,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5046,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5047,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5048,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5049,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5050,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5051,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5051,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5052,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5052,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5052,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f6r2","stm32f103xx::can","Filter bank 6 register 2",null,null],[3,"R","stm32f103xx::can::f6r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5053,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5053,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5053,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5053,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f6r2","Value of the field as raw bits",5054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5054,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5055,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5056,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5057,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5057,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5057,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5058,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5058,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5058,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5059,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5063,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5064,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5065,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5070,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5071,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5072,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5074,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5075,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5076,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5077,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5078,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5079,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5080,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5081,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5082,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5083,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5084,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5085,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5086,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5086,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5087,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5088,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5088,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5088,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5089,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5089,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5090,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5090,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5091,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5092,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5093,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5093,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5094,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5094,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5095,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5095,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5096,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5096,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5097,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5097,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5098,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5098,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5099,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5099,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5100,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5100,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5101,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5101,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5102,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5102,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5103,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5103,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5103,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5104,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5104,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5104,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5105,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5105,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5105,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5106,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5106,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5106,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5107,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5107,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5107,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5108,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5108,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5108,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5109,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5109,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5109,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5110,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5110,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5110,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5111,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5111,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5111,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5112,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5112,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5112,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5113,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5113,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5114,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5114,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5115,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5115,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5116,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5116,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5117,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5117,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5118,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5118,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5119,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5119,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5119,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f7r1","stm32f103xx::can","Filter bank 7 register 1",null,null],[3,"R","stm32f103xx::can::f7r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5120,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5120,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5120,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5120,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f7r1","Value of the field as raw bits",5121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5121,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5122,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5123,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5124,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5125,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5126,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5127,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5128,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5129,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5130,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5131,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5132,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5133,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5134,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5135,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5135,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5135,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5136,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5136,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5136,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5137,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5137,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5137,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5138,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5139,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5139,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5139,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5140,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5140,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5140,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5141,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5141,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5141,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5142,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5142,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5142,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5143,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5144,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5145,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5146,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5147,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5148,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5149,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5150,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5151,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5152,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5153,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5153,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5153,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5154,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5154,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5154,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5155,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5155,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5155,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5156,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5156,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5156,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5157,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5157,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5157,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5158,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5158,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5158,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5159,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5159,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5160,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5160,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5161,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5161,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5162,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5162,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5163,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5163,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5164,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5164,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5164,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5165,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5165,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5166,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5166,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5167,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5167,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5168,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5168,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5169,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5169,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5170,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5170,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5171,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5171,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5172,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5172,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5173,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5173,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5174,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5174,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5175,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5175,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5176,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5177,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5178,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5179,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5180,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5180,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5181,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5182,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5183,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5184,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5185,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5185,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5186,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5186,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5186,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f7r2","stm32f103xx::can","Filter bank 7 register 2",null,null],[3,"R","stm32f103xx::can::f7r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5187,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5187,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5187,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5187,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f7r2","Value of the field as raw bits",5188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5188,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5189,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5190,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5191,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5192,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5193,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5194,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5195,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5196,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5197,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5198,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5208,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5209,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5210,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5211,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5212,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5213,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5214,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5215,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5216,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5217,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5218,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5219,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5220,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5220,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5221,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5221,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5222,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5222,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5223,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5223,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5224,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5224,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5225,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5225,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5226,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5226,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5227,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5227,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5228,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5228,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5229,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5229,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5230,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5230,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5231,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5231,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5232,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5232,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5233,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5233,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5234,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5234,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5235,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5235,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5236,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5236,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5237,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5237,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5238,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5238,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5239,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5239,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5240,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5241,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5242,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5243,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5244,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5245,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5246,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5247,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5247,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5247,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5248,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5249,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5250,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5251,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5252,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5252,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5253,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5253,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5253,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f8r1","stm32f103xx::can","Filter bank 8 register 1",null,null],[3,"R","stm32f103xx::can::f8r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5254,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5254,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5254,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5254,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f8r1","Value of the field as raw bits",5255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5255,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5256,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5257,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5260,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5262,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5263,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5264,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5265,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5266,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5267,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5268,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5269,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5276,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5277,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5278,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5279,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5280,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5281,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5282,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5283,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5284,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5285,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5287,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5287,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5287,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5288,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5288,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5288,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5289,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5289,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5289,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5290,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5290,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5290,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5291,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5291,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5291,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5292,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5292,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5292,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5293,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5293,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5293,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5294,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5294,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5295,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5296,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5297,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5298,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5298,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5299,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5299,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5300,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5300,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5301,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5301,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5302,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5302,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5303,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5303,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5304,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5304,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5305,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5305,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5306,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5306,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5307,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5307,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5308,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5308,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5309,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5309,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5310,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5310,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5311,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5311,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5312,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5312,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5313,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5313,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5314,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5314,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5314,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5315,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5315,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5315,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5316,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5316,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5316,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5317,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5317,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5317,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5318,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5318,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5318,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5319,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5319,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5320,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5320,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5320,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f8r2","stm32f103xx::can","Filter bank 8 register 2",null,null],[3,"R","stm32f103xx::can::f8r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5321,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5321,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5321,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5321,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f8r2","Value of the field as raw bits",5322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5327,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5328,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5329,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5330,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5331,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5332,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5333,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5334,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5335,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5336,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5337,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5338,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5339,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5340,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5341,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5342,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5343,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5344,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5347,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5349,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5349,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5349,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5350,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5350,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5350,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5351,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5351,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5351,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5352,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5352,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5352,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5353,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5353,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5353,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5354,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5354,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5355,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5355,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5356,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5356,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5357,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5357,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5358,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5358,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5359,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5359,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5360,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5360,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5361,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5361,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5361,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5362,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5363,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5364,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5365,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5366,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5367,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5367,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5367,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5368,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5368,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5368,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5369,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5369,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5369,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5370,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5370,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5370,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5371,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5371,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5371,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5372,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5372,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5373,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5373,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5374,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5374,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5375,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5375,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5376,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5376,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5377,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5377,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5378,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5378,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5379,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5379,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5380,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5380,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5381,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5382,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5382,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5383,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5383,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5384,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5384,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5385,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5385,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5386,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5386,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5387,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5387,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5387,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f9r1","stm32f103xx::can","Filter bank 9 register 1",null,null],[3,"R","stm32f103xx::can::f9r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5388,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5388,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f9r1","Value of the field as raw bits",5389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5391,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5392,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5393,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5394,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5395,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5396,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5397,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5398,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5399,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5400,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5401,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5402,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5407,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5408,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5409,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5410,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5411,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5412,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5421,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5421,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5422,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5422,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5423,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5424,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5425,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5426,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5427,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5428,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5429,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5430,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5431,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5432,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5433,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5433,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5433,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5434,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5434,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5434,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5435,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5435,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5435,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5436,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5436,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5436,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5437,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5437,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5437,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5438,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5438,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5438,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5439,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5439,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5439,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5440,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5440,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5440,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5441,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5441,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5441,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5442,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5442,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5442,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5443,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5443,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5443,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5444,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5444,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5444,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5445,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5445,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5445,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5446,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5446,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5446,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5447,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5447,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5447,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5448,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5448,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5448,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5449,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5449,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5449,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5450,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5450,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5450,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5451,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5451,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5452,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5452,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5453,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5453,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5454,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5454,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5454,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f9r2","stm32f103xx::can","Filter bank 9 register 2",null,null],[3,"R","stm32f103xx::can::f9r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5455,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5455,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5455,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5455,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f9r2","Value of the field as raw bits",5456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5460,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5463,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5464,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5465,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5466,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5467,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5468,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5469,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5470,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5471,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5472,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5473,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5474,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5476,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5477,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5478,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5479,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5484,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5484,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5484,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5487,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5488,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5488,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5489,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5490,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5491,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5492,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5493,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5494,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5494,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5495,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5496,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5497,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5497,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5498,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5498,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5499,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5499,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5500,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5500,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5501,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5501,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5502,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5502,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5503,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5503,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5504,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5504,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5505,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5505,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5506,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5506,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5507,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5507,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5507,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5508,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5508,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5508,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5509,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5509,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5509,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5510,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5510,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5510,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5511,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5511,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5511,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5512,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5512,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5513,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5514,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5515,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5516,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5517,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5518,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5518,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5519,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5520,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5520,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5521,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5521,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5521,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f10r1","stm32f103xx::can","Filter bank 10 register 1",null,null],[3,"R","stm32f103xx::can::f10r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5522,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5522,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5522,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5522,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f10r1","Value of the field as raw bits",5523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5524,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5525,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5526,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5527,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5532,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5535,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5536,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5537,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5538,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5539,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5540,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5541,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5542,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5543,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5544,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5545,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5546,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5548,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5549,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5550,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5551,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5555,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5555,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5555,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5556,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5556,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5556,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5557,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5557,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5557,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5558,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5558,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5558,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5559,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5559,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5559,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5560,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5560,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5560,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5561,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5562,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5563,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5564,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5565,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5566,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5566,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5567,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5568,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5569,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5569,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5570,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5570,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5571,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5571,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5572,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5572,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5573,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5573,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5574,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5574,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5575,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5575,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5576,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5576,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5577,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5577,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5578,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5578,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5579,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5579,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5580,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5580,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5581,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5581,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5582,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5582,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5583,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5583,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5583,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5584,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5584,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5584,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5585,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5586,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5586,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5586,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5587,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5587,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5588,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5588,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5588,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f10r2","stm32f103xx::can","Filter bank 10 register 2",null,null],[3,"R","stm32f103xx::can::f10r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5589,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5589,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5589,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5589,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f10r2","Value of the field as raw bits",5590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5590,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5591,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5592,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5593,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5594,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5596,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5597,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5598,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5599,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5604,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5607,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5608,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5609,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5610,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5611,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5612,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5613,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5614,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5615,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5616,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5617,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5617,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5617,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5618,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5618,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5618,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5620,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5620,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5620,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5621,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5621,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5621,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5622,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5622,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5623,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5623,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5624,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5624,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5625,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5625,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5626,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5626,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5627,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5627,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5628,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5628,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5629,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5629,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5630,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5630,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5631,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5631,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5632,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5632,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5633,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5634,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5635,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5636,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5637,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5638,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5638,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5639,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5641,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5641,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5642,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5642,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5643,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5643,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5644,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5644,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5645,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5645,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5646,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5646,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5647,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5647,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5647,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5648,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5648,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5648,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5649,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5649,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5649,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5650,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5650,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5651,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5651,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5652,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5652,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5653,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5653,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5654,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5654,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5655,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5655,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5655,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f11r1","stm32f103xx::can","Filter bank 11 register 1",null,null],[3,"R","stm32f103xx::can::f11r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5656,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5656,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5656,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5656,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f11r1","Value of the field as raw bits",5657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5657,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5658,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5659,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5660,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5661,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5662,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5663,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5664,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5665,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5666,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5667,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5668,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5669,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5670,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5671,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5672,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5673,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5683,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5684,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5684,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5684,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5685,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5685,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5685,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5686,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5686,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5686,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5687,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5687,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5687,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5688,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5688,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5688,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5689,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5690,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5691,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5692,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5693,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5693,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5694,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5694,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5694,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5695,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5695,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5695,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5696,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5696,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5696,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5697,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5697,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5697,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5698,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5698,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5698,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5699,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5699,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5700,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5700,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5701,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5701,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5702,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5702,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5703,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5703,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5704,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5704,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5705,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5705,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5706,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5707,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5707,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5708,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5708,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5708,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5709,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5709,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5709,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5710,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5710,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5710,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5711,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5711,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5711,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5712,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5712,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5712,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5713,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5713,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5713,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5714,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5714,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5714,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5715,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5715,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5715,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5716,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5716,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5716,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5717,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5717,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5717,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5718,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5718,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5718,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5719,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5719,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5720,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5720,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5721,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5721,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5722,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5722,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5722,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f11r2","stm32f103xx::can","Filter bank 11 register 2",null,null],[3,"R","stm32f103xx::can::f11r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5723,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5723,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5723,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5723,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f11r2","Value of the field as raw bits",5724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5724,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5725,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5726,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5727,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5728,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5729,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5730,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5731,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5732,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5733,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5734,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5735,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5736,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5737,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5738,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5739,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5740,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5741,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5742,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5743,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5744,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5745,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5746,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5747,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5748,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5749,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5750,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5751,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5752,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5753,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5754,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5755,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5756,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5756,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5757,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5757,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5758,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5758,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5759,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5759,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5760,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5760,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5761,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5761,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5762,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5762,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5763,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5763,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5764,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5764,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5765,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5765,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5766,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5766,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5767,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5767,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5768,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5768,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5769,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5769,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5770,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5770,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5771,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5771,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5771,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5772,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5772,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5772,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5773,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5773,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5773,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5774,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5774,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5774,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5775,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5775,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5775,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5776,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5776,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5776,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5777,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5777,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5777,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5778,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5778,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5779,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5779,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5780,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5780,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5781,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5781,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5782,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5782,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5783,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5783,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5784,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5784,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5785,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5785,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5786,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5786,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5787,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5787,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5788,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5788,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5789,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5789,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5789,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f12r1","stm32f103xx::can","Filter bank 4 register 1",null,null],[3,"R","stm32f103xx::can::f12r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5790,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5790,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5790,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5790,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f12r1","Value of the field as raw bits",5791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5791,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5792,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5793,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5794,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5795,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5796,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5797,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5798,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5799,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5800,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5801,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5802,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5803,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5804,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5805,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5806,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5807,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5808,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5809,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5810,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5811,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5812,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5813,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5814,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5815,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5816,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5817,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5818,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5818,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5818,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5819,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5819,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5819,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5820,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5821,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5822,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5823,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5823,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5824,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5824,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5824,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5825,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5825,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5825,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5826,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5826,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5826,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5827,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5827,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5827,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5828,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5828,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5828,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5829,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5829,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5830,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5830,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5831,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5831,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5832,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5832,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5833,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5833,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5834,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5834,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5835,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5835,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5836,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5836,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5837,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5837,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5838,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5838,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5839,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5839,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5840,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5840,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5841,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5841,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5842,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5842,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5843,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5843,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5844,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5844,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5845,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5845,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5846,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5846,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5847,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5847,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5848,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5848,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5849,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5849,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5850,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5850,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5850,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5851,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5851,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5851,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5852,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5852,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5852,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5853,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5853,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5854,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5854,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5855,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5855,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5856,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5856,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5856,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f12r2","stm32f103xx::can","Filter bank 12 register 2",null,null],[3,"R","stm32f103xx::can::f12r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5857,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5857,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5857,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5857,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f12r2","Value of the field as raw bits",5858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5858,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5859,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5860,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5861,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5862,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5863,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5864,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5865,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5866,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5867,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5868,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5869,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5870,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5871,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5872,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5873,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5874,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5875,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5876,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5877,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5878,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5879,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5880,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5881,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5882,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5883,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5884,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5885,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5886,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5887,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5888,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5889,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5890,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5890,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5890,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5891,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5891,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5891,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5892,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5892,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5892,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5893,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5893,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5894,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5894,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5894,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5895,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5895,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5895,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5896,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5896,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5896,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5897,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5897,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5897,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5898,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5898,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5899,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5899,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5900,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5900,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5901,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5901,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5902,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5902,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5903,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5903,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5904,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5904,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5905,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5905,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5906,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5906,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5907,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5907,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5908,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5908,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5909,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5909,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5910,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5910,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5911,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5911,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5912,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5912,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5913,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5913,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5914,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5914,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5915,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5915,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5916,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5916,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5917,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5917,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5918,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5918,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5918,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5919,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5919,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5919,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5920,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5920,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5920,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5921,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5921,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5921,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5922,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5922,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5923,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5923,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5923,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f13r1","stm32f103xx::can","Filter bank 13 register 1",null,null],[3,"R","stm32f103xx::can::f13r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5924,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5924,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5924,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5924,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f13r1","Value of the field as raw bits",5925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5925,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5926,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5927,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5928,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5929,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5930,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5931,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5932,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5933,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5934,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5935,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5936,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5937,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5938,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5939,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5940,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5941,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5942,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5943,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5944,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5945,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5946,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5947,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5948,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5949,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5950,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5951,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5952,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5952,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5952,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5953,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5953,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5953,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5954,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5954,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5954,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5955,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5955,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5955,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5956,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",5957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5957,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5957,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5958,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5958,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5959,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5959,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5960,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5960,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5960,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5961,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5961,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5961,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5962,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5962,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5962,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5963,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5963,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5963,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5964,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5964,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5964,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5965,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5965,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5965,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5966,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5966,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5966,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5967,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5967,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5967,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5968,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5968,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5968,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5969,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5969,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5969,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5970,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5970,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5971,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5971,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5972,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5972,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5973,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5973,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5974,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5974,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5975,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5975,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5976,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5976,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5977,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5977,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5978,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5978,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5979,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5979,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5980,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5980,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5981,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5981,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5982,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5982,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5983,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5983,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5984,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5984,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5984,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5985,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5985,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5985,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5986,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5986,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5986,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5987,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5987,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5987,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",5988,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",5988,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",5988,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",5989,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",5989,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",5990,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",5990,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",5990,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"f13r2","stm32f103xx::can","Filter bank 13 register 2",null,null],[3,"R","stm32f103xx::can::f13r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FB0R","","Value of the field",null,null],[3,"FB1R","","Value of the field",null,null],[3,"FB2R","","Value of the field",null,null],[3,"FB3R","","Value of the field",null,null],[3,"FB4R","","Value of the field",null,null],[3,"FB5R","","Value of the field",null,null],[3,"FB6R","","Value of the field",null,null],[3,"FB7R","","Value of the field",null,null],[3,"FB8R","","Value of the field",null,null],[3,"FB9R","","Value of the field",null,null],[3,"FB10R","","Value of the field",null,null],[3,"FB11R","","Value of the field",null,null],[3,"FB12R","","Value of the field",null,null],[3,"FB13R","","Value of the field",null,null],[3,"FB14R","","Value of the field",null,null],[3,"FB15R","","Value of the field",null,null],[3,"FB16R","","Value of the field",null,null],[3,"FB17R","","Value of the field",null,null],[3,"FB18R","","Value of the field",null,null],[3,"FB19R","","Value of the field",null,null],[3,"FB20R","","Value of the field",null,null],[3,"FB21R","","Value of the field",null,null],[3,"FB22R","","Value of the field",null,null],[3,"FB23R","","Value of the field",null,null],[3,"FB24R","","Value of the field",null,null],[3,"FB25R","","Value of the field",null,null],[3,"FB26R","","Value of the field",null,null],[3,"FB27R","","Value of the field",null,null],[3,"FB28R","","Value of the field",null,null],[3,"FB29R","","Value of the field",null,null],[3,"FB30R","","Value of the field",null,null],[3,"FB31R","","Value of the field",null,null],[3,"_FB0W","","Proxy",null,null],[3,"_FB1W","","Proxy",null,null],[3,"_FB2W","","Proxy",null,null],[3,"_FB3W","","Proxy",null,null],[3,"_FB4W","","Proxy",null,null],[3,"_FB5W","","Proxy",null,null],[3,"_FB6W","","Proxy",null,null],[3,"_FB7W","","Proxy",null,null],[3,"_FB8W","","Proxy",null,null],[3,"_FB9W","","Proxy",null,null],[3,"_FB10W","","Proxy",null,null],[3,"_FB11W","","Proxy",null,null],[3,"_FB12W","","Proxy",null,null],[3,"_FB13W","","Proxy",null,null],[3,"_FB14W","","Proxy",null,null],[3,"_FB15W","","Proxy",null,null],[3,"_FB16W","","Proxy",null,null],[3,"_FB17W","","Proxy",null,null],[3,"_FB18W","","Proxy",null,null],[3,"_FB19W","","Proxy",null,null],[3,"_FB20W","","Proxy",null,null],[3,"_FB21W","","Proxy",null,null],[3,"_FB22W","","Proxy",null,null],[3,"_FB23W","","Proxy",null,null],[3,"_FB24W","","Proxy",null,null],[3,"_FB25W","","Proxy",null,null],[3,"_FB26W","","Proxy",null,null],[3,"_FB27W","","Proxy",null,null],[3,"_FB28W","","Proxy",null,null],[3,"_FB29W","","Proxy",null,null],[3,"_FB30W","","Proxy",null,null],[3,"_FB31W","","Proxy",null,null],[11,"modify","stm32f103xx::can","Modifies the contents of the register",5991,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",5991,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",5991,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",5991,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::can::f13r2","Value of the field as raw bits",5992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5992,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5993,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5994,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5995,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5996,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5997,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5998,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",5999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",5999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",5999,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6000,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6001,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6002,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6003,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6004,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6005,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6006,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6007,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6008,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6009,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6010,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6011,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6012,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6013,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6014,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6015,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6016,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6017,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6018,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6019,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6019,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6019,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6020,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6020,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6020,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6021,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6021,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6021,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6022,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6022,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6022,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6023,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6023,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6023,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6024,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6024,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6024,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6025,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6025,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6025,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6026,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6026,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6026,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6027,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6027,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6027,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6028,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6028,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6028,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6029,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6029,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6029,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6030,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6030,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6030,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6031,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6031,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6031,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6032,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6032,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6032,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6033,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6033,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6033,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6034,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6034,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6034,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6035,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6035,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6035,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6036,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6036,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6036,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6037,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6037,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6037,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6038,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6038,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6038,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6039,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6039,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6040,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6040,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6041,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6041,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6042,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6042,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6043,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6043,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6044,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6044,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6045,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6045,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6046,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6046,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6047,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6047,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6048,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6048,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6049,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6049,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6050,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6050,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6051,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6051,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6051,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6052,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6052,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6052,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6053,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6053,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6053,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6054,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6054,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6054,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6055,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6055,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6056,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fb0","","Bit 0 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb0r"}}],[11,"fb1","","Bit 1 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb1r"}}],[11,"fb2","","Bit 2 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb2r"}}],[11,"fb3","","Bit 3 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb3r"}}],[11,"fb4","","Bit 4 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb4r"}}],[11,"fb5","","Bit 5 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb5r"}}],[11,"fb6","","Bit 6 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb6r"}}],[11,"fb7","","Bit 7 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb7r"}}],[11,"fb8","","Bit 8 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb8r"}}],[11,"fb9","","Bit 9 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb9r"}}],[11,"fb10","","Bit 10 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb10r"}}],[11,"fb11","","Bit 11 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb11r"}}],[11,"fb12","","Bit 12 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb12r"}}],[11,"fb13","","Bit 13 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb13r"}}],[11,"fb14","","Bit 14 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb14r"}}],[11,"fb15","","Bit 15 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb15r"}}],[11,"fb16","","Bit 16 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb16r"}}],[11,"fb17","","Bit 17 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb17r"}}],[11,"fb18","","Bit 18 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb18r"}}],[11,"fb19","","Bit 19 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb19r"}}],[11,"fb20","","Bit 20 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb20r"}}],[11,"fb21","","Bit 21 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb21r"}}],[11,"fb22","","Bit 22 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb22r"}}],[11,"fb23","","Bit 23 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb23r"}}],[11,"fb24","","Bit 24 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb24r"}}],[11,"fb25","","Bit 25 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb25r"}}],[11,"fb26","","Bit 26 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb26r"}}],[11,"fb27","","Bit 27 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb27r"}}],[11,"fb28","","Bit 28 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb28r"}}],[11,"fb29","","Bit 29 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb29r"}}],[11,"fb30","","Bit 30 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb30r"}}],[11,"fb31","","Bit 31 - Filter bits",6056,{"i":[{"n":"self"}],"o":{"n":"fb31r"}}],[11,"reset_value","","Reset value of the register",6057,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6057,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fb0","","Bit 0 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb0w"}}],[11,"fb1","","Bit 1 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb1w"}}],[11,"fb2","","Bit 2 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb2w"}}],[11,"fb3","","Bit 3 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb3w"}}],[11,"fb4","","Bit 4 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb4w"}}],[11,"fb5","","Bit 5 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb5w"}}],[11,"fb6","","Bit 6 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb6w"}}],[11,"fb7","","Bit 7 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb7w"}}],[11,"fb8","","Bit 8 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb8w"}}],[11,"fb9","","Bit 9 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb9w"}}],[11,"fb10","","Bit 10 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb10w"}}],[11,"fb11","","Bit 11 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb11w"}}],[11,"fb12","","Bit 12 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb12w"}}],[11,"fb13","","Bit 13 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb13w"}}],[11,"fb14","","Bit 14 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb14w"}}],[11,"fb15","","Bit 15 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb15w"}}],[11,"fb16","","Bit 16 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb16w"}}],[11,"fb17","","Bit 17 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb17w"}}],[11,"fb18","","Bit 18 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb18w"}}],[11,"fb19","","Bit 19 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb19w"}}],[11,"fb20","","Bit 20 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb20w"}}],[11,"fb21","","Bit 21 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb21w"}}],[11,"fb22","","Bit 22 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb22w"}}],[11,"fb23","","Bit 23 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb23w"}}],[11,"fb24","","Bit 24 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb24w"}}],[11,"fb25","","Bit 25 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb25w"}}],[11,"fb26","","Bit 26 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb26w"}}],[11,"fb27","","Bit 27 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb27w"}}],[11,"fb28","","Bit 28 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb28w"}}],[11,"fb29","","Bit 29 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb29w"}}],[11,"fb30","","Bit 30 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb30w"}}],[11,"fb31","","Bit 31 - Filter bits",6057,{"i":[{"n":"self"}],"o":{"n":"_fb31w"}}],[0,"dac","stm32f103xx","Digital to analog converter",null,null],[3,"RegisterBlock","stm32f103xx::dac","Register block",null,null],[12,"cr","","0x00 - Control register (DAC_CR)",6058,null],[12,"swtrigr","","0x04 - DAC software trigger register (DAC_SWTRIGR)",6058,null],[12,"dhr12r1","","0x08 - DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)",6058,null],[12,"dhr12l1","","0x0c - DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",6058,null],[12,"dhr8r1","","0x10 - DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",6058,null],[12,"dhr12r2","","0x14 - DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",6058,null],[12,"dhr12l2","","0x18 - DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",6058,null],[12,"dhr8r2","","0x1c - DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",6058,null],[12,"dhr12rd","","0x20 - Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved",6058,null],[12,"dhr12ld","","0x24 - DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved",6058,null],[12,"dhr8rd","","0x28 - DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved",6058,null],[12,"dor1","","0x2c - DAC channel1 data output register (DAC_DOR1)",6058,null],[12,"dor2","","0x30 - DAC channel2 data output register (DAC_DOR2)",6058,null],[3,"CR","","Control register (DAC_CR)",null,null],[3,"SWTRIGR","","DAC software trigger register (DAC_SWTRIGR)",null,null],[3,"DHR12R1","","DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)",null,null],[3,"DHR12L1","","DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",null,null],[3,"DHR8R1","","DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",null,null],[3,"DHR12R2","","DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",null,null],[3,"DHR12L2","","DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",null,null],[3,"DHR8R2","","DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",null,null],[3,"DHR12RD","","Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved",null,null],[3,"DHR12LD","","DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved",null,null],[3,"DHR8RD","","DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved",null,null],[3,"DOR1","","DAC channel1 data output register (DAC_DOR1)",null,null],[3,"DOR2","","DAC channel2 data output register (DAC_DOR2)",null,null],[0,"cr","","Control register (DAC_CR)",null,null],[3,"R","stm32f103xx::dac::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EN1R","","Value of the field",null,null],[3,"BOFF1R","","Value of the field",null,null],[3,"TEN1R","","Value of the field",null,null],[3,"TSEL1R","","Value of the field",null,null],[3,"WAVE1R","","Value of the field",null,null],[3,"MAMP1R","","Value of the field",null,null],[3,"DMAEN1R","","Value of the field",null,null],[3,"EN2R","","Value of the field",null,null],[3,"BOFF2R","","Value of the field",null,null],[3,"TEN2R","","Value of the field",null,null],[3,"TSEL2R","","Value of the field",null,null],[3,"WAVE2R","","Value of the field",null,null],[3,"MAMP2R","","Value of the field",null,null],[3,"DMAEN2R","","Value of the field",null,null],[3,"_EN1W","","Proxy",null,null],[3,"_BOFF1W","","Proxy",null,null],[3,"_TEN1W","","Proxy",null,null],[3,"_TSEL1W","","Proxy",null,null],[3,"_WAVE1W","","Proxy",null,null],[3,"_MAMP1W","","Proxy",null,null],[3,"_DMAEN1W","","Proxy",null,null],[3,"_EN2W","","Proxy",null,null],[3,"_BOFF2W","","Proxy",null,null],[3,"_TEN2W","","Proxy",null,null],[3,"_TSEL2W","","Proxy",null,null],[3,"_WAVE2W","","Proxy",null,null],[3,"_MAMP2W","","Proxy",null,null],[3,"_DMAEN2W","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6059,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6059,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6059,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6059,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dac::cr","Value of the field as raw bits",6060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6060,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6061,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6062,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6063,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6064,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6065,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6066,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6067,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6068,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6069,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6070,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6071,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6072,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6073,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6074,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6074,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6074,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6075,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6075,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6075,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6076,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6076,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6076,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6077,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6078,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6079,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6080,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6080,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6080,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6081,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6081,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6082,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6082,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6083,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6083,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6084,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6085,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6086,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6087,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6087,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6088,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"en1","","Bit 0 - DAC channel1 enable",6088,{"i":[{"n":"self"}],"o":{"n":"en1r"}}],[11,"boff1","","Bit 1 - DAC channel1 output buffer disable",6088,{"i":[{"n":"self"}],"o":{"n":"boff1r"}}],[11,"ten1","","Bit 2 - DAC channel1 trigger enable",6088,{"i":[{"n":"self"}],"o":{"n":"ten1r"}}],[11,"tsel1","","Bits 3:5 - DAC channel1 trigger selection",6088,{"i":[{"n":"self"}],"o":{"n":"tsel1r"}}],[11,"wave1","","Bits 6:7 - DAC channel1 noise/triangle wave generation enable",6088,{"i":[{"n":"self"}],"o":{"n":"wave1r"}}],[11,"mamp1","","Bits 8:11 - DAC channel1 mask/amplitude selector",6088,{"i":[{"n":"self"}],"o":{"n":"mamp1r"}}],[11,"dmaen1","","Bit 12 - DAC channel1 DMA enable",6088,{"i":[{"n":"self"}],"o":{"n":"dmaen1r"}}],[11,"en2","","Bit 16 - DAC channel2 enable",6088,{"i":[{"n":"self"}],"o":{"n":"en2r"}}],[11,"boff2","","Bit 17 - DAC channel2 output buffer disable",6088,{"i":[{"n":"self"}],"o":{"n":"boff2r"}}],[11,"ten2","","Bit 18 - DAC channel2 trigger enable",6088,{"i":[{"n":"self"}],"o":{"n":"ten2r"}}],[11,"tsel2","","Bits 19:21 - DAC channel2 trigger selection",6088,{"i":[{"n":"self"}],"o":{"n":"tsel2r"}}],[11,"wave2","","Bits 22:23 - DAC channel2 noise/triangle wave generation enable",6088,{"i":[{"n":"self"}],"o":{"n":"wave2r"}}],[11,"mamp2","","Bits 24:27 - DAC channel2 mask/amplitude selector",6088,{"i":[{"n":"self"}],"o":{"n":"mamp2r"}}],[11,"dmaen2","","Bit 28 - DAC channel2 DMA enable",6088,{"i":[{"n":"self"}],"o":{"n":"dmaen2r"}}],[11,"reset_value","","Reset value of the register",6089,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6089,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"en1","","Bit 0 - DAC channel1 enable",6089,{"i":[{"n":"self"}],"o":{"n":"_en1w"}}],[11,"boff1","","Bit 1 - DAC channel1 output buffer disable",6089,{"i":[{"n":"self"}],"o":{"n":"_boff1w"}}],[11,"ten1","","Bit 2 - DAC channel1 trigger enable",6089,{"i":[{"n":"self"}],"o":{"n":"_ten1w"}}],[11,"tsel1","","Bits 3:5 - DAC channel1 trigger selection",6089,{"i":[{"n":"self"}],"o":{"n":"_tsel1w"}}],[11,"wave1","","Bits 6:7 - DAC channel1 noise/triangle wave generation enable",6089,{"i":[{"n":"self"}],"o":{"n":"_wave1w"}}],[11,"mamp1","","Bits 8:11 - DAC channel1 mask/amplitude selector",6089,{"i":[{"n":"self"}],"o":{"n":"_mamp1w"}}],[11,"dmaen1","","Bit 12 - DAC channel1 DMA enable",6089,{"i":[{"n":"self"}],"o":{"n":"_dmaen1w"}}],[11,"en2","","Bit 16 - DAC channel2 enable",6089,{"i":[{"n":"self"}],"o":{"n":"_en2w"}}],[11,"boff2","","Bit 17 - DAC channel2 output buffer disable",6089,{"i":[{"n":"self"}],"o":{"n":"_boff2w"}}],[11,"ten2","","Bit 18 - DAC channel2 trigger enable",6089,{"i":[{"n":"self"}],"o":{"n":"_ten2w"}}],[11,"tsel2","","Bits 19:21 - DAC channel2 trigger selection",6089,{"i":[{"n":"self"}],"o":{"n":"_tsel2w"}}],[11,"wave2","","Bits 22:23 - DAC channel2 noise/triangle wave generation enable",6089,{"i":[{"n":"self"}],"o":{"n":"_wave2w"}}],[11,"mamp2","","Bits 24:27 - DAC channel2 mask/amplitude selector",6089,{"i":[{"n":"self"}],"o":{"n":"_mamp2w"}}],[11,"dmaen2","","Bit 28 - DAC channel2 DMA enable",6089,{"i":[{"n":"self"}],"o":{"n":"_dmaen2w"}}],[0,"swtrigr","stm32f103xx::dac","DAC software trigger register (DAC_SWTRIGR)",null,null],[3,"W","stm32f103xx::dac::swtrigr","Value to write to the register",null,null],[3,"_SWTRIG1W","","Proxy",null,null],[3,"_SWTRIG2W","","Proxy",null,null],[11,"write","stm32f103xx::dac","Writes to the register",6090,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::dac::swtrigr","Sets the field bit",6091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6091,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6091,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6092,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6092,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",6093,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6093,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"swtrig1","","Bit 0 - DAC channel1 software trigger",6093,{"i":[{"n":"self"}],"o":{"n":"_swtrig1w"}}],[11,"swtrig2","","Bit 1 - DAC channel2 software trigger",6093,{"i":[{"n":"self"}],"o":{"n":"_swtrig2w"}}],[0,"dhr12r1","stm32f103xx::dac","DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)",null,null],[3,"R","stm32f103xx::dac::dhr12r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6094,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6094,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6094,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6094,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12r1","Value of the field as raw bits",6095,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6096,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6097,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 0:11 - DAC channel1 12-bit right-aligned data",6097,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"reset_value","","Reset value of the register",6098,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6098,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 0:11 - DAC channel1 12-bit right-aligned data",6098,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[0,"dhr12l1","stm32f103xx::dac","DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)",null,null],[3,"R","stm32f103xx::dac::dhr12l1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6099,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6099,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6099,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6099,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12l1","Value of the field as raw bits",6100,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6101,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6102,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 4:15 - DAC channel1 12-bit left-aligned data",6102,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"reset_value","","Reset value of the register",6103,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6103,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 4:15 - DAC channel1 12-bit left-aligned data",6103,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[0,"dhr8r1","stm32f103xx::dac","DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)",null,null],[3,"R","stm32f103xx::dac::dhr8r1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6104,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6104,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6104,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6104,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr8r1","Value of the field as raw bits",6105,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",6106,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6107,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 0:7 - DAC channel1 8-bit right-aligned data",6107,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"reset_value","","Reset value of the register",6108,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6108,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 0:7 - DAC channel1 8-bit right-aligned data",6108,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[0,"dhr12r2","stm32f103xx::dac","DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)",null,null],[3,"R","stm32f103xx::dac::dhr12r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6109,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6109,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6109,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6109,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12r2","Value of the field as raw bits",6110,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6111,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6112,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc2dhr","","Bits 0:11 - DAC channel2 12-bit right-aligned data",6112,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6113,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6113,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc2dhr","","Bits 0:11 - DAC channel2 12-bit right-aligned data",6113,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dhr12l2","stm32f103xx::dac","DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)",null,null],[3,"R","stm32f103xx::dac::dhr12l2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6114,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6114,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6114,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6114,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12l2","Value of the field as raw bits",6115,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6116,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6117,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc2dhr","","Bits 4:15 - DAC channel2 12-bit left-aligned data",6117,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6118,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6118,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc2dhr","","Bits 4:15 - DAC channel2 12-bit left-aligned data",6118,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dhr8r2","stm32f103xx::dac","DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)",null,null],[3,"R","stm32f103xx::dac::dhr8r2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6119,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6119,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6119,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6119,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr8r2","Value of the field as raw bits",6120,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",6121,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6122,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc2dhr","","Bits 0:7 - DAC channel2 8-bit right-aligned data",6122,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6123,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6123,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc2dhr","","Bits 0:7 - DAC channel2 8-bit right-aligned data",6123,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dhr12rd","stm32f103xx::dac","Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved",null,null],[3,"R","stm32f103xx::dac::dhr12rd","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6124,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6124,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6124,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6124,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12rd","Value of the field as raw bits",6125,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",6126,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6127,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6128,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6129,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 0:11 - DAC channel1 12-bit right-aligned data",6129,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"dacc2dhr","","Bits 16:27 - DAC channel2 12-bit right-aligned data",6129,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6130,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6130,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 0:11 - DAC channel1 12-bit right-aligned data",6130,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[11,"dacc2dhr","","Bits 16:27 - DAC channel2 12-bit right-aligned data",6130,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dhr12ld","stm32f103xx::dac","DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved",null,null],[3,"R","stm32f103xx::dac::dhr12ld","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6131,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6131,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6131,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6131,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr12ld","Value of the field as raw bits",6132,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",6133,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6134,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6135,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6136,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 4:15 - DAC channel1 12-bit left-aligned data",6136,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"dacc2dhr","","Bits 20:31 - DAC channel2 12-bit right-aligned data",6136,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6137,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6137,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 4:15 - DAC channel1 12-bit left-aligned data",6137,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[11,"dacc2dhr","","Bits 20:31 - DAC channel2 12-bit right-aligned data",6137,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dhr8rd","stm32f103xx::dac","DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved",null,null],[3,"R","stm32f103xx::dac::dhr8rd","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DACC1DHRR","","Value of the field",null,null],[3,"DACC2DHRR","","Value of the field",null,null],[3,"_DACC1DHRW","","Proxy",null,null],[3,"_DACC2DHRW","","Proxy",null,null],[11,"modify","stm32f103xx::dac","Modifies the contents of the register",6138,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6138,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6138,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6138,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::dac::dhr8rd","Value of the field as raw bits",6139,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6140,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",6141,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6142,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6143,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dhr","","Bits 0:7 - DAC channel1 8-bit right-aligned data",6143,{"i":[{"n":"self"}],"o":{"n":"dacc1dhrr"}}],[11,"dacc2dhr","","Bits 8:15 - DAC channel2 8-bit right-aligned data",6143,{"i":[{"n":"self"}],"o":{"n":"dacc2dhrr"}}],[11,"reset_value","","Reset value of the register",6144,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6144,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dacc1dhr","","Bits 0:7 - DAC channel1 8-bit right-aligned data",6144,{"i":[{"n":"self"}],"o":{"n":"_dacc1dhrw"}}],[11,"dacc2dhr","","Bits 8:15 - DAC channel2 8-bit right-aligned data",6144,{"i":[{"n":"self"}],"o":{"n":"_dacc2dhrw"}}],[0,"dor1","stm32f103xx::dac","DAC channel1 data output register (DAC_DOR1)",null,null],[3,"R","stm32f103xx::dac::dor1","Value read from the register",null,null],[3,"DACC1DORR","","Value of the field",null,null],[11,"read","stm32f103xx::dac","Reads the contents of the register",6145,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::dac::dor1","Value of the field as raw bits",6146,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",6147,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc1dor","","Bits 0:11 - DAC channel1 data output",6147,{"i":[{"n":"self"}],"o":{"n":"dacc1dorr"}}],[0,"dor2","stm32f103xx::dac","DAC channel2 data output register (DAC_DOR2)",null,null],[3,"R","stm32f103xx::dac::dor2","Value read from the register",null,null],[3,"DACC2DORR","","Value of the field",null,null],[11,"read","stm32f103xx::dac","Reads the contents of the register",6148,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::dac::dor2","Value of the field as raw bits",6149,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",6150,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dacc2dor","","Bits 0:11 - DAC channel2 data output",6150,{"i":[{"n":"self"}],"o":{"n":"dacc2dorr"}}],[0,"dbg","stm32f103xx","Debug support",null,null],[3,"RegisterBlock","stm32f103xx::dbg","Register block",null,null],[12,"idcode","","0x00 - DBGMCU_IDCODE",6151,null],[12,"cr","","0x04 - DBGMCU_CR",6151,null],[3,"IDCODE","","DBGMCU_IDCODE",null,null],[3,"CR","","DBGMCU_CR",null,null],[0,"idcode","","DBGMCU_IDCODE",null,null],[3,"R","stm32f103xx::dbg::idcode","Value read from the register",null,null],[3,"DEV_IDR","","Value of the field",null,null],[3,"REV_IDR","","Value of the field",null,null],[11,"read","stm32f103xx::dbg","Reads the contents of the register",6152,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::dbg::idcode","Value of the field as raw bits",6153,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",6154,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the register as raw bits",6155,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dev_id","","Bits 0:11 - DEV_ID",6155,{"i":[{"n":"self"}],"o":{"n":"dev_idr"}}],[11,"rev_id","","Bits 16:31 - REV_ID",6155,{"i":[{"n":"self"}],"o":{"n":"rev_idr"}}],[0,"cr","stm32f103xx::dbg","DBGMCU_CR",null,null],[3,"R","stm32f103xx::dbg::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DBG_SLEEPR","","Value of the field",null,null],[3,"DBG_STOPR","","Value of the field",null,null],[3,"DBG_STANDBYR","","Value of the field",null,null],[3,"TRACE_IOENR","","Value of the field",null,null],[3,"TRACE_MODER","","Value of the field",null,null],[3,"DBG_IWDG_STOPR","","Value of the field",null,null],[3,"DBG_WWDG_STOPR","","Value of the field",null,null],[3,"DBG_TIM1_STOPR","","Value of the field",null,null],[3,"DBG_TIM2_STOPR","","Value of the field",null,null],[3,"DBG_TIM3_STOPR","","Value of the field",null,null],[3,"DBG_TIM4_STOPR","","Value of the field",null,null],[3,"DBG_CAN1_STOPR","","Value of the field",null,null],[3,"DBG_I2C1_SMBUS_TIMEOUTR","","Value of the field",null,null],[3,"DBG_I2C2_SMBUS_TIMEOUTR","","Value of the field",null,null],[3,"DBG_TIM8_STOPR","","Value of the field",null,null],[3,"DBG_TIM5_STOPR","","Value of the field",null,null],[3,"DBG_TIM6_STOPR","","Value of the field",null,null],[3,"DBG_TIM7_STOPR","","Value of the field",null,null],[3,"DBG_CAN2_STOPR","","Value of the field",null,null],[3,"_DBG_SLEEPW","","Proxy",null,null],[3,"_DBG_STOPW","","Proxy",null,null],[3,"_DBG_STANDBYW","","Proxy",null,null],[3,"_TRACE_IOENW","","Proxy",null,null],[3,"_TRACE_MODEW","","Proxy",null,null],[3,"_DBG_IWDG_STOPW","","Proxy",null,null],[3,"_DBG_WWDG_STOPW","","Proxy",null,null],[3,"_DBG_TIM1_STOPW","","Proxy",null,null],[3,"_DBG_TIM2_STOPW","","Proxy",null,null],[3,"_DBG_TIM3_STOPW","","Proxy",null,null],[3,"_DBG_TIM4_STOPW","","Proxy",null,null],[3,"_DBG_CAN1_STOPW","","Proxy",null,null],[3,"_DBG_I2C1_SMBUS_TIMEOUTW","","Proxy",null,null],[3,"_DBG_I2C2_SMBUS_TIMEOUTW","","Proxy",null,null],[3,"_DBG_TIM8_STOPW","","Proxy",null,null],[3,"_DBG_TIM5_STOPW","","Proxy",null,null],[3,"_DBG_TIM6_STOPW","","Proxy",null,null],[3,"_DBG_TIM7_STOPW","","Proxy",null,null],[3,"_DBG_CAN2_STOPW","","Proxy",null,null],[11,"modify","stm32f103xx::dbg","Modifies the contents of the register",6156,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6156,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6156,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6156,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::dbg::cr","Value of the field as raw bits",6157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6157,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6158,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6159,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6160,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6161,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6162,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6163,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6164,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6165,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6166,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6166,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6166,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6167,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6168,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6169,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6170,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6171,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6172,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6173,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6174,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6175,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6175,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6175,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6176,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6176,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6177,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6177,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6178,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6178,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6179,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6179,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6180,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6181,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6181,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6182,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6182,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6183,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6183,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6184,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6184,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6185,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6185,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6185,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6186,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6186,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6186,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6187,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6187,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6187,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6188,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6188,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6188,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6189,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6189,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6190,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6190,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6191,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6191,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6191,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6192,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6192,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6192,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6193,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6193,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6193,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6194,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6194,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6194,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6195,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dbg_sleep","","Bit 0 - DBG_SLEEP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_sleepr"}}],[11,"dbg_stop","","Bit 1 - DBG_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_stopr"}}],[11,"dbg_standby","","Bit 2 - DBG_STANDBY",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_standbyr"}}],[11,"trace_ioen","","Bit 5 - TRACE_IOEN",6195,{"i":[{"n":"self"}],"o":{"n":"trace_ioenr"}}],[11,"trace_mode","","Bits 6:7 - TRACE_MODE",6195,{"i":[{"n":"self"}],"o":{"n":"trace_moder"}}],[11,"dbg_iwdg_stop","","Bit 8 - DBG_IWDG_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_iwdg_stopr"}}],[11,"dbg_wwdg_stop","","Bit 9 - DBG_WWDG_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_wwdg_stopr"}}],[11,"dbg_tim1_stop","","Bit 10 - DBG_TIM1_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim1_stopr"}}],[11,"dbg_tim2_stop","","Bit 11 - DBG_TIM2_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim2_stopr"}}],[11,"dbg_tim3_stop","","Bit 12 - DBG_TIM3_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim3_stopr"}}],[11,"dbg_tim4_stop","","Bit 13 - DBG_TIM4_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim4_stopr"}}],[11,"dbg_can1_stop","","Bit 14 - DBG_CAN1_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_can1_stopr"}}],[11,"dbg_i2c1_smbus_timeout","","Bit 15 - DBG_I2C1_SMBUS_TIMEOUT",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_i2c1_smbus_timeoutr"}}],[11,"dbg_i2c2_smbus_timeout","","Bit 16 - DBG_I2C2_SMBUS_TIMEOUT",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_i2c2_smbus_timeoutr"}}],[11,"dbg_tim8_stop","","Bit 17 - DBG_TIM8_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim8_stopr"}}],[11,"dbg_tim5_stop","","Bit 18 - DBG_TIM5_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim5_stopr"}}],[11,"dbg_tim6_stop","","Bit 19 - DBG_TIM6_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim6_stopr"}}],[11,"dbg_tim7_stop","","Bit 20 - DBG_TIM7_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_tim7_stopr"}}],[11,"dbg_can2_stop","","Bit 21 - DBG_CAN2_STOP",6195,{"i":[{"n":"self"}],"o":{"n":"dbg_can2_stopr"}}],[11,"reset_value","","Reset value of the register",6196,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6196,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dbg_sleep","","Bit 0 - DBG_SLEEP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_sleepw"}}],[11,"dbg_stop","","Bit 1 - DBG_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_stopw"}}],[11,"dbg_standby","","Bit 2 - DBG_STANDBY",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_standbyw"}}],[11,"trace_ioen","","Bit 5 - TRACE_IOEN",6196,{"i":[{"n":"self"}],"o":{"n":"_trace_ioenw"}}],[11,"trace_mode","","Bits 6:7 - TRACE_MODE",6196,{"i":[{"n":"self"}],"o":{"n":"_trace_modew"}}],[11,"dbg_iwdg_stop","","Bit 8 - DBG_IWDG_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_iwdg_stopw"}}],[11,"dbg_wwdg_stop","","Bit 9 - DBG_WWDG_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_wwdg_stopw"}}],[11,"dbg_tim1_stop","","Bit 10 - DBG_TIM1_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim1_stopw"}}],[11,"dbg_tim2_stop","","Bit 11 - DBG_TIM2_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim2_stopw"}}],[11,"dbg_tim3_stop","","Bit 12 - DBG_TIM3_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim3_stopw"}}],[11,"dbg_tim4_stop","","Bit 13 - DBG_TIM4_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim4_stopw"}}],[11,"dbg_can1_stop","","Bit 14 - DBG_CAN1_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_can1_stopw"}}],[11,"dbg_i2c1_smbus_timeout","","Bit 15 - DBG_I2C1_SMBUS_TIMEOUT",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_i2c1_smbus_timeoutw"}}],[11,"dbg_i2c2_smbus_timeout","","Bit 16 - DBG_I2C2_SMBUS_TIMEOUT",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_i2c2_smbus_timeoutw"}}],[11,"dbg_tim8_stop","","Bit 17 - DBG_TIM8_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim8_stopw"}}],[11,"dbg_tim5_stop","","Bit 18 - DBG_TIM5_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim5_stopw"}}],[11,"dbg_tim6_stop","","Bit 19 - DBG_TIM6_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim6_stopw"}}],[11,"dbg_tim7_stop","","Bit 20 - DBG_TIM7_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_tim7_stopw"}}],[11,"dbg_can2_stop","","Bit 21 - DBG_CAN2_STOP",6196,{"i":[{"n":"self"}],"o":{"n":"_dbg_can2_stopw"}}],[0,"uart4","stm32f103xx","Universal asynchronous receiver transmitter",null,null],[3,"RegisterBlock","stm32f103xx::uart4","Register block",null,null],[12,"sr","","0x00 - UART4_SR",6197,null],[12,"dr","","0x04 - UART4_DR",6197,null],[12,"brr","","0x08 - UART4_BRR",6197,null],[12,"cr1","","0x0c - UART4_CR1",6197,null],[12,"cr2","","0x10 - UART4_CR2",6197,null],[12,"cr3","","0x14 - UART4_CR3",6197,null],[3,"SR","","UART4_SR",null,null],[3,"DR","","UART4_DR",null,null],[3,"BRR","","UART4_BRR",null,null],[3,"CR1","","UART4_CR1",null,null],[3,"CR2","","UART4_CR2",null,null],[3,"CR3","","UART4_CR3",null,null],[0,"sr","","UART4_SR",null,null],[3,"R","stm32f103xx::uart4::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PER","","Value of the field",null,null],[3,"FER","","Value of the field",null,null],[3,"NER","","Value of the field",null,null],[3,"ORER","","Value of the field",null,null],[3,"IDLER","","Value of the field",null,null],[3,"RXNER","","Value of the field",null,null],[3,"TCR","","Value of the field",null,null],[3,"TXER","","Value of the field",null,null],[3,"LBDR","","Value of the field",null,null],[3,"_RXNEW","","Proxy",null,null],[3,"_TCW","","Proxy",null,null],[3,"_LBDW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6198,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6198,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6198,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6198,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart4::sr","Value of the field as raw bits",6199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6199,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6200,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6201,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6202,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6203,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6204,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6205,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6206,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6207,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6208,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6208,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6209,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6209,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6210,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6210,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6211,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pe","","Bit 0 - Parity error",6211,{"i":[{"n":"self"}],"o":{"n":"per"}}],[11,"fe","","Bit 1 - Framing error",6211,{"i":[{"n":"self"}],"o":{"n":"fer"}}],[11,"ne","","Bit 2 - Noise error flag",6211,{"i":[{"n":"self"}],"o":{"n":"ner"}}],[11,"ore","","Bit 3 - Overrun error",6211,{"i":[{"n":"self"}],"o":{"n":"orer"}}],[11,"idle","","Bit 4 - IDLE line detected",6211,{"i":[{"n":"self"}],"o":{"n":"idler"}}],[11,"rxne","","Bit 5 - Read data register not empty",6211,{"i":[{"n":"self"}],"o":{"n":"rxner"}}],[11,"tc","","Bit 6 - Transmission complete",6211,{"i":[{"n":"self"}],"o":{"n":"tcr"}}],[11,"txe","","Bit 7 - Transmit data register empty",6211,{"i":[{"n":"self"}],"o":{"n":"txer"}}],[11,"lbd","","Bit 8 - LIN break detection flag",6211,{"i":[{"n":"self"}],"o":{"n":"lbdr"}}],[11,"reset_value","","Reset value of the register",6212,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6212,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rxne","","Bit 5 - Read data register not empty",6212,{"i":[{"n":"self"}],"o":{"n":"_rxnew"}}],[11,"tc","","Bit 6 - Transmission complete",6212,{"i":[{"n":"self"}],"o":{"n":"_tcw"}}],[11,"lbd","","Bit 8 - LIN break detection flag",6212,{"i":[{"n":"self"}],"o":{"n":"_lbdw"}}],[0,"dr","stm32f103xx::uart4","UART4_DR",null,null],[3,"R","stm32f103xx::uart4::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6213,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6213,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6213,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6213,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart4::dr","Value of the field as raw bits",6214,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6215,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6216,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:8 - DR",6216,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",6217,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6217,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:8 - DR",6217,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"brr","stm32f103xx::uart4","UART4_BRR",null,null],[3,"R","stm32f103xx::uart4::brr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DIV_FRACTIONR","","Value of the field",null,null],[3,"DIV_MANTISSAR","","Value of the field",null,null],[3,"_DIV_FRACTIONW","","Proxy",null,null],[3,"_DIV_MANTISSAW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6218,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6218,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6218,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6218,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart4::brr","Value of the field as raw bits",6219,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6220,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6221,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6222,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6223,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"div_fraction","","Bits 0:3 - DIV_Fraction",6223,{"i":[{"n":"self"}],"o":{"n":"div_fractionr"}}],[11,"div_mantissa","","Bits 4:15 - DIV_Mantissa",6223,{"i":[{"n":"self"}],"o":{"n":"div_mantissar"}}],[11,"reset_value","","Reset value of the register",6224,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6224,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"div_fraction","","Bits 0:3 - DIV_Fraction",6224,{"i":[{"n":"self"}],"o":{"n":"_div_fractionw"}}],[11,"div_mantissa","","Bits 4:15 - DIV_Mantissa",6224,{"i":[{"n":"self"}],"o":{"n":"_div_mantissaw"}}],[0,"cr1","stm32f103xx::uart4","UART4_CR1",null,null],[3,"R","stm32f103xx::uart4::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SBKR","","Value of the field",null,null],[3,"RWUR","","Value of the field",null,null],[3,"RER","","Value of the field",null,null],[3,"TER","","Value of the field",null,null],[3,"IDLEIER","","Value of the field",null,null],[3,"RXNEIER","","Value of the field",null,null],[3,"TCIER","","Value of the field",null,null],[3,"TXEIER","","Value of the field",null,null],[3,"PEIER","","Value of the field",null,null],[3,"PSR","","Value of the field",null,null],[3,"PCER","","Value of the field",null,null],[3,"WAKER","","Value of the field",null,null],[3,"MR","","Value of the field",null,null],[3,"UER","","Value of the field",null,null],[3,"_SBKW","","Proxy",null,null],[3,"_RWUW","","Proxy",null,null],[3,"_REW","","Proxy",null,null],[3,"_TEW","","Proxy",null,null],[3,"_IDLEIEW","","Proxy",null,null],[3,"_RXNEIEW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_TXEIEW","","Proxy",null,null],[3,"_PEIEW","","Proxy",null,null],[3,"_PSW","","Proxy",null,null],[3,"_PCEW","","Proxy",null,null],[3,"_WAKEW","","Proxy",null,null],[3,"_MW","","Proxy",null,null],[3,"_UEW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6225,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6225,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6225,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6225,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart4::cr1","Value of the field as raw bits",6226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6226,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6227,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6228,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6228,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6228,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6229,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6230,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6231,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6232,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6233,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6234,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6235,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6236,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6237,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6238,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6239,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6240,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6240,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6241,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6241,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6242,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6242,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6243,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6243,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6244,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6244,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6245,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6245,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6246,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6246,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6247,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6247,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6247,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6248,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6248,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6249,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6249,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6250,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6250,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6251,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6251,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6252,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6252,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6253,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6253,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6254,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sbk","","Bit 0 - Send break",6254,{"i":[{"n":"self"}],"o":{"n":"sbkr"}}],[11,"rwu","","Bit 1 - Receiver wakeup",6254,{"i":[{"n":"self"}],"o":{"n":"rwur"}}],[11,"re","","Bit 2 - Receiver enable",6254,{"i":[{"n":"self"}],"o":{"n":"rer"}}],[11,"te","","Bit 3 - Transmitter enable",6254,{"i":[{"n":"self"}],"o":{"n":"ter"}}],[11,"idleie","","Bit 4 - IDLE interrupt enable",6254,{"i":[{"n":"self"}],"o":{"n":"idleier"}}],[11,"rxneie","","Bit 5 - RXNE interrupt enable",6254,{"i":[{"n":"self"}],"o":{"n":"rxneier"}}],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",6254,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"txeie","","Bit 7 - TXE interrupt enable",6254,{"i":[{"n":"self"}],"o":{"n":"txeier"}}],[11,"peie","","Bit 8 - PE interrupt enable",6254,{"i":[{"n":"self"}],"o":{"n":"peier"}}],[11,"ps","","Bit 9 - Parity selection",6254,{"i":[{"n":"self"}],"o":{"n":"psr"}}],[11,"pce","","Bit 10 - Parity control enable",6254,{"i":[{"n":"self"}],"o":{"n":"pcer"}}],[11,"wake","","Bit 11 - Wakeup method",6254,{"i":[{"n":"self"}],"o":{"n":"waker"}}],[11,"m","","Bit 12 - Word length",6254,{"i":[{"n":"self"}],"o":{"n":"mr"}}],[11,"ue","","Bit 13 - USART enable",6254,{"i":[{"n":"self"}],"o":{"n":"uer"}}],[11,"reset_value","","Reset value of the register",6255,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6255,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sbk","","Bit 0 - Send break",6255,{"i":[{"n":"self"}],"o":{"n":"_sbkw"}}],[11,"rwu","","Bit 1 - Receiver wakeup",6255,{"i":[{"n":"self"}],"o":{"n":"_rwuw"}}],[11,"re","","Bit 2 - Receiver enable",6255,{"i":[{"n":"self"}],"o":{"n":"_rew"}}],[11,"te","","Bit 3 - Transmitter enable",6255,{"i":[{"n":"self"}],"o":{"n":"_tew"}}],[11,"idleie","","Bit 4 - IDLE interrupt enable",6255,{"i":[{"n":"self"}],"o":{"n":"_idleiew"}}],[11,"rxneie","","Bit 5 - RXNE interrupt enable",6255,{"i":[{"n":"self"}],"o":{"n":"_rxneiew"}}],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",6255,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"txeie","","Bit 7 - TXE interrupt enable",6255,{"i":[{"n":"self"}],"o":{"n":"_txeiew"}}],[11,"peie","","Bit 8 - PE interrupt enable",6255,{"i":[{"n":"self"}],"o":{"n":"_peiew"}}],[11,"ps","","Bit 9 - Parity selection",6255,{"i":[{"n":"self"}],"o":{"n":"_psw"}}],[11,"pce","","Bit 10 - Parity control enable",6255,{"i":[{"n":"self"}],"o":{"n":"_pcew"}}],[11,"wake","","Bit 11 - Wakeup method",6255,{"i":[{"n":"self"}],"o":{"n":"_wakew"}}],[11,"m","","Bit 12 - Word length",6255,{"i":[{"n":"self"}],"o":{"n":"_mw"}}],[11,"ue","","Bit 13 - USART enable",6255,{"i":[{"n":"self"}],"o":{"n":"_uew"}}],[0,"cr2","stm32f103xx::uart4","UART4_CR2",null,null],[3,"R","stm32f103xx::uart4::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ADDR","","Value of the field",null,null],[3,"LBDLR","","Value of the field",null,null],[3,"LBDIER","","Value of the field",null,null],[3,"STOPR","","Value of the field",null,null],[3,"LINENR","","Value of the field",null,null],[3,"_ADDW","","Proxy",null,null],[3,"_LBDLW","","Proxy",null,null],[3,"_LBDIEW","","Proxy",null,null],[3,"_STOPW","","Proxy",null,null],[3,"_LINENW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6256,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6256,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6256,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6256,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart4::cr2","Value of the field as raw bits",6257,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6258,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6259,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6260,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6261,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6262,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6263,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6263,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6264,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6264,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6265,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6266,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6266,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6267,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"add","","Bits 0:3 - Address of the USART node",6267,{"i":[{"n":"self"}],"o":{"n":"addr"}}],[11,"lbdl","","Bit 5 - lin break detection length",6267,{"i":[{"n":"self"}],"o":{"n":"lbdlr"}}],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",6267,{"i":[{"n":"self"}],"o":{"n":"lbdier"}}],[11,"stop","","Bits 12:13 - STOP bits",6267,{"i":[{"n":"self"}],"o":{"n":"stopr"}}],[11,"linen","","Bit 14 - LIN mode enable",6267,{"i":[{"n":"self"}],"o":{"n":"linenr"}}],[11,"reset_value","","Reset value of the register",6268,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6268,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"add","","Bits 0:3 - Address of the USART node",6268,{"i":[{"n":"self"}],"o":{"n":"_addw"}}],[11,"lbdl","","Bit 5 - lin break detection length",6268,{"i":[{"n":"self"}],"o":{"n":"_lbdlw"}}],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",6268,{"i":[{"n":"self"}],"o":{"n":"_lbdiew"}}],[11,"stop","","Bits 12:13 - STOP bits",6268,{"i":[{"n":"self"}],"o":{"n":"_stopw"}}],[11,"linen","","Bit 14 - LIN mode enable",6268,{"i":[{"n":"self"}],"o":{"n":"_linenw"}}],[0,"cr3","stm32f103xx::uart4","UART4_CR3",null,null],[3,"R","stm32f103xx::uart4::cr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EIER","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"IRLPR","","Value of the field",null,null],[3,"HDSELR","","Value of the field",null,null],[3,"DMARR","","Value of the field",null,null],[3,"DMATR","","Value of the field",null,null],[3,"_EIEW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_IRLPW","","Proxy",null,null],[3,"_HDSELW","","Proxy",null,null],[3,"_DMARW","","Proxy",null,null],[3,"_DMATW","","Proxy",null,null],[11,"modify","stm32f103xx::uart4","Modifies the contents of the register",6269,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6269,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6269,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6269,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart4::cr3","Value of the field as raw bits",6270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6270,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6271,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6272,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6273,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6274,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6275,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6276,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6276,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6277,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6277,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6278,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6278,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6279,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6279,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6280,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6280,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6281,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6281,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6282,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eie","","Bit 0 - Error interrupt enable",6282,{"i":[{"n":"self"}],"o":{"n":"eier"}}],[11,"iren","","Bit 1 - IrDA mode enable",6282,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"irlp","","Bit 2 - IrDA low-power",6282,{"i":[{"n":"self"}],"o":{"n":"irlpr"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",6282,{"i":[{"n":"self"}],"o":{"n":"hdselr"}}],[11,"dmar","","Bit 6 - DMA enable receiver",6282,{"i":[{"n":"self"}],"o":{"n":"dmarr"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",6282,{"i":[{"n":"self"}],"o":{"n":"dmatr"}}],[11,"reset_value","","Reset value of the register",6283,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6283,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eie","","Bit 0 - Error interrupt enable",6283,{"i":[{"n":"self"}],"o":{"n":"_eiew"}}],[11,"iren","","Bit 1 - IrDA mode enable",6283,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"irlp","","Bit 2 - IrDA low-power",6283,{"i":[{"n":"self"}],"o":{"n":"_irlpw"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",6283,{"i":[{"n":"self"}],"o":{"n":"_hdselw"}}],[11,"dmar","","Bit 6 - DMA enable receiver",6283,{"i":[{"n":"self"}],"o":{"n":"_dmarw"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",6283,{"i":[{"n":"self"}],"o":{"n":"_dmatw"}}],[0,"uart5","stm32f103xx","Universal asynchronous receiver transmitter",null,null],[3,"RegisterBlock","stm32f103xx::uart5","Register block",null,null],[12,"sr","","0x00 - UART4_SR",6284,null],[12,"dr","","0x04 - UART4_DR",6284,null],[12,"brr","","0x08 - UART4_BRR",6284,null],[12,"cr1","","0x0c - UART4_CR1",6284,null],[12,"cr2","","0x10 - UART4_CR2",6284,null],[12,"cr3","","0x14 - UART4_CR3",6284,null],[3,"SR","","UART4_SR",null,null],[3,"DR","","UART4_DR",null,null],[3,"BRR","","UART4_BRR",null,null],[3,"CR1","","UART4_CR1",null,null],[3,"CR2","","UART4_CR2",null,null],[3,"CR3","","UART4_CR3",null,null],[0,"sr","","UART4_SR",null,null],[3,"R","stm32f103xx::uart5::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PER","","Value of the field",null,null],[3,"FER","","Value of the field",null,null],[3,"NER","","Value of the field",null,null],[3,"ORER","","Value of the field",null,null],[3,"IDLER","","Value of the field",null,null],[3,"RXNER","","Value of the field",null,null],[3,"TCR","","Value of the field",null,null],[3,"TXER","","Value of the field",null,null],[3,"LBDR","","Value of the field",null,null],[3,"_RXNEW","","Proxy",null,null],[3,"_TCW","","Proxy",null,null],[3,"_LBDW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6285,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6285,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6285,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6285,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart5::sr","Value of the field as raw bits",6286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6286,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6287,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6288,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6289,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6290,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6291,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6292,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6293,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6294,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6295,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6295,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6296,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6296,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6297,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6297,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6298,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pe","","Bit 0 - PE",6298,{"i":[{"n":"self"}],"o":{"n":"per"}}],[11,"fe","","Bit 1 - FE",6298,{"i":[{"n":"self"}],"o":{"n":"fer"}}],[11,"ne","","Bit 2 - NE",6298,{"i":[{"n":"self"}],"o":{"n":"ner"}}],[11,"ore","","Bit 3 - ORE",6298,{"i":[{"n":"self"}],"o":{"n":"orer"}}],[11,"idle","","Bit 4 - IDLE",6298,{"i":[{"n":"self"}],"o":{"n":"idler"}}],[11,"rxne","","Bit 5 - RXNE",6298,{"i":[{"n":"self"}],"o":{"n":"rxner"}}],[11,"tc","","Bit 6 - TC",6298,{"i":[{"n":"self"}],"o":{"n":"tcr"}}],[11,"txe","","Bit 7 - TXE",6298,{"i":[{"n":"self"}],"o":{"n":"txer"}}],[11,"lbd","","Bit 8 - LBD",6298,{"i":[{"n":"self"}],"o":{"n":"lbdr"}}],[11,"reset_value","","Reset value of the register",6299,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6299,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"rxne","","Bit 5 - RXNE",6299,{"i":[{"n":"self"}],"o":{"n":"_rxnew"}}],[11,"tc","","Bit 6 - TC",6299,{"i":[{"n":"self"}],"o":{"n":"_tcw"}}],[11,"lbd","","Bit 8 - LBD",6299,{"i":[{"n":"self"}],"o":{"n":"_lbdw"}}],[0,"dr","stm32f103xx::uart5","UART4_DR",null,null],[3,"R","stm32f103xx::uart5::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6300,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6300,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6300,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6300,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart5::dr","Value of the field as raw bits",6301,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6302,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6303,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:8 - DR",6303,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",6304,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6304,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:8 - DR",6304,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"brr","stm32f103xx::uart5","UART4_BRR",null,null],[3,"R","stm32f103xx::uart5::brr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DIV_FRACTIONR","","Value of the field",null,null],[3,"DIV_MANTISSAR","","Value of the field",null,null],[3,"_DIV_FRACTIONW","","Proxy",null,null],[3,"_DIV_MANTISSAW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6305,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6305,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6305,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6305,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart5::brr","Value of the field as raw bits",6306,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6307,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6308,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6309,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6310,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"div_fraction","","Bits 0:3 - DIV_Fraction",6310,{"i":[{"n":"self"}],"o":{"n":"div_fractionr"}}],[11,"div_mantissa","","Bits 4:15 - DIV_Mantissa",6310,{"i":[{"n":"self"}],"o":{"n":"div_mantissar"}}],[11,"reset_value","","Reset value of the register",6311,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6311,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"div_fraction","","Bits 0:3 - DIV_Fraction",6311,{"i":[{"n":"self"}],"o":{"n":"_div_fractionw"}}],[11,"div_mantissa","","Bits 4:15 - DIV_Mantissa",6311,{"i":[{"n":"self"}],"o":{"n":"_div_mantissaw"}}],[0,"cr1","stm32f103xx::uart5","UART4_CR1",null,null],[3,"R","stm32f103xx::uart5::cr1","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"SBKR","","Value of the field",null,null],[3,"RWUR","","Value of the field",null,null],[3,"RER","","Value of the field",null,null],[3,"TER","","Value of the field",null,null],[3,"IDLEIER","","Value of the field",null,null],[3,"RXNEIER","","Value of the field",null,null],[3,"TCIER","","Value of the field",null,null],[3,"TXEIER","","Value of the field",null,null],[3,"PEIER","","Value of the field",null,null],[3,"PSR","","Value of the field",null,null],[3,"PCER","","Value of the field",null,null],[3,"WAKER","","Value of the field",null,null],[3,"MR","","Value of the field",null,null],[3,"UER","","Value of the field",null,null],[3,"_SBKW","","Proxy",null,null],[3,"_RWUW","","Proxy",null,null],[3,"_REW","","Proxy",null,null],[3,"_TEW","","Proxy",null,null],[3,"_IDLEIEW","","Proxy",null,null],[3,"_RXNEIEW","","Proxy",null,null],[3,"_TCIEW","","Proxy",null,null],[3,"_TXEIEW","","Proxy",null,null],[3,"_PEIEW","","Proxy",null,null],[3,"_PSW","","Proxy",null,null],[3,"_PCEW","","Proxy",null,null],[3,"_WAKEW","","Proxy",null,null],[3,"_MW","","Proxy",null,null],[3,"_UEW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6312,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6312,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6312,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6312,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart5::cr1","Value of the field as raw bits",6313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6313,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6314,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6315,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6316,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6317,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6318,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6319,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6320,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6321,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6322,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6323,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6324,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6325,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6326,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6327,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6327,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6328,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6328,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6329,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6329,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6330,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6330,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6331,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6331,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6332,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6332,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6332,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6333,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6333,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6333,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6334,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6334,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6334,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6335,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6335,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6335,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6336,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6336,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6337,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6337,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6337,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6338,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6338,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6338,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6339,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6339,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6339,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6340,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6340,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6340,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6341,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"sbk","","Bit 0 - SBK",6341,{"i":[{"n":"self"}],"o":{"n":"sbkr"}}],[11,"rwu","","Bit 1 - RWU",6341,{"i":[{"n":"self"}],"o":{"n":"rwur"}}],[11,"re","","Bit 2 - RE",6341,{"i":[{"n":"self"}],"o":{"n":"rer"}}],[11,"te","","Bit 3 - TE",6341,{"i":[{"n":"self"}],"o":{"n":"ter"}}],[11,"idleie","","Bit 4 - IDLEIE",6341,{"i":[{"n":"self"}],"o":{"n":"idleier"}}],[11,"rxneie","","Bit 5 - RXNEIE",6341,{"i":[{"n":"self"}],"o":{"n":"rxneier"}}],[11,"tcie","","Bit 6 - TCIE",6341,{"i":[{"n":"self"}],"o":{"n":"tcier"}}],[11,"txeie","","Bit 7 - TXEIE",6341,{"i":[{"n":"self"}],"o":{"n":"txeier"}}],[11,"peie","","Bit 8 - PEIE",6341,{"i":[{"n":"self"}],"o":{"n":"peier"}}],[11,"ps","","Bit 9 - PS",6341,{"i":[{"n":"self"}],"o":{"n":"psr"}}],[11,"pce","","Bit 10 - PCE",6341,{"i":[{"n":"self"}],"o":{"n":"pcer"}}],[11,"wake","","Bit 11 - WAKE",6341,{"i":[{"n":"self"}],"o":{"n":"waker"}}],[11,"m","","Bit 12 - M",6341,{"i":[{"n":"self"}],"o":{"n":"mr"}}],[11,"ue","","Bit 13 - UE",6341,{"i":[{"n":"self"}],"o":{"n":"uer"}}],[11,"reset_value","","Reset value of the register",6342,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6342,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"sbk","","Bit 0 - SBK",6342,{"i":[{"n":"self"}],"o":{"n":"_sbkw"}}],[11,"rwu","","Bit 1 - RWU",6342,{"i":[{"n":"self"}],"o":{"n":"_rwuw"}}],[11,"re","","Bit 2 - RE",6342,{"i":[{"n":"self"}],"o":{"n":"_rew"}}],[11,"te","","Bit 3 - TE",6342,{"i":[{"n":"self"}],"o":{"n":"_tew"}}],[11,"idleie","","Bit 4 - IDLEIE",6342,{"i":[{"n":"self"}],"o":{"n":"_idleiew"}}],[11,"rxneie","","Bit 5 - RXNEIE",6342,{"i":[{"n":"self"}],"o":{"n":"_rxneiew"}}],[11,"tcie","","Bit 6 - TCIE",6342,{"i":[{"n":"self"}],"o":{"n":"_tciew"}}],[11,"txeie","","Bit 7 - TXEIE",6342,{"i":[{"n":"self"}],"o":{"n":"_txeiew"}}],[11,"peie","","Bit 8 - PEIE",6342,{"i":[{"n":"self"}],"o":{"n":"_peiew"}}],[11,"ps","","Bit 9 - PS",6342,{"i":[{"n":"self"}],"o":{"n":"_psw"}}],[11,"pce","","Bit 10 - PCE",6342,{"i":[{"n":"self"}],"o":{"n":"_pcew"}}],[11,"wake","","Bit 11 - WAKE",6342,{"i":[{"n":"self"}],"o":{"n":"_wakew"}}],[11,"m","","Bit 12 - M",6342,{"i":[{"n":"self"}],"o":{"n":"_mw"}}],[11,"ue","","Bit 13 - UE",6342,{"i":[{"n":"self"}],"o":{"n":"_uew"}}],[0,"cr2","stm32f103xx::uart5","UART4_CR2",null,null],[3,"R","stm32f103xx::uart5::cr2","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ADDR","","Value of the field",null,null],[3,"LBDLR","","Value of the field",null,null],[3,"LBDIER","","Value of the field",null,null],[3,"STOPR","","Value of the field",null,null],[3,"LINENR","","Value of the field",null,null],[3,"_ADDW","","Proxy",null,null],[3,"_LBDLW","","Proxy",null,null],[3,"_LBDIEW","","Proxy",null,null],[3,"_STOPW","","Proxy",null,null],[3,"_LINENW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6343,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6343,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6343,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6343,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::uart5::cr2","Value of the field as raw bits",6344,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6345,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6346,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6347,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6348,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6349,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6350,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6350,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6351,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6351,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6352,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6353,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6353,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6354,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"add","","Bits 0:3 - ADD",6354,{"i":[{"n":"self"}],"o":{"n":"addr"}}],[11,"lbdl","","Bit 5 - LBDL",6354,{"i":[{"n":"self"}],"o":{"n":"lbdlr"}}],[11,"lbdie","","Bit 6 - LBDIE",6354,{"i":[{"n":"self"}],"o":{"n":"lbdier"}}],[11,"stop","","Bits 12:13 - STOP",6354,{"i":[{"n":"self"}],"o":{"n":"stopr"}}],[11,"linen","","Bit 14 - LINEN",6354,{"i":[{"n":"self"}],"o":{"n":"linenr"}}],[11,"reset_value","","Reset value of the register",6355,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6355,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"add","","Bits 0:3 - ADD",6355,{"i":[{"n":"self"}],"o":{"n":"_addw"}}],[11,"lbdl","","Bit 5 - LBDL",6355,{"i":[{"n":"self"}],"o":{"n":"_lbdlw"}}],[11,"lbdie","","Bit 6 - LBDIE",6355,{"i":[{"n":"self"}],"o":{"n":"_lbdiew"}}],[11,"stop","","Bits 12:13 - STOP",6355,{"i":[{"n":"self"}],"o":{"n":"_stopw"}}],[11,"linen","","Bit 14 - LINEN",6355,{"i":[{"n":"self"}],"o":{"n":"_linenw"}}],[0,"cr3","stm32f103xx::uart5","UART4_CR3",null,null],[3,"R","stm32f103xx::uart5::cr3","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EIER","","Value of the field",null,null],[3,"IRENR","","Value of the field",null,null],[3,"IRLPR","","Value of the field",null,null],[3,"HDSELR","","Value of the field",null,null],[3,"DMATR","","Value of the field",null,null],[3,"_EIEW","","Proxy",null,null],[3,"_IRENW","","Proxy",null,null],[3,"_IRLPW","","Proxy",null,null],[3,"_HDSELW","","Proxy",null,null],[3,"_DMATW","","Proxy",null,null],[11,"modify","stm32f103xx::uart5","Modifies the contents of the register",6356,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6356,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6356,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6356,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::uart5::cr3","Value of the field as raw bits",6357,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6357,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6357,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6358,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6359,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6360,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6361,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6362,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6362,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6363,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6363,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6364,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6364,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6365,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6365,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6366,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6366,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6367,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eie","","Bit 0 - Error interrupt enable",6367,{"i":[{"n":"self"}],"o":{"n":"eier"}}],[11,"iren","","Bit 1 - IrDA mode enable",6367,{"i":[{"n":"self"}],"o":{"n":"irenr"}}],[11,"irlp","","Bit 2 - IrDA low-power",6367,{"i":[{"n":"self"}],"o":{"n":"irlpr"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",6367,{"i":[{"n":"self"}],"o":{"n":"hdselr"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",6367,{"i":[{"n":"self"}],"o":{"n":"dmatr"}}],[11,"reset_value","","Reset value of the register",6368,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6368,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eie","","Bit 0 - Error interrupt enable",6368,{"i":[{"n":"self"}],"o":{"n":"_eiew"}}],[11,"iren","","Bit 1 - IrDA mode enable",6368,{"i":[{"n":"self"}],"o":{"n":"_irenw"}}],[11,"irlp","","Bit 2 - IrDA low-power",6368,{"i":[{"n":"self"}],"o":{"n":"_irlpw"}}],[11,"hdsel","","Bit 3 - Half-duplex selection",6368,{"i":[{"n":"self"}],"o":{"n":"_hdselw"}}],[11,"dmat","","Bit 7 - DMA enable transmitter",6368,{"i":[{"n":"self"}],"o":{"n":"_dmatw"}}],[0,"crc","stm32f103xx","CRC calculation unit",null,null],[3,"RegisterBlock","stm32f103xx::crc","Register block",null,null],[12,"dr","","0x00 - Data register",6369,null],[12,"idr","","0x04 - Independent Data register",6369,null],[12,"cr","","0x08 - Control register",6369,null],[3,"DR","","Data register",null,null],[3,"IDR","","Independent Data register",null,null],[3,"CR","","Control register",null,null],[0,"dr","","Data register",null,null],[3,"R","stm32f103xx::crc::dr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"DRR","","Value of the field",null,null],[3,"_DRW","","Proxy",null,null],[11,"modify","stm32f103xx::crc","Modifies the contents of the register",6370,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6370,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6370,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6370,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::crc::dr","Value of the field as raw bits",6371,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Writes raw bits to the field",6372,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6373,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"dr","","Bits 0:31 - Data Register",6373,{"i":[{"n":"self"}],"o":{"n":"drr"}}],[11,"reset_value","","Reset value of the register",6374,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6374,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"dr","","Bits 0:31 - Data Register",6374,{"i":[{"n":"self"}],"o":{"n":"_drw"}}],[0,"idr","stm32f103xx::crc","Independent Data register",null,null],[3,"R","stm32f103xx::crc::idr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"IDRR","","Value of the field",null,null],[3,"_IDRW","","Proxy",null,null],[11,"modify","stm32f103xx::crc","Modifies the contents of the register",6375,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6375,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6375,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6375,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::crc::idr","Value of the field as raw bits",6376,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Writes raw bits to the field",6377,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6378,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"idr","","Bits 0:7 - Independent Data register",6378,{"i":[{"n":"self"}],"o":{"n":"idrr"}}],[11,"reset_value","","Reset value of the register",6379,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6379,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"idr","","Bits 0:7 - Independent Data register",6379,{"i":[{"n":"self"}],"o":{"n":"_idrw"}}],[0,"cr","stm32f103xx::crc","Control register",null,null],[3,"W","stm32f103xx::crc::cr","Value to write to the register",null,null],[3,"_RESETW","","Proxy",null,null],[11,"write","stm32f103xx::crc","Writes to the register",6380,{"i":[{"n":"self"},{"n":"f"}]}],[11,"set_bit","stm32f103xx::crc::cr","Sets the field bit",6381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6381,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6381,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",6382,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6382,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"reset","","Bit 0 - Reset bit",6382,{"i":[{"n":"self"}],"o":{"n":"_resetw"}}],[0,"flash","stm32f103xx","FLASH",null,null],[3,"RegisterBlock","stm32f103xx::flash","Register block",null,null],[12,"acr","","0x00 - Flash access control register",6383,null],[12,"keyr","","0x04 - Flash key register",6383,null],[12,"optkeyr","","0x08 - Flash option key register",6383,null],[12,"sr","","0x0c - Status register",6383,null],[12,"cr","","0x10 - Control register",6383,null],[12,"ar","","0x14 - Flash address register",6383,null],[12,"obr","","0x1c - Option byte register",6383,null],[12,"wrpr","","0x20 - Write protection register",6383,null],[3,"ACR","","Flash access control register",null,null],[3,"KEYR","","Flash key register",null,null],[3,"OPTKEYR","","Flash option key register",null,null],[3,"SR","","Status register",null,null],[3,"CR","","Control register",null,null],[3,"AR","","Flash address register",null,null],[3,"OBR","","Option byte register",null,null],[3,"WRPR","","Write protection register",null,null],[0,"acr","","Flash access control register",null,null],[3,"R","stm32f103xx::flash::acr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"HLFCYAR","","Value of the field",null,null],[3,"PRFTBSR","","Value of the field",null,null],[3,"_LATENCYW","","Proxy",null,null],[3,"_HLFCYAW","","Proxy",null,null],[3,"_PRFTBEW","","Proxy",null,null],[4,"LATENCYR","","Possible values of the field `LATENCY`",null,null],[13,"ZERO","","Zero wait state, if 0hz  SYSCLK to 24 MHz",6384,null],[13,"ONE","","One wait state, if 24 MHz SYSCLK to 48 MHz",6384,null],[13,"TWO","","Two wait states, if 48 MHz SYSCLK to 72 MHz",6384,null],[13,"_Reserved","","Reserved",6384,null],[4,"PRFTBER","","Possible values of the field `PRFTBE`",null,null],[13,"DISABLED","","Disabled.",6385,null],[13,"ENABLED","","Enabled.",6385,null],[4,"LATENCYW","","Values that can be written to the field `LATENCY`",null,null],[13,"ZERO","","Zero wait state, if 0hz  SYSCLK to 24 MHz",6386,null],[13,"ONE","","One wait state, if 24 MHz SYSCLK to 48 MHz",6386,null],[13,"TWO","","Two wait states, if 48 MHz SYSCLK to 72 MHz",6386,null],[4,"PRFTBEW","","Values that can be written to the field `PRFTBE`",null,null],[13,"DISABLED","","Disabled.",6387,null],[13,"ENABLED","","Enabled.",6387,null],[11,"modify","stm32f103xx::flash","Modifies the contents of the register",6388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6388,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6388,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6388,{"i":[{"n":"self"}]}],[11,"clone","stm32f103xx::flash::acr","",6384,{"i":[{"n":"self"}],"o":{"n":"latencyr"}}],[11,"fmt","","",6384,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6384,{"i":[{"n":"self"},{"n":"latencyr"}],"o":{"n":"bool"}}],[11,"ne","","",6384,{"i":[{"n":"self"},{"n":"latencyr"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6384,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_zero","","Checks if the value of the field is `ZERO`",6384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_one","","Checks if the value of the field is `ONE`",6384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_two","","Checks if the value of the field is `TWO`",6384,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6389,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6385,{"i":[{"n":"self"}],"o":{"n":"prftber"}}],[11,"fmt","","",6385,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6385,{"i":[{"n":"self"},{"n":"prftber"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_disabled","","Checks if the value of the field is `DISABLED`",6385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if the value of the field is `ENABLED`",6385,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6390,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"variant","","Writes `variant` to the field",6391,{"i":[{"n":"self"},{"n":"latencyw"}],"o":{"n":"w"}}],[11,"zero","","Zero wait state, if 0hz SYSCLK to 24 MHz",6391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"one","","One wait state, if 24 MHz SYSCLK to 48 MHz",6391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"two","","Two wait states, if 48 MHz SYSCLK to 72 MHz",6391,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6391,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6392,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6392,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6392,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6393,{"i":[{"n":"self"},{"n":"prftbew"}],"o":{"n":"w"}}],[11,"disabled","","Disabled.",6393,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"enabled","","Enabled.",6393,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6393,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6393,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6393,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6394,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"latency","","Bits 0:2 - Latency",6394,{"i":[{"n":"self"}],"o":{"n":"latencyr"}}],[11,"hlfcya","","Bit 3 - Flash half cycle access enable",6394,{"i":[{"n":"self"}],"o":{"n":"hlfcyar"}}],[11,"prftbe","","Bit 4 - Prefetch buffer enable",6394,{"i":[{"n":"self"}],"o":{"n":"prftber"}}],[11,"prftbs","","Bit 5 - Prefetch buffer status",6394,{"i":[{"n":"self"}],"o":{"n":"prftbsr"}}],[11,"reset_value","","Reset value of the register",6395,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6395,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"latency","","Bits 0:2 - Latency",6395,{"i":[{"n":"self"}],"o":{"n":"_latencyw"}}],[11,"hlfcya","","Bit 3 - Flash half cycle access enable",6395,{"i":[{"n":"self"}],"o":{"n":"_hlfcyaw"}}],[11,"prftbe","","Bit 4 - Prefetch buffer enable",6395,{"i":[{"n":"self"}],"o":{"n":"_prftbew"}}],[0,"keyr","stm32f103xx::flash","Flash key register",null,null],[3,"W","stm32f103xx::flash::keyr","Value to write to the register",null,null],[3,"_KEYW","","Proxy",null,null],[11,"write","stm32f103xx::flash","Writes to the register",6396,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::flash::keyr","Writes raw bits to the field",6397,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",6398,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6398,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"key","","Bits 0:31 - FPEC key",6398,{"i":[{"n":"self"}],"o":{"n":"_keyw"}}],[0,"optkeyr","stm32f103xx::flash","Flash option key register",null,null],[3,"W","stm32f103xx::flash::optkeyr","Value to write to the register",null,null],[3,"_OPTKEYW","","Proxy",null,null],[11,"write","stm32f103xx::flash","Writes to the register",6399,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::flash::optkeyr","Writes raw bits to the field",6400,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",6401,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6401,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"optkey","","Bits 0:31 - Option byte key",6401,{"i":[{"n":"self"}],"o":{"n":"_optkeyw"}}],[0,"sr","stm32f103xx::flash","Status register",null,null],[3,"R","stm32f103xx::flash::sr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EOPR","","Value of the field",null,null],[3,"WRPRTERRR","","Value of the field",null,null],[3,"PGERRR","","Value of the field",null,null],[3,"BSYR","","Value of the field",null,null],[3,"_EOPW","","Proxy",null,null],[3,"_WRPRTERRW","","Proxy",null,null],[3,"_PGERRW","","Proxy",null,null],[11,"modify","stm32f103xx::flash","Modifies the contents of the register",6402,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6402,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6402,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6402,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::flash::sr","Value of the field as raw bits",6403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6403,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6404,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6405,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6406,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6407,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6407,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6407,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6408,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6408,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6408,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6409,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6409,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6409,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6410,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"eop","","Bit 5 - End of operation",6410,{"i":[{"n":"self"}],"o":{"n":"eopr"}}],[11,"wrprterr","","Bit 4 - Write protection error",6410,{"i":[{"n":"self"}],"o":{"n":"wrprterrr"}}],[11,"pgerr","","Bit 2 - Programming error",6410,{"i":[{"n":"self"}],"o":{"n":"pgerrr"}}],[11,"bsy","","Bit 0 - Busy",6410,{"i":[{"n":"self"}],"o":{"n":"bsyr"}}],[11,"reset_value","","Reset value of the register",6411,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6411,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"eop","","Bit 5 - End of operation",6411,{"i":[{"n":"self"}],"o":{"n":"_eopw"}}],[11,"wrprterr","","Bit 4 - Write protection error",6411,{"i":[{"n":"self"}],"o":{"n":"_wrprterrw"}}],[11,"pgerr","","Bit 2 - Programming error",6411,{"i":[{"n":"self"}],"o":{"n":"_pgerrw"}}],[0,"cr","stm32f103xx::flash","Control register",null,null],[3,"R","stm32f103xx::flash::cr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"PGR","","Value of the field",null,null],[3,"PERR","","Value of the field",null,null],[3,"MERR","","Value of the field",null,null],[3,"OPTPGR","","Value of the field",null,null],[3,"OPTERR","","Value of the field",null,null],[3,"STRTR","","Value of the field",null,null],[3,"LOCKR","","Value of the field",null,null],[3,"OPTWRER","","Value of the field",null,null],[3,"ERRIER","","Value of the field",null,null],[3,"EOPIER","","Value of the field",null,null],[3,"_PGW","","Proxy",null,null],[3,"_PERW","","Proxy",null,null],[3,"_MERW","","Proxy",null,null],[3,"_OPTPGW","","Proxy",null,null],[3,"_OPTERW","","Proxy",null,null],[3,"_STRTW","","Proxy",null,null],[3,"_LOCKW","","Proxy",null,null],[3,"_OPTWREW","","Proxy",null,null],[3,"_ERRIEW","","Proxy",null,null],[3,"_EOPIEW","","Proxy",null,null],[11,"modify","stm32f103xx::flash","Modifies the contents of the register",6412,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6412,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6412,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6412,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::flash::cr","Value of the field as raw bits",6413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6413,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6414,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6415,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6416,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6417,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6418,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6419,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6420,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6421,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6421,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6421,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6422,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6422,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6422,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6423,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6423,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6424,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6424,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6425,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6425,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6426,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6426,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6427,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6427,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6428,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6428,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6429,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6429,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6430,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6430,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6431,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6431,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6432,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6432,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6433,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"pg","","Bit 0 - Programming",6433,{"i":[{"n":"self"}],"o":{"n":"pgr"}}],[11,"per","","Bit 1 - Page Erase",6433,{"i":[{"n":"self"}],"o":{"n":"perr"}}],[11,"mer","","Bit 2 - Mass Erase",6433,{"i":[{"n":"self"}],"o":{"n":"merr"}}],[11,"optpg","","Bit 4 - Option byte programming",6433,{"i":[{"n":"self"}],"o":{"n":"optpgr"}}],[11,"opter","","Bit 5 - Option byte erase",6433,{"i":[{"n":"self"}],"o":{"n":"opterr"}}],[11,"strt","","Bit 6 - Start",6433,{"i":[{"n":"self"}],"o":{"n":"strtr"}}],[11,"lock","","Bit 7 - Lock",6433,{"i":[{"n":"self"}],"o":{"n":"lockr"}}],[11,"optwre","","Bit 9 - Option bytes write enable",6433,{"i":[{"n":"self"}],"o":{"n":"optwrer"}}],[11,"errie","","Bit 10 - Error interrupt enable",6433,{"i":[{"n":"self"}],"o":{"n":"errier"}}],[11,"eopie","","Bit 12 - End of operation interrupt enable",6433,{"i":[{"n":"self"}],"o":{"n":"eopier"}}],[11,"reset_value","","Reset value of the register",6434,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6434,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"pg","","Bit 0 - Programming",6434,{"i":[{"n":"self"}],"o":{"n":"_pgw"}}],[11,"per","","Bit 1 - Page Erase",6434,{"i":[{"n":"self"}],"o":{"n":"_perw"}}],[11,"mer","","Bit 2 - Mass Erase",6434,{"i":[{"n":"self"}],"o":{"n":"_merw"}}],[11,"optpg","","Bit 4 - Option byte programming",6434,{"i":[{"n":"self"}],"o":{"n":"_optpgw"}}],[11,"opter","","Bit 5 - Option byte erase",6434,{"i":[{"n":"self"}],"o":{"n":"_opterw"}}],[11,"strt","","Bit 6 - Start",6434,{"i":[{"n":"self"}],"o":{"n":"_strtw"}}],[11,"lock","","Bit 7 - Lock",6434,{"i":[{"n":"self"}],"o":{"n":"_lockw"}}],[11,"optwre","","Bit 9 - Option bytes write enable",6434,{"i":[{"n":"self"}],"o":{"n":"_optwrew"}}],[11,"errie","","Bit 10 - Error interrupt enable",6434,{"i":[{"n":"self"}],"o":{"n":"_erriew"}}],[11,"eopie","","Bit 12 - End of operation interrupt enable",6434,{"i":[{"n":"self"}],"o":{"n":"_eopiew"}}],[0,"ar","stm32f103xx::flash","Flash address register",null,null],[3,"W","stm32f103xx::flash::ar","Value to write to the register",null,null],[3,"_FARW","","Proxy",null,null],[11,"write","stm32f103xx::flash","Writes to the register",6435,{"i":[{"n":"self"},{"n":"f"}]}],[11,"bits","stm32f103xx::flash::ar","Writes raw bits to the field",6436,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"w"}}],[11,"reset_value","","Reset value of the register",6437,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6437,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"far","","Bits 0:31 - Flash Address",6437,{"i":[{"n":"self"}],"o":{"n":"_farw"}}],[0,"obr","stm32f103xx::flash","Option byte register",null,null],[3,"R","stm32f103xx::flash::obr","Value read from the register",null,null],[3,"OPTERRR","","Value of the field",null,null],[3,"RDPRTR","","Value of the field",null,null],[3,"WDG_SWR","","Value of the field",null,null],[3,"NRST_STOPR","","Value of the field",null,null],[3,"NRST_STDBYR","","Value of the field",null,null],[3,"DATA0R","","Value of the field",null,null],[3,"DATA1R","","Value of the field",null,null],[11,"read","stm32f103xx::flash","Reads the contents of the register",6438,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bit","stm32f103xx::flash::obr","Value of the field as raw bits",6439,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6439,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6439,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6440,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6440,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6440,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6441,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6442,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6443,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6444,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6445,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the register as raw bits",6446,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"opterr","","Bit 0 - Option byte error",6446,{"i":[{"n":"self"}],"o":{"n":"opterrr"}}],[11,"rdprt","","Bit 1 - Read protection",6446,{"i":[{"n":"self"}],"o":{"n":"rdprtr"}}],[11,"wdg_sw","","Bit 2 - WDG_SW",6446,{"i":[{"n":"self"}],"o":{"n":"wdg_swr"}}],[11,"n_rst_stop","","Bit 3 - nRST_STOP",6446,{"i":[{"n":"self"}],"o":{"n":"nrst_stopr"}}],[11,"n_rst_stdby","","Bit 4 - nRST_STDBY",6446,{"i":[{"n":"self"}],"o":{"n":"nrst_stdbyr"}}],[11,"data0","","Bits 10:17 - Data0",6446,{"i":[{"n":"self"}],"o":{"n":"data0r"}}],[11,"data1","","Bits 18:25 - Data1",6446,{"i":[{"n":"self"}],"o":{"n":"data1r"}}],[0,"wrpr","stm32f103xx::flash","Write protection register",null,null],[3,"R","stm32f103xx::flash::wrpr","Value read from the register",null,null],[3,"WRPR","","Value of the field",null,null],[11,"read","stm32f103xx::flash","Reads the contents of the register",6447,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::flash::wrpr","Value of the field as raw bits",6448,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"bits","","Value of the register as raw bits",6449,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"wrp","","Bits 0:31 - Write protect",6449,{"i":[{"n":"self"}],"o":{"n":"wrpr"}}],[0,"usb","stm32f103xx","Universal serial bus full-speed device interface",null,null],[3,"RegisterBlock","stm32f103xx::usb","Register block",null,null],[12,"ep0r","","0x00 - endpoint 0 register",6450,null],[12,"ep1r","","0x04 - endpoint 1 register",6450,null],[12,"ep2r","","0x08 - endpoint 2 register",6450,null],[12,"ep3r","","0x0c - endpoint 3 register",6450,null],[12,"ep4r","","0x10 - endpoint 4 register",6450,null],[12,"ep5r","","0x14 - endpoint 5 register",6450,null],[12,"ep6r","","0x18 - endpoint 6 register",6450,null],[12,"ep7r","","0x1c - endpoint 7 register",6450,null],[12,"cntr","","0x40 - control register",6450,null],[12,"istr","","0x44 - interrupt status register",6450,null],[12,"fnr","","0x48 - frame number register",6450,null],[12,"daddr","","0x4c - device address",6450,null],[12,"btable","","0x50 - Buffer table address",6450,null],[3,"EP0R","","endpoint 0 register",null,null],[3,"EP1R","","endpoint 1 register",null,null],[3,"EP2R","","endpoint 2 register",null,null],[3,"EP3R","","endpoint 3 register",null,null],[3,"EP4R","","endpoint 4 register",null,null],[3,"EP5R","","endpoint 5 register",null,null],[3,"EP6R","","endpoint 6 register",null,null],[3,"EP7R","","endpoint 7 register",null,null],[3,"CNTR","","control register",null,null],[3,"ISTR","","interrupt status register",null,null],[3,"FNR","","frame number register",null,null],[3,"DADDR","","device address",null,null],[3,"BTABLE","","Buffer table address",null,null],[0,"ep0r","","endpoint 0 register",null,null],[3,"R","stm32f103xx::usb::ep0r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6451,null],[13,"CONTROL","","This endpoint is a control endpoint",6451,null],[13,"ISO","","This endpoint is an isochronous endpoint",6451,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6451,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6452,null],[13,"CONTROL","","This endpoint is a control endpoint",6452,null],[13,"ISO","","This endpoint is an isochronous endpoint",6452,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6452,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6453,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6453,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6453,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6453,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep0r","Value of the field as raw bits",6454,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6455,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6456,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6457,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6458,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6451,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6451,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6451,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6451,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6451,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6459,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6460,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6461,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6462,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6463,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6464,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6465,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6465,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6466,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6466,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6467,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6467,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6468,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6468,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6468,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6469,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6469,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6470,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6471,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6471,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6471,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6472,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6472,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6473,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6473,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6473,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6473,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6473,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6473,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6473,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6473,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6473,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6473,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6473,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6474,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6474,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6474,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6474,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6474,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6474,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6474,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6474,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6474,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6474,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6474,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6474,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep1r","stm32f103xx::usb","endpoint 1 register",null,null],[3,"R","stm32f103xx::usb::ep1r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6475,null],[13,"CONTROL","","This endpoint is a control endpoint",6475,null],[13,"ISO","","This endpoint is an isochronous endpoint",6475,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6475,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6476,null],[13,"CONTROL","","This endpoint is a control endpoint",6476,null],[13,"ISO","","This endpoint is an isochronous endpoint",6476,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6476,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6477,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6477,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6477,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6477,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep1r","Value of the field as raw bits",6478,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6479,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6480,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6481,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6482,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6475,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6475,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6475,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6475,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6475,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6483,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6484,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6485,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6486,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6487,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6488,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6489,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6489,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6490,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6490,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6491,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6491,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6492,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6492,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6492,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6493,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6493,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6494,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6495,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6495,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6496,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6496,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6497,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6497,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6497,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6497,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6497,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6497,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6497,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6497,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6497,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6497,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6497,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6498,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6498,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6498,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6498,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6498,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6498,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6498,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6498,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6498,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6498,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6498,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6498,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep2r","stm32f103xx::usb","endpoint 2 register",null,null],[3,"R","stm32f103xx::usb::ep2r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6499,null],[13,"CONTROL","","This endpoint is a control endpoint",6499,null],[13,"ISO","","This endpoint is an isochronous endpoint",6499,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6499,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6500,null],[13,"CONTROL","","This endpoint is a control endpoint",6500,null],[13,"ISO","","This endpoint is an isochronous endpoint",6500,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6500,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6501,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6501,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6501,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6501,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep2r","Value of the field as raw bits",6502,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6503,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6504,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6505,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6506,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6499,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6499,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6499,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6499,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6499,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6507,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6508,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6509,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6510,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6511,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6512,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6513,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6513,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6514,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6514,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6515,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6515,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6516,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6516,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6516,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6517,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6517,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6518,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6519,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6519,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6520,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6520,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6521,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6521,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6521,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6521,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6521,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6521,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6521,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6521,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6521,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6521,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6521,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6522,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6522,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6522,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6522,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6522,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6522,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6522,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6522,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6522,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6522,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6522,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6522,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep3r","stm32f103xx::usb","endpoint 3 register",null,null],[3,"R","stm32f103xx::usb::ep3r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6523,null],[13,"CONTROL","","This endpoint is a control endpoint",6523,null],[13,"ISO","","This endpoint is an isochronous endpoint",6523,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6523,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6524,null],[13,"CONTROL","","This endpoint is a control endpoint",6524,null],[13,"ISO","","This endpoint is an isochronous endpoint",6524,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6524,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6525,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6525,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6525,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6525,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep3r","Value of the field as raw bits",6526,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6527,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6528,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6529,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6530,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6523,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6523,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6523,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6523,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6523,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6531,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6532,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6533,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6534,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6535,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6536,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6537,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6537,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6538,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6538,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6539,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6539,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6540,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6540,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6540,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6541,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6541,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6542,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6543,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6543,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6544,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6544,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6545,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6545,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6545,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6545,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6545,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6545,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6545,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6545,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6545,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6545,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6545,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6546,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6546,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6546,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6546,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6546,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6546,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6546,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6546,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6546,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6546,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6546,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6546,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep4r","stm32f103xx::usb","endpoint 4 register",null,null],[3,"R","stm32f103xx::usb::ep4r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6547,null],[13,"CONTROL","","This endpoint is a control endpoint",6547,null],[13,"ISO","","This endpoint is an isochronous endpoint",6547,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6547,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6548,null],[13,"CONTROL","","This endpoint is a control endpoint",6548,null],[13,"ISO","","This endpoint is an isochronous endpoint",6548,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6548,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6549,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6549,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6549,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6549,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep4r","Value of the field as raw bits",6550,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6551,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6552,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6553,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6554,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6547,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6547,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6547,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6547,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6547,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6555,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6556,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6557,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6558,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6559,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6560,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6561,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6561,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6562,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6562,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6563,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6563,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6564,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6564,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6564,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6565,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6565,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6566,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6567,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6567,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6568,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6568,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6569,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6569,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6569,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6569,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6569,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6569,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6569,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6569,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6569,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6569,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6569,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6570,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6570,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6570,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6570,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6570,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6570,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6570,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6570,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6570,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6570,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6570,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6570,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep5r","stm32f103xx::usb","endpoint 5 register",null,null],[3,"R","stm32f103xx::usb::ep5r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6571,null],[13,"CONTROL","","This endpoint is a control endpoint",6571,null],[13,"ISO","","This endpoint is an isochronous endpoint",6571,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6571,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6572,null],[13,"CONTROL","","This endpoint is a control endpoint",6572,null],[13,"ISO","","This endpoint is an isochronous endpoint",6572,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6572,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6573,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6573,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6573,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6573,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep5r","Value of the field as raw bits",6574,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6575,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6576,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6576,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6576,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6577,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6577,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6577,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6578,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6578,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6578,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6571,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6571,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6571,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6571,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6571,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6571,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6571,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6571,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6579,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6579,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6579,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6580,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6581,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6581,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6581,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6582,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6582,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6582,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6583,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6584,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6585,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6585,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6586,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6586,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6586,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6587,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6587,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6587,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6588,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6588,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6588,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6588,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6588,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6588,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6589,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6589,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6589,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6590,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6591,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6591,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6591,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6592,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6592,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6592,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6593,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6593,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6593,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6593,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6593,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6593,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6593,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6593,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6593,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6593,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6593,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6594,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6594,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6594,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6594,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6594,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6594,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6594,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6594,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6594,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6594,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6594,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6594,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep6r","stm32f103xx::usb","endpoint 6 register",null,null],[3,"R","stm32f103xx::usb::ep6r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6595,null],[13,"CONTROL","","This endpoint is a control endpoint",6595,null],[13,"ISO","","This endpoint is an isochronous endpoint",6595,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6595,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6596,null],[13,"CONTROL","","This endpoint is a control endpoint",6596,null],[13,"ISO","","This endpoint is an isochronous endpoint",6596,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6596,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6597,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6597,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6597,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6597,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep6r","Value of the field as raw bits",6598,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6599,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6600,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6601,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6602,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6595,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6595,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6595,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6595,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6595,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6603,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6604,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6605,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6606,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6607,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6608,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6609,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6609,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6609,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6610,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6610,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6610,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6611,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6611,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6611,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6612,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6612,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6612,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6613,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6613,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6613,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6614,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6615,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6615,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6616,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6616,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6617,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6617,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6617,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6617,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6617,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6617,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6617,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6617,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6617,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6617,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6617,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6618,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6618,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6618,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6618,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6618,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6618,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6618,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6618,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6618,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6618,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6618,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6618,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"ep7r","stm32f103xx::usb","endpoint 7 register",null,null],[3,"R","stm32f103xx::usb::ep7r","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EAR","","Value of the field",null,null],[3,"STAT_TXR","","Value of the field",null,null],[3,"DTOG_TXR","","Value of the field",null,null],[3,"CTR_TXR","","Value of the field",null,null],[3,"EP_KINDR","","Value of the field",null,null],[3,"SETUPR","","Value of the field",null,null],[3,"STAT_RXR","","Value of the field",null,null],[3,"DTOG_RXR","","Value of the field",null,null],[3,"CTR_RXR","","Value of the field",null,null],[3,"_EAW","","Proxy",null,null],[3,"_STAT_TXW","","Proxy",null,null],[3,"_DTOG_TXW","","Proxy",null,null],[3,"_CTR_TXW","","Proxy",null,null],[3,"_EP_KINDW","","Proxy",null,null],[3,"_EP_TYPEW","","Proxy",null,null],[3,"_SETUPW","","Proxy",null,null],[3,"_STAT_RXW","","Proxy",null,null],[3,"_DTOG_RXW","","Proxy",null,null],[3,"_CTR_RXW","","Proxy",null,null],[4,"EP_TYPER","","Possible values of the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6619,null],[13,"CONTROL","","This endpoint is a control endpoint",6619,null],[13,"ISO","","This endpoint is an isochronous endpoint",6619,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6619,null],[4,"EP_TYPEW","","Values that can be written to the field `EP_TYPE`",null,null],[13,"BULK","","This endpoint is a bulk endpoint",6620,null],[13,"CONTROL","","This endpoint is a control endpoint",6620,null],[13,"ISO","","This endpoint is an isochronous endpoint",6620,null],[13,"INTERRUPT","","This endpoint is an interrupt endpoint",6620,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6621,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6621,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6621,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6621,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::ep7r","Value of the field as raw bits",6622,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bits","","Value of the field as raw bits",6623,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6624,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6624,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6624,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6625,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6625,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6625,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6626,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6626,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6626,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"clone","","",6619,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"fmt","","",6619,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",6619,{"i":[{"n":"self"},{"n":"ep_typer"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6619,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"is_bulk","","Checks if the value of the field is `BULK`",6619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_control","","Checks if the value of the field is `CONTROL`",6619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_iso","","Checks if the value of the field is `ISO`",6619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt","","Checks if the value of the field is `INTERRUPT`",6619,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6627,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6627,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6627,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the field as raw bits",6628,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6629,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6630,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6631,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6632,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6633,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6633,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6634,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6634,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6635,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6635,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"variant","","Writes `variant` to the field",6636,{"i":[{"n":"self"},{"n":"ep_typew"}],"o":{"n":"w"}}],[11,"bulk","","This endpoint is a bulk endpoint",6636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"control","","This endpoint is a control endpoint",6636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"iso","","This endpoint is an isochronous endpoint",6636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"interrupt","","This endpoint is an interrupt endpoint",6636,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6636,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6637,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6637,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the field",6638,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6639,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6639,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6640,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6640,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6641,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ea","","Bits 0:3 - Endpoint address",6641,{"i":[{"n":"self"}],"o":{"n":"ear"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6641,{"i":[{"n":"self"}],"o":{"n":"stat_txr"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6641,{"i":[{"n":"self"}],"o":{"n":"dtog_txr"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6641,{"i":[{"n":"self"}],"o":{"n":"ctr_txr"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6641,{"i":[{"n":"self"}],"o":{"n":"ep_kindr"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6641,{"i":[{"n":"self"}],"o":{"n":"ep_typer"}}],[11,"setup","","Bit 11 - Setup transaction completed",6641,{"i":[{"n":"self"}],"o":{"n":"setupr"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6641,{"i":[{"n":"self"}],"o":{"n":"stat_rxr"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6641,{"i":[{"n":"self"}],"o":{"n":"dtog_rxr"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6641,{"i":[{"n":"self"}],"o":{"n":"ctr_rxr"}}],[11,"reset_value","","Reset value of the register",6642,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6642,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ea","","Bits 0:3 - Endpoint address",6642,{"i":[{"n":"self"}],"o":{"n":"_eaw"}}],[11,"stat_tx","","Bits 4:5 - Status bits, for transmission transfers",6642,{"i":[{"n":"self"}],"o":{"n":"_stat_txw"}}],[11,"dtog_tx","","Bit 6 - Data Toggle, for transmission transfers",6642,{"i":[{"n":"self"}],"o":{"n":"_dtog_txw"}}],[11,"ctr_tx","","Bit 7 - Correct Transfer for transmission",6642,{"i":[{"n":"self"}],"o":{"n":"_ctr_txw"}}],[11,"ep_kind","","Bit 8 - Endpoint kind",6642,{"i":[{"n":"self"}],"o":{"n":"_ep_kindw"}}],[11,"ep_type","","Bits 9:10 - Endpoint type",6642,{"i":[{"n":"self"}],"o":{"n":"_ep_typew"}}],[11,"setup","","Bit 11 - Setup transaction completed",6642,{"i":[{"n":"self"}],"o":{"n":"_setupw"}}],[11,"stat_rx","","Bits 12:13 - Status bits, for reception transfers",6642,{"i":[{"n":"self"}],"o":{"n":"_stat_rxw"}}],[11,"dtog_rx","","Bit 14 - Data Toggle, for reception transfers",6642,{"i":[{"n":"self"}],"o":{"n":"_dtog_rxw"}}],[11,"ctr_rx","","Bit 15 - Correct transfer for reception",6642,{"i":[{"n":"self"}],"o":{"n":"_ctr_rxw"}}],[0,"cntr","stm32f103xx::usb","control register",null,null],[3,"R","stm32f103xx::usb::cntr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"FRESR","","Value of the field",null,null],[3,"PDWNR","","Value of the field",null,null],[3,"LPMODER","","Value of the field",null,null],[3,"FSUSPR","","Value of the field",null,null],[3,"RESUMER","","Value of the field",null,null],[3,"ESOFMR","","Value of the field",null,null],[3,"SOFMR","","Value of the field",null,null],[3,"RESETMR","","Value of the field",null,null],[3,"SUSPMR","","Value of the field",null,null],[3,"WKUPMR","","Value of the field",null,null],[3,"ERRMR","","Value of the field",null,null],[3,"PMAOVRMR","","Value of the field",null,null],[3,"CTRMR","","Value of the field",null,null],[3,"_FRESW","","Proxy",null,null],[3,"_PDWNW","","Proxy",null,null],[3,"_LPMODEW","","Proxy",null,null],[3,"_FSUSPW","","Proxy",null,null],[3,"_RESUMEW","","Proxy",null,null],[3,"_ESOFMW","","Proxy",null,null],[3,"_SOFMW","","Proxy",null,null],[3,"_RESETMW","","Proxy",null,null],[3,"_SUSPMW","","Proxy",null,null],[3,"_WKUPMW","","Proxy",null,null],[3,"_ERRMW","","Proxy",null,null],[3,"_PMAOVRMW","","Proxy",null,null],[3,"_CTRMW","","Proxy",null,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6643,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6643,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6643,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6643,{"i":[{"n":"self"}]}],[11,"bit","stm32f103xx::usb::cntr","Value of the field as raw bits",6644,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6644,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6644,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6645,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6645,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6645,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6646,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6646,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6646,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6647,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6647,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6647,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6648,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6648,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6648,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6649,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6649,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6649,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6650,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6650,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6650,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6651,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6651,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6651,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6652,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6653,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6654,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6655,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6656,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_bit","","Sets the field bit",6657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6657,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6657,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6658,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6658,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6659,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6659,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6660,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6660,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6661,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6661,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6662,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6662,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6663,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6663,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6664,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6664,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6665,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6665,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6666,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6666,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6667,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6667,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6668,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6668,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6668,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6669,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6669,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6669,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6670,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fres","","Bit 0 - Force USB Reset",6670,{"i":[{"n":"self"}],"o":{"n":"fresr"}}],[11,"pdwn","","Bit 1 - Power down",6670,{"i":[{"n":"self"}],"o":{"n":"pdwnr"}}],[11,"lpmode","","Bit 2 - Low-power mode",6670,{"i":[{"n":"self"}],"o":{"n":"lpmoder"}}],[11,"fsusp","","Bit 3 - Force suspend",6670,{"i":[{"n":"self"}],"o":{"n":"fsuspr"}}],[11,"resume","","Bit 4 - Resume request",6670,{"i":[{"n":"self"}],"o":{"n":"resumer"}}],[11,"esofm","","Bit 8 - Expected start of frame interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"esofmr"}}],[11,"sofm","","Bit 9 - Start of frame interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"sofmr"}}],[11,"resetm","","Bit 10 - USB reset interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"resetmr"}}],[11,"suspm","","Bit 11 - Suspend mode interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"suspmr"}}],[11,"wkupm","","Bit 12 - Wakeup interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"wkupmr"}}],[11,"errm","","Bit 13 - Error interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"errmr"}}],[11,"pmaovrm","","Bit 14 - Packet memory area over / underrun interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"pmaovrmr"}}],[11,"ctrm","","Bit 15 - Correct transfer interrupt mask",6670,{"i":[{"n":"self"}],"o":{"n":"ctrmr"}}],[11,"reset_value","","Reset value of the register",6671,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6671,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"fres","","Bit 0 - Force USB Reset",6671,{"i":[{"n":"self"}],"o":{"n":"_fresw"}}],[11,"pdwn","","Bit 1 - Power down",6671,{"i":[{"n":"self"}],"o":{"n":"_pdwnw"}}],[11,"lpmode","","Bit 2 - Low-power mode",6671,{"i":[{"n":"self"}],"o":{"n":"_lpmodew"}}],[11,"fsusp","","Bit 3 - Force suspend",6671,{"i":[{"n":"self"}],"o":{"n":"_fsuspw"}}],[11,"resume","","Bit 4 - Resume request",6671,{"i":[{"n":"self"}],"o":{"n":"_resumew"}}],[11,"esofm","","Bit 8 - Expected start of frame interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_esofmw"}}],[11,"sofm","","Bit 9 - Start of frame interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_sofmw"}}],[11,"resetm","","Bit 10 - USB reset interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_resetmw"}}],[11,"suspm","","Bit 11 - Suspend mode interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_suspmw"}}],[11,"wkupm","","Bit 12 - Wakeup interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_wkupmw"}}],[11,"errm","","Bit 13 - Error interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_errmw"}}],[11,"pmaovrm","","Bit 14 - Packet memory area over / underrun interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_pmaovrmw"}}],[11,"ctrm","","Bit 15 - Correct transfer interrupt mask",6671,{"i":[{"n":"self"}],"o":{"n":"_ctrmw"}}],[0,"istr","stm32f103xx::usb","interrupt status register",null,null],[3,"R","stm32f103xx::usb::istr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"EP_IDR","","Value of the field",null,null],[3,"DIRR","","Value of the field",null,null],[3,"ESOFR","","Value of the field",null,null],[3,"SOFR","","Value of the field",null,null],[3,"RESETR","","Value of the field",null,null],[3,"SUSPR","","Value of the field",null,null],[3,"WKUPR","","Value of the field",null,null],[3,"ERRR","","Value of the field",null,null],[3,"PMAOVRR","","Value of the field",null,null],[3,"CTRR","","Value of the field",null,null],[3,"_EP_IDW","","Proxy",null,null],[3,"_DIRW","","Proxy",null,null],[3,"_ESOFW","","Proxy",null,null],[3,"_SOFW","","Proxy",null,null],[3,"_RESETW","","Proxy",null,null],[3,"_SUSPW","","Proxy",null,null],[3,"_WKUPW","","Proxy",null,null],[3,"_ERRW","","Proxy",null,null],[3,"_PMAOVRW","","Proxy",null,null],[3,"_CTRW","","Proxy",null,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6672,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6672,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6672,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6672,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::istr","Value of the field as raw bits",6673,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6674,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6675,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6676,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6677,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6678,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6679,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6680,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6681,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6682,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6683,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6684,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6684,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6685,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6685,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6686,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6686,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6687,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6687,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6688,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6688,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6689,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6689,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6690,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6690,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6691,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6691,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6692,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6692,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6693,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"ep_id","","Bits 0:3 - Endpoint Identifier",6693,{"i":[{"n":"self"}],"o":{"n":"ep_idr"}}],[11,"dir","","Bit 4 - Direction of transaction",6693,{"i":[{"n":"self"}],"o":{"n":"dirr"}}],[11,"esof","","Bit 8 - Expected start frame",6693,{"i":[{"n":"self"}],"o":{"n":"esofr"}}],[11,"sof","","Bit 9 - start of frame",6693,{"i":[{"n":"self"}],"o":{"n":"sofr"}}],[11,"reset","","Bit 10 - reset request",6693,{"i":[{"n":"self"}],"o":{"n":"resetr"}}],[11,"susp","","Bit 11 - Suspend mode request",6693,{"i":[{"n":"self"}],"o":{"n":"suspr"}}],[11,"wkup","","Bit 12 - Wakeup",6693,{"i":[{"n":"self"}],"o":{"n":"wkupr"}}],[11,"err","","Bit 13 - Error",6693,{"i":[{"n":"self"}],"o":{"n":"errr"}}],[11,"pmaovr","","Bit 14 - Packet memory area over / underrun",6693,{"i":[{"n":"self"}],"o":{"n":"pmaovrr"}}],[11,"ctr","","Bit 15 - Correct transfer",6693,{"i":[{"n":"self"}],"o":{"n":"ctrr"}}],[11,"reset_value","","Reset value of the register",6694,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6694,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"ep_id","","Bits 0:3 - Endpoint Identifier",6694,{"i":[{"n":"self"}],"o":{"n":"_ep_idw"}}],[11,"dir","","Bit 4 - Direction of transaction",6694,{"i":[{"n":"self"}],"o":{"n":"_dirw"}}],[11,"esof","","Bit 8 - Expected start frame",6694,{"i":[{"n":"self"}],"o":{"n":"_esofw"}}],[11,"sof","","Bit 9 - start of frame",6694,{"i":[{"n":"self"}],"o":{"n":"_sofw"}}],[11,"reset","","Bit 10 - reset request",6694,{"i":[{"n":"self"}],"o":{"n":"_resetw"}}],[11,"susp","","Bit 11 - Suspend mode request",6694,{"i":[{"n":"self"}],"o":{"n":"_suspw"}}],[11,"wkup","","Bit 12 - Wakeup",6694,{"i":[{"n":"self"}],"o":{"n":"_wkupw"}}],[11,"err","","Bit 13 - Error",6694,{"i":[{"n":"self"}],"o":{"n":"_errw"}}],[11,"pmaovr","","Bit 14 - Packet memory area over / underrun",6694,{"i":[{"n":"self"}],"o":{"n":"_pmaovrw"}}],[11,"ctr","","Bit 15 - Correct transfer",6694,{"i":[{"n":"self"}],"o":{"n":"_ctrw"}}],[0,"fnr","stm32f103xx::usb","frame number register",null,null],[3,"R","stm32f103xx::usb::fnr","Value read from the register",null,null],[3,"FNR","","Value of the field",null,null],[3,"LSOFR","","Value of the field",null,null],[3,"LCKR","","Value of the field",null,null],[3,"RXDMR","","Value of the field",null,null],[3,"RXDPR","","Value of the field",null,null],[11,"read","stm32f103xx::usb","Reads the contents of the register",6695,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"bits","stm32f103xx::usb::fnr","Value of the field as raw bits",6696,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Value of the field as raw bits",6697,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6698,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6699,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit","","Value of the field as raw bits",6700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6700,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Value of the register as raw bits",6701,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"fn_","","Bits 0:10 - Frame number",6701,{"i":[{"n":"self"}],"o":{"n":"fnr"}}],[11,"lsof","","Bits 11:12 - Lost SOF",6701,{"i":[{"n":"self"}],"o":{"n":"lsofr"}}],[11,"lck","","Bit 13 - Locked",6701,{"i":[{"n":"self"}],"o":{"n":"lckr"}}],[11,"rxdm","","Bit 14 - Receive data - line status",6701,{"i":[{"n":"self"}],"o":{"n":"rxdmr"}}],[11,"rxdp","","Bit 15 - Receive data + line status",6701,{"i":[{"n":"self"}],"o":{"n":"rxdpr"}}],[0,"daddr","stm32f103xx::usb","device address",null,null],[3,"R","stm32f103xx::usb::daddr","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"ADDR","","Value of the field",null,null],[3,"EFR","","Value of the field",null,null],[3,"_ADDW","","Proxy",null,null],[3,"_EFW","","Proxy",null,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6702,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6702,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6702,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6702,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::daddr","Value of the field as raw bits",6703,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"bit","","Value of the field as raw bits",6704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_clear","","Returns `true` if the bit is clear (0)",6704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bit_is_set","","Returns `true` if the bit is set (1)",6704,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"bits","","Writes raw bits to the field",6705,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"w"}}],[11,"set_bit","","Sets the field bit",6706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"clear_bit","","Clears the field bit",6706,{"i":[{"n":"self"}],"o":{"n":"w"}}],[11,"bit","","Writes raw bits to the field",6706,{"i":[{"n":"self"},{"n":"bool"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6707,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"add","","Bits 0:6 - Device address",6707,{"i":[{"n":"self"}],"o":{"n":"addr"}}],[11,"ef","","Bit 7 - Enable function",6707,{"i":[{"n":"self"}],"o":{"n":"efr"}}],[11,"reset_value","","Reset value of the register",6708,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6708,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"add","","Bits 0:6 - Device address",6708,{"i":[{"n":"self"}],"o":{"n":"_addw"}}],[11,"ef","","Bit 7 - Enable function",6708,{"i":[{"n":"self"}],"o":{"n":"_efw"}}],[0,"btable","stm32f103xx::usb","Buffer table address",null,null],[3,"R","stm32f103xx::usb::btable","Value read from the register",null,null],[3,"W","","Value to write to the register",null,null],[3,"BTABLER","","Value of the field",null,null],[3,"_BTABLEW","","Proxy",null,null],[11,"modify","stm32f103xx::usb","Modifies the contents of the register",6709,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the contents of the register",6709,{"i":[{"n":"self"}],"o":{"n":"r"}}],[11,"write","","Writes to the register",6709,{"i":[{"n":"self"},{"n":"f"}]}],[11,"reset","","Writes the reset value to the register",6709,{"i":[{"n":"self"}]}],[11,"bits","stm32f103xx::usb::btable","Value of the field as raw bits",6710,{"i":[{"n":"self"}],"o":{"n":"u16"}}],[11,"bits","","Writes raw bits to the field",6711,{"i":[{"n":"self"},{"n":"u16"}],"o":{"n":"w"}}],[11,"bits","","Value of the register as raw bits",6712,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[11,"btable","","Bits 3:15 - Buffer table",6712,{"i":[{"n":"self"}],"o":{"n":"btabler"}}],[11,"reset_value","","Reset value of the register",6713,{"o":{"n":"w"}}],[11,"bits","","Writes raw bits to the register",6713,{"i":[{"n":"self"},{"n":"u32"}],"o":{"n":"self"}}],[11,"btable","","Bits 3:15 - Buffer table",6713,{"i":[{"n":"self"}],"o":{"n":"_btablew"}}],[17,"NVIC_PRIO_BITS","stm32f103xx","Number available in the NVIC for configuring priority",null,null],[11,"nr","","",2,{"i":[{"n":"self"}],"o":{"n":"u8"}}],[11,"ptr","","Returns a pointer to the register block",6714,null],[11,"deref","","",6714,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6715,null],[11,"deref","","",6715,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6716,null],[11,"deref","","",6716,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6717,null],[11,"deref","","",6717,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6718,null],[11,"deref","","",6718,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6719,null],[11,"deref","","",6719,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6720,null],[11,"deref","","",6720,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6721,null],[11,"deref","","",6721,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6722,null],[11,"deref","","",6722,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6723,null],[11,"deref","","",6723,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6724,null],[11,"deref","","",6724,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6725,null],[11,"deref","","",6725,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6726,null],[11,"deref","","",6726,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6727,null],[11,"deref","","",6727,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6728,null],[11,"deref","","",6728,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6729,null],[11,"deref","","",6729,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6730,null],[11,"deref","","",6730,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6731,null],[11,"deref","","",6731,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6732,null],[11,"deref","","",6732,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6733,null],[11,"deref","","",6733,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6734,null],[11,"deref","","",6734,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6735,null],[11,"deref","","",6735,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6736,null],[11,"deref","","",6736,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6737,null],[11,"deref","","",6737,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6738,null],[11,"deref","","",6738,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6739,null],[11,"deref","","",6739,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6740,null],[11,"deref","","",6740,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6741,null],[11,"deref","","",6741,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6742,null],[11,"deref","","",6742,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6743,null],[11,"deref","","",6743,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6744,null],[11,"deref","","",6744,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6745,null],[11,"deref","","",6745,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6746,null],[11,"deref","","",6746,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6747,null],[11,"deref","","",6747,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6748,null],[11,"deref","","",6748,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6749,null],[11,"deref","","",6749,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6750,null],[11,"deref","","",6750,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6751,null],[11,"deref","","",6751,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6752,null],[11,"deref","","",6752,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6753,null],[11,"deref","","",6753,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6754,null],[11,"deref","","",6754,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6755,null],[11,"deref","","",6755,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6756,null],[11,"deref","","",6756,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6757,null],[11,"deref","","",6757,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6758,null],[11,"deref","","",6758,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6759,null],[11,"deref","","",6759,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6760,null],[11,"deref","","",6760,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6761,null],[11,"deref","","",6761,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6762,null],[11,"deref","","",6762,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6763,null],[11,"deref","","",6763,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6764,null],[11,"deref","","",6764,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"ptr","","Returns a pointer to the register block",6765,null],[11,"deref","","",6765,{"i":[{"n":"self"}],"o":{"n":"registerblock"}}],[11,"take","","Returns all the peripherals once",1,{"o":{"n":"option"}}],[11,"steal","","Unchecked version of `Peripherals::take`",1,{"o":{"n":"self"}}],[14,"interrupt","","Macro to override a device specific interrupt handler",null,null],[11,"take","","Returns all the core peripherals once",0,{"o":{"g":["peripherals"],"n":"option"}}],[11,"steal","","Unchecked version of `Peripherals::take`",0,{"o":{"n":"peripherals"}}],[11,"deref","","",6766,null],[11,"deref","","",6767,null],[11,"deref","","",6768,null],[11,"deref","","",6769,null],[11,"deref","","",6770,null],[11,"deref","","",6771,null],[11,"deref","","",6772,null],[11,"deref","","",6773,null],[11,"deref","","",6774,null],[11,"deref","","",6775,null],[11,"deref","","",6776,null],[11,"deref_mut","","",6772,null],[11,"iciallu","","I-cache invalidate all to PoU",6771,null],[11,"icimvau","","I-cache invalidate by MVA to PoU",6771,null],[11,"dcimvac","","D-cache invalidate by MVA to PoC",6771,null],[11,"dcisw","","D-cache invalidate by set-way",6771,null],[11,"dccmvau","","D-cache clean by MVA to PoU",6771,null],[11,"dccmvac","","D-cache clean by MVA to PoC",6771,null],[11,"dccsw","","D-cache clean by set-way",6771,null],[11,"dccimvac","","D-cache clean and invalidate by MVA to PoC",6771,null],[11,"dccisw","","D-cache clean and invalidate by set-way",6771,null],[11,"bpiall","","Branch predictor invalidate all",6771,null],[11,"ptr","","Returns a pointer to the register block",6771,null],[11,"select_cache","","Selects the current CCSIDR",6775,null],[11,"cache_num_sets_ways","","Returns the number of sets and ways in the selected cache",6775,null],[11,"ptr","","Returns a pointer to the register block",6775,null],[11,"ptr","","Returns a pointer to the register block",6766,null],[11,"enable_cycle_counter","","Enables the cycle counter",6770,null],[11,"get_cycle_count","","Returns the current clock cycle count",6770,{"o":{"n":"u32"}}],[11,"ptr","","Returns a pointer to the register block",6770,null],[11,"ptr","","Returns a pointer to the register block",6767,null],[11,"ptr","","Returns a pointer to the register block",6772,null],[11,"ptr","","Returns a pointer to the register block",6776,null],[11,"clear_pending","","Clears `interrupt`'s pending state",6769,null],[11,"disable","","Disables `interrupt`",6769,null],[11,"enable","","Enables `interrupt`",6769,null],[11,"get_priority","","Returns the NVIC priority of `interrupt`",6769,{"i":[{"n":"i"}],"o":{"n":"u8"}}],[11,"is_active","","Is `interrupt` active or pre-empted and stacked",6769,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"is_enabled","","Checks if `interrupt` is enabled",6769,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"is_pending","","Checks if `interrupt` is pending",6769,{"i":[{"n":"i"}],"o":{"n":"bool"}}],[11,"set_pending","","Forces `interrupt` into pending state",6769,null],[11,"set_priority","","Sets the \"priority\" of `interrupt` to `prio`",6769,null],[11,"ptr","","Returns a pointer to the register block",6769,null],[11,"vect_active","","Returns the active exception number",6768,{"o":{"n":"vectactive"}}],[11,"enable_icache","","Enables I-Cache if currently disabled",6768,null],[11,"disable_icache","","Disables I-Cache if currently enabled",6768,null],[11,"icache_enabled","","Returns whether the I-Cache is currently enabled",6768,{"o":{"n":"bool"}}],[11,"invalidate_icache","","Invalidates I-Cache",6768,null],[11,"enable_dcache","","Enables D-cache if currently disabled",6768,null],[11,"disable_dcache","","Disables D-cache if currently enabled",6768,null],[11,"dcache_enabled","","Returns whether the D-Cache is currently enabled",6768,{"o":{"n":"bool"}}],[11,"clean_dcache","","Cleans D-cache",6768,null],[11,"clean_invalidate_dcache","","Cleans and invalidates D-cache",6768,null],[11,"invalidate_dcache_by_address","","Invalidates D-cache by address",6768,null],[11,"clean_dcache_by_address","","Cleans D-cache by address",6768,null],[11,"clean_invalidate_dcache_by_address","","Cleans and invalidates D-cache by address",6768,null],[11,"set_sleepdeep","","Set the SLEEPDEEP bit in the SCR register",6768,null],[11,"clear_sleepdeep","","Clear the SLEEPDEEP bit in the SCR register",6768,null],[11,"ptr","","Returns a pointer to the register block",6768,null],[11,"clear_current","","Clears current value to 0",6774,null],[11,"disable_counter","","Disables counter",6774,null],[11,"disable_interrupt","","Disables SysTick interrupt",6774,null],[11,"enable_counter","","Enables counter",6774,null],[11,"enable_interrupt","","Enables SysTick interrupt",6774,null],[11,"get_clock_source","","Gets clock source",6774,{"i":[{"n":"self"}],"o":{"n":"systclksource"}}],[11,"get_current","","Gets current value",6774,{"o":{"n":"u32"}}],[11,"get_reload","","Gets reload value",6774,{"o":{"n":"u32"}}],[11,"get_ticks_per_10ms","","Returns the reload value with which the counter would wrap once per 10 ms",6774,{"o":{"n":"u32"}}],[11,"has_reference_clock","","Checks if an external reference clock is available",6774,{"o":{"n":"bool"}}],[11,"has_wrapped","","Checks if the counter wrapped (underflowed) since the last check",6774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_counter_enabled","","Checks if counter is enabled",6774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_interrupt_enabled","","Checks if SysTick interrupt is enabled",6774,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"is_precise","","Checks if the calibration value is precise",6774,{"o":{"n":"bool"}}],[11,"set_clock_source","","Sets clock source",6774,null],[11,"set_reload","","Sets reload value",6774,null],[11,"ptr","","Returns a pointer to the register block",6774,null],[11,"ptr","","Returns a pointer to the register block",6773,null]],"paths":[[3,"CorePeripherals"],[3,"Peripherals"],[4,"Interrupt"],[3,"RegisterBlock"],[3,"BCR1"],[3,"CBURSTRWR"],[3,"ASYNCWAITR"],[3,"EXTMODR"],[3,"WAITENR"],[3,"WRENR"],[3,"WAITCFGR"],[3,"WAITPOLR"],[3,"BURSTENR"],[3,"FACCENR"],[3,"MWIDR"],[3,"MTYPR"],[3,"MUXENR"],[3,"MBKENR"],[3,"_CBURSTRWW"],[3,"_ASYNCWAITW"],[3,"_EXTMODW"],[3,"_WAITENW"],[3,"_WRENW"],[3,"_WAITCFGW"],[3,"_WAITPOLW"],[3,"_BURSTENW"],[3,"_FACCENW"],[3,"_MWIDW"],[3,"_MTYPW"],[3,"_MUXENW"],[3,"_MBKENW"],[3,"R"],[3,"W"],[3,"BTR1"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"BUSTURNR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_BUSTURNW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BCR2"],[3,"CBURSTRWR"],[3,"ASYNCWAITR"],[3,"EXTMODR"],[3,"WAITENR"],[3,"WRENR"],[3,"WAITCFGR"],[3,"WRAPMODR"],[3,"WAITPOLR"],[3,"BURSTENR"],[3,"FACCENR"],[3,"MWIDR"],[3,"MTYPR"],[3,"MUXENR"],[3,"MBKENR"],[3,"_CBURSTRWW"],[3,"_ASYNCWAITW"],[3,"_EXTMODW"],[3,"_WAITENW"],[3,"_WRENW"],[3,"_WAITCFGW"],[3,"_WRAPMODW"],[3,"_WAITPOLW"],[3,"_BURSTENW"],[3,"_FACCENW"],[3,"_MWIDW"],[3,"_MTYPW"],[3,"_MUXENW"],[3,"_MBKENW"],[3,"R"],[3,"W"],[3,"BTR2"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"BUSTURNR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_BUSTURNW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BCR3"],[3,"CBURSTRWR"],[3,"ASYNCWAITR"],[3,"EXTMODR"],[3,"WAITENR"],[3,"WRENR"],[3,"WAITCFGR"],[3,"WRAPMODR"],[3,"WAITPOLR"],[3,"BURSTENR"],[3,"FACCENR"],[3,"MWIDR"],[3,"MTYPR"],[3,"MUXENR"],[3,"MBKENR"],[3,"_CBURSTRWW"],[3,"_ASYNCWAITW"],[3,"_EXTMODW"],[3,"_WAITENW"],[3,"_WRENW"],[3,"_WAITCFGW"],[3,"_WRAPMODW"],[3,"_WAITPOLW"],[3,"_BURSTENW"],[3,"_FACCENW"],[3,"_MWIDW"],[3,"_MTYPW"],[3,"_MUXENW"],[3,"_MBKENW"],[3,"R"],[3,"W"],[3,"BTR3"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"BUSTURNR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_BUSTURNW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BCR4"],[3,"CBURSTRWR"],[3,"ASYNCWAITR"],[3,"EXTMODR"],[3,"WAITENR"],[3,"WRENR"],[3,"WAITCFGR"],[3,"WRAPMODR"],[3,"WAITPOLR"],[3,"BURSTENR"],[3,"FACCENR"],[3,"MWIDR"],[3,"MTYPR"],[3,"MUXENR"],[3,"MBKENR"],[3,"_CBURSTRWW"],[3,"_ASYNCWAITW"],[3,"_EXTMODW"],[3,"_WAITENW"],[3,"_WRENW"],[3,"_WAITCFGW"],[3,"_WRAPMODW"],[3,"_WAITPOLW"],[3,"_BURSTENW"],[3,"_FACCENW"],[3,"_MWIDW"],[3,"_MTYPW"],[3,"_MUXENW"],[3,"_MBKENW"],[3,"R"],[3,"W"],[3,"BTR4"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"BUSTURNR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_BUSTURNW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"PCR2"],[3,"ECCPSR"],[3,"TARR"],[3,"TCLRR"],[3,"ECCENR"],[3,"PWIDR"],[3,"PTYPR"],[3,"PBKENR"],[3,"PWAITENR"],[3,"_ECCPSW"],[3,"_TARW"],[3,"_TCLRW"],[3,"_ECCENW"],[3,"_PWIDW"],[3,"_PTYPW"],[3,"_PBKENW"],[3,"_PWAITENW"],[3,"R"],[3,"W"],[3,"SR2"],[3,"FEMPTR"],[3,"IFENR"],[3,"ILENR"],[3,"IRENR"],[3,"IFSR"],[3,"ILSR"],[3,"IRSR"],[3,"_IFENW"],[3,"_ILENW"],[3,"_IRENW"],[3,"_IFSW"],[3,"_ILSW"],[3,"_IRSW"],[3,"R"],[3,"W"],[3,"PMEM2"],[3,"MEMHIZXR"],[3,"MEMHOLDXR"],[3,"MEMWAITXR"],[3,"MEMSETXR"],[3,"_MEMHIZXW"],[3,"_MEMHOLDXW"],[3,"_MEMWAITXW"],[3,"_MEMSETXW"],[3,"R"],[3,"W"],[3,"PATT2"],[3,"ATTHIZXR"],[3,"ATTHOLDXR"],[3,"ATTWAITXR"],[3,"ATTSETXR"],[3,"_ATTHIZXW"],[3,"_ATTHOLDXW"],[3,"_ATTWAITXW"],[3,"_ATTSETXW"],[3,"R"],[3,"W"],[3,"ECCR2"],[3,"ECCXR"],[3,"R"],[3,"PCR3"],[3,"ECCPSR"],[3,"TARR"],[3,"TCLRR"],[3,"ECCENR"],[3,"PWIDR"],[3,"PTYPR"],[3,"PBKENR"],[3,"PWAITENR"],[3,"_ECCPSW"],[3,"_TARW"],[3,"_TCLRW"],[3,"_ECCENW"],[3,"_PWIDW"],[3,"_PTYPW"],[3,"_PBKENW"],[3,"_PWAITENW"],[3,"R"],[3,"W"],[3,"SR3"],[3,"FEMPTR"],[3,"IFENR"],[3,"ILENR"],[3,"IRENR"],[3,"IFSR"],[3,"ILSR"],[3,"IRSR"],[3,"_IFENW"],[3,"_ILENW"],[3,"_IRENW"],[3,"_IFSW"],[3,"_ILSW"],[3,"_IRSW"],[3,"R"],[3,"W"],[3,"PMEM3"],[3,"MEMHIZXR"],[3,"MEMHOLDXR"],[3,"MEMWAITXR"],[3,"MEMSETXR"],[3,"_MEMHIZXW"],[3,"_MEMHOLDXW"],[3,"_MEMWAITXW"],[3,"_MEMSETXW"],[3,"R"],[3,"W"],[3,"PATT3"],[3,"ATTHIZXR"],[3,"ATTHOLDXR"],[3,"ATTWAITXR"],[3,"ATTSETXR"],[3,"_ATTHIZXW"],[3,"_ATTHOLDXW"],[3,"_ATTWAITXW"],[3,"_ATTSETXW"],[3,"R"],[3,"W"],[3,"ECCR3"],[3,"ECCXR"],[3,"R"],[3,"PCR4"],[3,"ECCPSR"],[3,"TARR"],[3,"TCLRR"],[3,"ECCENR"],[3,"PWIDR"],[3,"PTYPR"],[3,"PBKENR"],[3,"PWAITENR"],[3,"_ECCPSW"],[3,"_TARW"],[3,"_TCLRW"],[3,"_ECCENW"],[3,"_PWIDW"],[3,"_PTYPW"],[3,"_PBKENW"],[3,"_PWAITENW"],[3,"R"],[3,"W"],[3,"SR4"],[3,"FEMPTR"],[3,"IFENR"],[3,"ILENR"],[3,"IRENR"],[3,"IFSR"],[3,"ILSR"],[3,"IRSR"],[3,"_IFENW"],[3,"_ILENW"],[3,"_IRENW"],[3,"_IFSW"],[3,"_ILSW"],[3,"_IRSW"],[3,"R"],[3,"W"],[3,"PMEM4"],[3,"MEMHIZXR"],[3,"MEMHOLDXR"],[3,"MEMWAITXR"],[3,"MEMSETXR"],[3,"_MEMHIZXW"],[3,"_MEMHOLDXW"],[3,"_MEMWAITXW"],[3,"_MEMSETXW"],[3,"R"],[3,"W"],[3,"PATT4"],[3,"ATTHIZXR"],[3,"ATTHOLDXR"],[3,"ATTWAITXR"],[3,"ATTSETXR"],[3,"_ATTHIZXW"],[3,"_ATTHOLDXW"],[3,"_ATTWAITXW"],[3,"_ATTSETXW"],[3,"R"],[3,"W"],[3,"PIO4"],[3,"IOHIZXR"],[3,"IOHOLDXR"],[3,"IOWAITXR"],[3,"IOSETXR"],[3,"_IOHIZXW"],[3,"_IOHOLDXW"],[3,"_IOWAITXW"],[3,"_IOSETXW"],[3,"R"],[3,"W"],[3,"BWTR1"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BWTR2"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BWTR3"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"BWTR4"],[3,"ACCMODR"],[3,"DATLATR"],[3,"CLKDIVR"],[3,"DATASTR"],[3,"ADDHLDR"],[3,"ADDSETR"],[3,"_ACCMODW"],[3,"_DATLATW"],[3,"_CLKDIVW"],[3,"_DATASTW"],[3,"_ADDHLDW"],[3,"_ADDSETW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR"],[3,"LPDSR"],[3,"PDDSR"],[3,"CWUFR"],[3,"CSBFR"],[3,"PVDER"],[3,"PLSR"],[3,"DBPR"],[3,"_LPDSW"],[3,"_PDDSW"],[3,"_CWUFW"],[3,"_CSBFW"],[3,"_PVDEW"],[3,"_PLSW"],[3,"_DBPW"],[3,"R"],[3,"W"],[3,"CSR"],[3,"WUFR"],[3,"SBFR"],[3,"PVDOR"],[3,"EWUPR"],[3,"_EWUPW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[4,"HSEONR"],[4,"HSERDYR"],[4,"HSEBYPR"],[4,"PLLONR"],[4,"PLLRDYR"],[4,"HSEONW"],[4,"HSEBYPW"],[4,"PLLONW"],[3,"CR"],[3,"HSIONR"],[3,"HSIRDYR"],[3,"HSITRIMR"],[3,"HSICALR"],[3,"CSSONR"],[3,"_HSIONW"],[3,"_HSITRIMW"],[3,"_HSEONW"],[3,"_HSEBYPW"],[3,"_CSSONW"],[3,"_PLLONW"],[3,"R"],[3,"W"],[4,"SWR"],[4,"SWSR"],[4,"HPRER"],[4,"PPRE1R"],[4,"PPRE2R"],[4,"ADCPRER"],[4,"PLLSRCR"],[4,"PLLXTPRER"],[4,"PLLMULR"],[4,"USBPRER"],[4,"SWW"],[4,"HPREW"],[4,"PPRE1W"],[4,"PPRE2W"],[4,"ADCPREW"],[4,"PLLSRCW"],[4,"PLLXTPREW"],[4,"PLLMULW"],[4,"USBPREW"],[3,"CFGR"],[3,"MCOR"],[3,"_SWW"],[3,"_HPREW"],[3,"_PPRE1W"],[3,"_PPRE2W"],[3,"_ADCPREW"],[3,"_PLLSRCW"],[3,"_PLLXTPREW"],[3,"_PLLMULW"],[3,"_USBPREW"],[3,"_MCOW"],[3,"R"],[3,"W"],[3,"CIR"],[3,"LSIRDYFR"],[3,"LSERDYFR"],[3,"HSIRDYFR"],[3,"HSERDYFR"],[3,"PLLRDYFR"],[3,"CSSFR"],[3,"LSIRDYIER"],[3,"LSERDYIER"],[3,"HSIRDYIER"],[3,"HSERDYIER"],[3,"PLLRDYIER"],[3,"_LSIRDYIEW"],[3,"_LSERDYIEW"],[3,"_HSIRDYIEW"],[3,"_HSERDYIEW"],[3,"_PLLRDYIEW"],[3,"_LSIRDYCW"],[3,"_LSERDYCW"],[3,"_HSIRDYCW"],[3,"_HSERDYCW"],[3,"_PLLRDYCW"],[3,"_CSSCW"],[3,"R"],[3,"W"],[3,"APB2RSTR"],[3,"AFIORSTR"],[3,"IOPARSTR"],[3,"IOPBRSTR"],[3,"IOPCRSTR"],[3,"IOPDRSTR"],[3,"IOPERSTR"],[3,"IOPFRSTR"],[3,"IOPGRSTR"],[3,"ADC1RSTR"],[3,"ADC2RSTR"],[3,"TIM1RSTR"],[3,"SPI1RSTR"],[3,"TIM8RSTR"],[3,"USART1RSTR"],[3,"ADC3RSTR"],[3,"TIM9RSTR"],[3,"TIM10RSTR"],[3,"TIM11RSTR"],[3,"_AFIORSTW"],[3,"_IOPARSTW"],[3,"_IOPBRSTW"],[3,"_IOPCRSTW"],[3,"_IOPDRSTW"],[3,"_IOPERSTW"],[3,"_IOPFRSTW"],[3,"_IOPGRSTW"],[3,"_ADC1RSTW"],[3,"_ADC2RSTW"],[3,"_TIM1RSTW"],[3,"_SPI1RSTW"],[3,"_TIM8RSTW"],[3,"_USART1RSTW"],[3,"_ADC3RSTW"],[3,"_TIM9RSTW"],[3,"_TIM10RSTW"],[3,"_TIM11RSTW"],[3,"R"],[3,"W"],[3,"APB1RSTR"],[3,"TIM2RSTR"],[3,"TIM3RSTR"],[3,"TIM4RSTR"],[3,"TIM5RSTR"],[3,"TIM6RSTR"],[3,"TIM7RSTR"],[3,"TIM12RSTR"],[3,"TIM13RSTR"],[3,"TIM14RSTR"],[3,"WWDGRSTR"],[3,"SPI2RSTR"],[3,"SPI3RSTR"],[3,"USART2RSTR"],[3,"USART3RSTR"],[3,"UART4RSTR"],[3,"UART5RSTR"],[3,"I2C1RSTR"],[3,"I2C2RSTR"],[3,"USBRSTR"],[3,"CANRSTR"],[3,"BKPRSTR"],[3,"PWRRSTR"],[3,"DACRSTR"],[3,"_TIM2RSTW"],[3,"_TIM3RSTW"],[3,"_TIM4RSTW"],[3,"_TIM5RSTW"],[3,"_TIM6RSTW"],[3,"_TIM7RSTW"],[3,"_TIM12RSTW"],[3,"_TIM13RSTW"],[3,"_TIM14RSTW"],[3,"_WWDGRSTW"],[3,"_SPI2RSTW"],[3,"_SPI3RSTW"],[3,"_USART2RSTW"],[3,"_USART3RSTW"],[3,"_UART4RSTW"],[3,"_UART5RSTW"],[3,"_I2C1RSTW"],[3,"_I2C2RSTW"],[3,"_USBRSTW"],[3,"_CANRSTW"],[3,"_BKPRSTW"],[3,"_PWRRSTW"],[3,"_DACRSTW"],[3,"R"],[3,"W"],[4,"DMA1ENR"],[4,"DMA1ENW"],[3,"AHBENR"],[3,"_DMA1ENW"],[3,"_DMA2ENW"],[3,"_SRAMENW"],[3,"_FLITFENW"],[3,"_CRCENW"],[3,"_FSMCENW"],[3,"_SDIOENW"],[3,"R"],[3,"W"],[3,"APB2ENR"],[3,"_AFIOENW"],[3,"_IOPAENW"],[3,"_IOPBENW"],[3,"_IOPCENW"],[3,"_IOPDENW"],[3,"_IOPEENW"],[3,"_IOPFENW"],[3,"_IOPGENW"],[3,"_ADC1ENW"],[3,"_ADC2ENW"],[3,"_TIM1ENW"],[3,"_SPI1ENW"],[3,"_TIM8ENW"],[3,"_USART1ENW"],[3,"_ADC3ENW"],[3,"_TIM9ENW"],[3,"_TIM10ENW"],[3,"_TIM11ENW"],[3,"R"],[3,"W"],[3,"APB1ENR"],[3,"_TIM2ENW"],[3,"_TIM3ENW"],[3,"_TIM4ENW"],[3,"_TIM5ENW"],[3,"_TIM6ENW"],[3,"_TIM7ENW"],[3,"_TIM12ENW"],[3,"_TIM13ENW"],[3,"_TIM14ENW"],[3,"_WWDGENW"],[3,"_SPI2ENW"],[3,"_SPI3ENW"],[3,"_USART2ENW"],[3,"_USART3ENW"],[3,"_UART4ENW"],[3,"_UART5ENW"],[3,"_I2C1ENW"],[3,"_I2C2ENW"],[3,"_USBENW"],[3,"_CANENW"],[3,"_BKPENW"],[3,"_PWRENW"],[3,"_DACENW"],[3,"R"],[3,"W"],[4,"RTCSELR"],[4,"RTCSELW"],[3,"BDCR"],[3,"LSEONR"],[3,"LSERDYR"],[3,"LSEBYPR"],[3,"BDRSTR"],[3,"_LSEONW"],[3,"_LSEBYPW"],[3,"_RTCSELW"],[3,"_RTCENW"],[3,"_BDRSTW"],[3,"R"],[3,"W"],[3,"CSR"],[3,"LSIONR"],[3,"LSIRDYR"],[3,"RMVFR"],[3,"PINRSTFR"],[3,"PORRSTFR"],[3,"SFTRSTFR"],[3,"IWDGRSTFR"],[3,"WWDGRSTFR"],[3,"LPWRRSTFR"],[3,"_LSIONW"],[3,"_RMVFW"],[3,"_PINRSTFW"],[3,"_PORRSTFW"],[3,"_SFTRSTFW"],[3,"_IWDGRSTFW"],[3,"_WWDGRSTFW"],[3,"_LPWRRSTFW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[4,"MODE0R"],[4,"CNF0R"],[4,"MODE0W"],[4,"CNF0W"],[3,"CRL"],[3,"_MODE0W"],[3,"_CNF0W"],[3,"_MODE1W"],[3,"_CNF1W"],[3,"_MODE2W"],[3,"_CNF2W"],[3,"_MODE3W"],[3,"_CNF3W"],[3,"_MODE4W"],[3,"_CNF4W"],[3,"_MODE5W"],[3,"_CNF5W"],[3,"_MODE6W"],[3,"_CNF6W"],[3,"_MODE7W"],[3,"_CNF7W"],[3,"R"],[3,"W"],[3,"CRH"],[3,"_MODE8W"],[3,"_CNF8W"],[3,"_MODE9W"],[3,"_CNF9W"],[3,"_MODE10W"],[3,"_CNF10W"],[3,"_MODE11W"],[3,"_CNF11W"],[3,"_MODE12W"],[3,"_CNF12W"],[3,"_MODE13W"],[3,"_CNF13W"],[3,"_MODE14W"],[3,"_CNF14W"],[3,"_MODE15W"],[3,"_CNF15W"],[3,"R"],[3,"W"],[3,"IDR"],[3,"IDR0R"],[3,"IDR1R"],[3,"IDR2R"],[3,"IDR3R"],[3,"IDR4R"],[3,"IDR5R"],[3,"IDR6R"],[3,"IDR7R"],[3,"IDR8R"],[3,"IDR9R"],[3,"IDR10R"],[3,"IDR11R"],[3,"IDR12R"],[3,"IDR13R"],[3,"IDR14R"],[3,"IDR15R"],[3,"R"],[3,"ODR"],[3,"ODR0R"],[3,"ODR1R"],[3,"ODR2R"],[3,"ODR3R"],[3,"ODR4R"],[3,"ODR5R"],[3,"ODR6R"],[3,"ODR7R"],[3,"ODR8R"],[3,"ODR9R"],[3,"ODR10R"],[3,"ODR11R"],[3,"ODR12R"],[3,"ODR13R"],[3,"ODR14R"],[3,"ODR15R"],[3,"_ODR0W"],[3,"_ODR1W"],[3,"_ODR2W"],[3,"_ODR3W"],[3,"_ODR4W"],[3,"_ODR5W"],[3,"_ODR6W"],[3,"_ODR7W"],[3,"_ODR8W"],[3,"_ODR9W"],[3,"_ODR10W"],[3,"_ODR11W"],[3,"_ODR12W"],[3,"_ODR13W"],[3,"_ODR14W"],[3,"_ODR15W"],[3,"R"],[3,"W"],[4,"BS0W"],[4,"BR0W"],[3,"BSRR"],[3,"_BS0W"],[3,"_BS1W"],[3,"_BS2W"],[3,"_BS3W"],[3,"_BS4W"],[3,"_BS5W"],[3,"_BS6W"],[3,"_BS7W"],[3,"_BS8W"],[3,"_BS9W"],[3,"_BS10W"],[3,"_BS11W"],[3,"_BS12W"],[3,"_BS13W"],[3,"_BS14W"],[3,"_BS15W"],[3,"_BR0W"],[3,"_BR1W"],[3,"_BR2W"],[3,"_BR3W"],[3,"_BR4W"],[3,"_BR5W"],[3,"_BR6W"],[3,"_BR7W"],[3,"_BR8W"],[3,"_BR9W"],[3,"_BR10W"],[3,"_BR11W"],[3,"_BR12W"],[3,"_BR13W"],[3,"_BR14W"],[3,"_BR15W"],[3,"W"],[3,"BRR"],[3,"_BR0W"],[3,"_BR1W"],[3,"_BR2W"],[3,"_BR3W"],[3,"_BR4W"],[3,"_BR5W"],[3,"_BR6W"],[3,"_BR7W"],[3,"_BR8W"],[3,"_BR9W"],[3,"_BR10W"],[3,"_BR11W"],[3,"_BR12W"],[3,"_BR13W"],[3,"_BR14W"],[3,"_BR15W"],[3,"W"],[3,"LCKR"],[3,"LCK0R"],[3,"LCK1R"],[3,"LCK2R"],[3,"LCK3R"],[3,"LCK4R"],[3,"LCK5R"],[3,"LCK6R"],[3,"LCK7R"],[3,"LCK8R"],[3,"LCK9R"],[3,"LCK10R"],[3,"LCK11R"],[3,"LCK12R"],[3,"LCK13R"],[3,"LCK14R"],[3,"LCK15R"],[3,"LCKKR"],[3,"_LCK0W"],[3,"_LCK1W"],[3,"_LCK2W"],[3,"_LCK3W"],[3,"_LCK4W"],[3,"_LCK5W"],[3,"_LCK6W"],[3,"_LCK7W"],[3,"_LCK8W"],[3,"_LCK9W"],[3,"_LCK10W"],[3,"_LCK11W"],[3,"_LCK12W"],[3,"_LCK13W"],[3,"_LCK14W"],[3,"_LCK15W"],[3,"_LCKKW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"EVCR"],[3,"PINR"],[3,"PORTR"],[3,"EVOER"],[3,"_PINW"],[3,"_PORTW"],[3,"_EVOEW"],[3,"R"],[3,"W"],[3,"MAPR"],[3,"SPI1_REMAPR"],[3,"I2C1_REMAPR"],[3,"USART1_REMAPR"],[3,"USART2_REMAPR"],[3,"USART3_REMAPR"],[3,"TIM1_REMAPR"],[3,"TIM2_REMAPR"],[3,"TIM3_REMAPR"],[3,"TIM4_REMAPR"],[3,"CAN_REMAPR"],[3,"PD01_REMAPR"],[3,"TIM5CH4_IREMAPR"],[3,"ADC1_ETRGINJ_REMAPR"],[3,"ADC1_ETRGREG_REMAPR"],[3,"ADC2_ETRGINJ_REMAPR"],[3,"ADC2_ETRGREG_REMAPR"],[3,"_SPI1_REMAPW"],[3,"_I2C1_REMAPW"],[3,"_USART1_REMAPW"],[3,"_USART2_REMAPW"],[3,"_USART3_REMAPW"],[3,"_TIM1_REMAPW"],[3,"_TIM2_REMAPW"],[3,"_TIM3_REMAPW"],[3,"_TIM4_REMAPW"],[3,"_CAN_REMAPW"],[3,"_PD01_REMAPW"],[3,"_TIM5CH4_IREMAPW"],[3,"_ADC1_ETRGINJ_REMAPW"],[3,"_ADC1_ETRGREG_REMAPW"],[3,"_ADC2_ETRGINJ_REMAPW"],[3,"_ADC2_ETRGREG_REMAPW"],[3,"_SWJ_CFGW"],[3,"R"],[3,"W"],[3,"EXTICR1"],[3,"EXTI0R"],[3,"EXTI1R"],[3,"EXTI2R"],[3,"EXTI3R"],[3,"_EXTI0W"],[3,"_EXTI1W"],[3,"_EXTI2W"],[3,"_EXTI3W"],[3,"R"],[3,"W"],[3,"EXTICR2"],[3,"EXTI4R"],[3,"EXTI5R"],[3,"EXTI6R"],[3,"EXTI7R"],[3,"_EXTI4W"],[3,"_EXTI5W"],[3,"_EXTI6W"],[3,"_EXTI7W"],[3,"R"],[3,"W"],[3,"EXTICR3"],[3,"EXTI8R"],[3,"EXTI9R"],[3,"EXTI10R"],[3,"EXTI11R"],[3,"_EXTI8W"],[3,"_EXTI9W"],[3,"_EXTI10W"],[3,"_EXTI11W"],[3,"R"],[3,"W"],[3,"EXTICR4"],[3,"EXTI12R"],[3,"EXTI13R"],[3,"EXTI14R"],[3,"EXTI15R"],[3,"_EXTI12W"],[3,"_EXTI13W"],[3,"_EXTI14W"],[3,"_EXTI15W"],[3,"R"],[3,"W"],[3,"MAPR2"],[3,"TIM9_REMAPR"],[3,"TIM10_REMAPR"],[3,"TIM11_REMAPR"],[3,"TIM13_REMAPR"],[3,"TIM14_REMAPR"],[3,"FSMC_NADVR"],[3,"_TIM9_REMAPW"],[3,"_TIM10_REMAPW"],[3,"_TIM11_REMAPW"],[3,"_TIM13_REMAPW"],[3,"_TIM14_REMAPW"],[3,"_FSMC_NADVW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"IMR"],[3,"MR0R"],[3,"MR1R"],[3,"MR2R"],[3,"MR3R"],[3,"MR4R"],[3,"MR5R"],[3,"MR6R"],[3,"MR7R"],[3,"MR8R"],[3,"MR9R"],[3,"MR10R"],[3,"MR11R"],[3,"MR12R"],[3,"MR13R"],[3,"MR14R"],[3,"MR15R"],[3,"MR16R"],[3,"MR17R"],[3,"MR18R"],[3,"_MR0W"],[3,"_MR1W"],[3,"_MR2W"],[3,"_MR3W"],[3,"_MR4W"],[3,"_MR5W"],[3,"_MR6W"],[3,"_MR7W"],[3,"_MR8W"],[3,"_MR9W"],[3,"_MR10W"],[3,"_MR11W"],[3,"_MR12W"],[3,"_MR13W"],[3,"_MR14W"],[3,"_MR15W"],[3,"_MR16W"],[3,"_MR17W"],[3,"_MR18W"],[3,"R"],[3,"W"],[3,"EMR"],[3,"MR0R"],[3,"MR1R"],[3,"MR2R"],[3,"MR3R"],[3,"MR4R"],[3,"MR5R"],[3,"MR6R"],[3,"MR7R"],[3,"MR8R"],[3,"MR9R"],[3,"MR10R"],[3,"MR11R"],[3,"MR12R"],[3,"MR13R"],[3,"MR14R"],[3,"MR15R"],[3,"MR16R"],[3,"MR17R"],[3,"MR18R"],[3,"_MR0W"],[3,"_MR1W"],[3,"_MR2W"],[3,"_MR3W"],[3,"_MR4W"],[3,"_MR5W"],[3,"_MR6W"],[3,"_MR7W"],[3,"_MR8W"],[3,"_MR9W"],[3,"_MR10W"],[3,"_MR11W"],[3,"_MR12W"],[3,"_MR13W"],[3,"_MR14W"],[3,"_MR15W"],[3,"_MR16W"],[3,"_MR17W"],[3,"_MR18W"],[3,"R"],[3,"W"],[3,"RTSR"],[3,"TR0R"],[3,"TR1R"],[3,"TR2R"],[3,"TR3R"],[3,"TR4R"],[3,"TR5R"],[3,"TR6R"],[3,"TR7R"],[3,"TR8R"],[3,"TR9R"],[3,"TR10R"],[3,"TR11R"],[3,"TR12R"],[3,"TR13R"],[3,"TR14R"],[3,"TR15R"],[3,"TR16R"],[3,"TR17R"],[3,"TR18R"],[3,"_TR0W"],[3,"_TR1W"],[3,"_TR2W"],[3,"_TR3W"],[3,"_TR4W"],[3,"_TR5W"],[3,"_TR6W"],[3,"_TR7W"],[3,"_TR8W"],[3,"_TR9W"],[3,"_TR10W"],[3,"_TR11W"],[3,"_TR12W"],[3,"_TR13W"],[3,"_TR14W"],[3,"_TR15W"],[3,"_TR16W"],[3,"_TR17W"],[3,"_TR18W"],[3,"R"],[3,"W"],[3,"FTSR"],[3,"TR0R"],[3,"TR1R"],[3,"TR2R"],[3,"TR3R"],[3,"TR4R"],[3,"TR5R"],[3,"TR6R"],[3,"TR7R"],[3,"TR8R"],[3,"TR9R"],[3,"TR10R"],[3,"TR11R"],[3,"TR12R"],[3,"TR13R"],[3,"TR14R"],[3,"TR15R"],[3,"TR16R"],[3,"TR17R"],[3,"TR18R"],[3,"_TR0W"],[3,"_TR1W"],[3,"_TR2W"],[3,"_TR3W"],[3,"_TR4W"],[3,"_TR5W"],[3,"_TR6W"],[3,"_TR7W"],[3,"_TR8W"],[3,"_TR9W"],[3,"_TR10W"],[3,"_TR11W"],[3,"_TR12W"],[3,"_TR13W"],[3,"_TR14W"],[3,"_TR15W"],[3,"_TR16W"],[3,"_TR17W"],[3,"_TR18W"],[3,"R"],[3,"W"],[3,"SWIER"],[3,"SWIER0R"],[3,"SWIER1R"],[3,"SWIER2R"],[3,"SWIER3R"],[3,"SWIER4R"],[3,"SWIER5R"],[3,"SWIER6R"],[3,"SWIER7R"],[3,"SWIER8R"],[3,"SWIER9R"],[3,"SWIER10R"],[3,"SWIER11R"],[3,"SWIER12R"],[3,"SWIER13R"],[3,"SWIER14R"],[3,"SWIER15R"],[3,"SWIER16R"],[3,"SWIER17R"],[3,"SWIER18R"],[3,"_SWIER0W"],[3,"_SWIER1W"],[3,"_SWIER2W"],[3,"_SWIER3W"],[3,"_SWIER4W"],[3,"_SWIER5W"],[3,"_SWIER6W"],[3,"_SWIER7W"],[3,"_SWIER8W"],[3,"_SWIER9W"],[3,"_SWIER10W"],[3,"_SWIER11W"],[3,"_SWIER12W"],[3,"_SWIER13W"],[3,"_SWIER14W"],[3,"_SWIER15W"],[3,"_SWIER16W"],[3,"_SWIER17W"],[3,"_SWIER18W"],[3,"R"],[3,"W"],[3,"PR"],[3,"PR0R"],[3,"PR1R"],[3,"PR2R"],[3,"PR3R"],[3,"PR4R"],[3,"PR5R"],[3,"PR6R"],[3,"PR7R"],[3,"PR8R"],[3,"PR9R"],[3,"PR10R"],[3,"PR11R"],[3,"PR12R"],[3,"PR13R"],[3,"PR14R"],[3,"PR15R"],[3,"PR16R"],[3,"PR17R"],[3,"PR18R"],[3,"_PR0W"],[3,"_PR1W"],[3,"_PR2W"],[3,"_PR3W"],[3,"_PR4W"],[3,"_PR5W"],[3,"_PR6W"],[3,"_PR7W"],[3,"_PR8W"],[3,"_PR9W"],[3,"_PR10W"],[3,"_PR11W"],[3,"_PR12W"],[3,"_PR13W"],[3,"_PR14W"],[3,"_PR15W"],[3,"_PR16W"],[3,"_PR17W"],[3,"_PR18W"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"ISR"],[3,"GIF1R"],[3,"TCIF1R"],[3,"HTIF1R"],[3,"TEIF1R"],[3,"GIF2R"],[3,"TCIF2R"],[3,"HTIF2R"],[3,"TEIF2R"],[3,"GIF3R"],[3,"TCIF3R"],[3,"HTIF3R"],[3,"TEIF3R"],[3,"GIF4R"],[3,"TCIF4R"],[3,"HTIF4R"],[3,"TEIF4R"],[3,"GIF5R"],[3,"TCIF5R"],[3,"HTIF5R"],[3,"TEIF5R"],[3,"GIF6R"],[3,"TCIF6R"],[3,"HTIF6R"],[3,"TEIF6R"],[3,"GIF7R"],[3,"TCIF7R"],[3,"HTIF7R"],[3,"TEIF7R"],[3,"R"],[3,"IFCR"],[3,"_CGIF1W"],[3,"_CGIF2W"],[3,"_CGIF3W"],[3,"_CGIF4W"],[3,"_CGIF5W"],[3,"_CGIF6W"],[3,"_CGIF7W"],[3,"_CTCIF1W"],[3,"_CTCIF2W"],[3,"_CTCIF3W"],[3,"_CTCIF4W"],[3,"_CTCIF5W"],[3,"_CTCIF6W"],[3,"_CTCIF7W"],[3,"_CHTIF1W"],[3,"_CHTIF2W"],[3,"_CHTIF3W"],[3,"_CHTIF4W"],[3,"_CHTIF5W"],[3,"_CHTIF6W"],[3,"_CHTIF7W"],[3,"_CTEIF1W"],[3,"_CTEIF2W"],[3,"_CTEIF3W"],[3,"_CTEIF4W"],[3,"_CTEIF5W"],[3,"_CTEIF6W"],[3,"_CTEIF7W"],[3,"W"],[4,"PSIZER"],[4,"PLR"],[4,"PSIZEW"],[4,"PLW"],[3,"CCR1"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR1"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR1"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR1"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR2"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR2"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR2"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR2"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR3"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR3"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR3"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR3"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR4"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR4"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR4"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR4"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR5"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR5"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR5"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR5"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR6"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR6"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR6"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR6"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"CCR7"],[3,"TCIER"],[3,"HTIER"],[3,"TEIER"],[3,"DIRR"],[3,"CIRCR"],[3,"PINCR"],[3,"MINCR"],[3,"MEM2MEMR"],[3,"_ENW"],[3,"_TCIEW"],[3,"_HTIEW"],[3,"_TEIEW"],[3,"_DIRW"],[3,"_CIRCW"],[3,"_PINCW"],[3,"_MINCW"],[3,"_PSIZEW"],[3,"_MSIZEW"],[3,"_PLW"],[3,"_MEM2MEMW"],[3,"R"],[3,"W"],[3,"CNDTR7"],[3,"NDTR"],[3,"_NDTW"],[3,"R"],[3,"W"],[3,"CPAR7"],[3,"PAR"],[3,"_PAW"],[3,"R"],[3,"W"],[3,"CMAR7"],[3,"MAR"],[3,"_MAW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"POWER"],[3,"PWRCTRLR"],[3,"_PWRCTRLW"],[3,"R"],[3,"W"],[3,"CLKCR"],[3,"CLKDIVR"],[3,"CLKENR"],[3,"PWRSAVR"],[3,"BYPASSR"],[3,"WIDBUSR"],[3,"NEGEDGER"],[3,"HWFC_ENR"],[3,"_CLKDIVW"],[3,"_CLKENW"],[3,"_PWRSAVW"],[3,"_BYPASSW"],[3,"_WIDBUSW"],[3,"_NEGEDGEW"],[3,"_HWFC_ENW"],[3,"R"],[3,"W"],[3,"ARG"],[3,"CMDARGR"],[3,"_CMDARGW"],[3,"R"],[3,"W"],[3,"CMD"],[3,"CMDINDEXR"],[3,"WAITRESPR"],[3,"WAITINTR"],[3,"WAITPENDR"],[3,"CPSMENR"],[3,"SDIOSUSPENDR"],[3,"ENCMDCOMPLR"],[3,"NIENR"],[3,"CE_ATACMDR"],[3,"_CMDINDEXW"],[3,"_WAITRESPW"],[3,"_WAITINTW"],[3,"_WAITPENDW"],[3,"_CPSMENW"],[3,"_SDIOSUSPENDW"],[3,"_ENCMDCOMPLW"],[3,"_NIENW"],[3,"_CE_ATACMDW"],[3,"R"],[3,"W"],[3,"RESPCMD"],[3,"RESPCMDR"],[3,"R"],[3,"RESPI1"],[3,"CARDSTATUS1R"],[3,"R"],[3,"RESP2"],[3,"CARDSTATUS2R"],[3,"R"],[3,"RESP3"],[3,"CARDSTATUS3R"],[3,"R"],[3,"RESP4"],[3,"CARDSTATUS4R"],[3,"R"],[3,"DTIMER"],[3,"DATATIMER"],[3,"_DATATIMEW"],[3,"R"],[3,"W"],[3,"DLEN"],[3,"DATALENGTHR"],[3,"_DATALENGTHW"],[3,"R"],[3,"W"],[3,"DCTRL"],[3,"DTENR"],[3,"DTDIRR"],[3,"DTMODER"],[3,"DMAENR"],[3,"DBLOCKSIZER"],[3,"PWSTARTR"],[3,"PWSTOPR"],[3,"RWMODR"],[3,"SDIOENR"],[3,"_DTENW"],[3,"_DTDIRW"],[3,"_DTMODEW"],[3,"_DMAENW"],[3,"_DBLOCKSIZEW"],[3,"_PWSTARTW"],[3,"_PWSTOPW"],[3,"_RWMODW"],[3,"_SDIOENW"],[3,"R"],[3,"W"],[3,"DCOUNT"],[3,"DATACOUNTR"],[3,"R"],[3,"STA"],[3,"CCRCFAILR"],[3,"DCRCFAILR"],[3,"CTIMEOUTR"],[3,"DTIMEOUTR"],[3,"TXUNDERRR"],[3,"RXOVERRR"],[3,"CMDRENDR"],[3,"CMDSENTR"],[3,"DATAENDR"],[3,"STBITERRR"],[3,"DBCKENDR"],[3,"CMDACTR"],[3,"TXACTR"],[3,"RXACTR"],[3,"TXFIFOHER"],[3,"RXFIFOHFR"],[3,"TXFIFOFR"],[3,"RXFIFOFR"],[3,"TXFIFOER"],[3,"RXFIFOER"],[3,"TXDAVLR"],[3,"RXDAVLR"],[3,"SDIOITR"],[3,"CEATAENDR"],[3,"R"],[3,"ICR"],[3,"CCRCFAILCR"],[3,"DCRCFAILCR"],[3,"CTIMEOUTCR"],[3,"DTIMEOUTCR"],[3,"TXUNDERRCR"],[3,"RXOVERRCR"],[3,"CMDRENDCR"],[3,"CMDSENTCR"],[3,"DATAENDCR"],[3,"STBITERRCR"],[3,"DBCKENDCR"],[3,"SDIOITCR"],[3,"CEATAENDCR"],[3,"_CCRCFAILCW"],[3,"_DCRCFAILCW"],[3,"_CTIMEOUTCW"],[3,"_DTIMEOUTCW"],[3,"_TXUNDERRCW"],[3,"_RXOVERRCW"],[3,"_CMDRENDCW"],[3,"_CMDSENTCW"],[3,"_DATAENDCW"],[3,"_STBITERRCW"],[3,"_DBCKENDCW"],[3,"_SDIOITCW"],[3,"_CEATAENDCW"],[3,"R"],[3,"W"],[3,"MASK"],[3,"CCRCFAILIER"],[3,"DCRCFAILIER"],[3,"CTIMEOUTIER"],[3,"DTIMEOUTIER"],[3,"TXUNDERRIER"],[3,"RXOVERRIER"],[3,"CMDRENDIER"],[3,"CMDSENTIER"],[3,"DATAENDIER"],[3,"STBITERRIER"],[3,"DBACKENDIER"],[3,"CMDACTIER"],[3,"TXACTIER"],[3,"RXACTIER"],[3,"TXFIFOHEIER"],[3,"RXFIFOHFIER"],[3,"TXFIFOFIER"],[3,"RXFIFOFIER"],[3,"TXFIFOEIER"],[3,"RXFIFOEIER"],[3,"TXDAVLIER"],[3,"RXDAVLIER"],[3,"SDIOITIER"],[3,"CEATENDIER"],[3,"_CCRCFAILIEW"],[3,"_DCRCFAILIEW"],[3,"_CTIMEOUTIEW"],[3,"_DTIMEOUTIEW"],[3,"_TXUNDERRIEW"],[3,"_RXOVERRIEW"],[3,"_CMDRENDIEW"],[3,"_CMDSENTIEW"],[3,"_DATAENDIEW"],[3,"_STBITERRIEW"],[3,"_DBACKENDIEW"],[3,"_CMDACTIEW"],[3,"_TXACTIEW"],[3,"_RXACTIEW"],[3,"_TXFIFOHEIEW"],[3,"_RXFIFOHFIEW"],[3,"_TXFIFOFIEW"],[3,"_RXFIFOFIEW"],[3,"_TXFIFOEIEW"],[3,"_RXFIFOEIEW"],[3,"_TXDAVLIEW"],[3,"_RXDAVLIEW"],[3,"_SDIOITIEW"],[3,"_CEATENDIEW"],[3,"R"],[3,"W"],[3,"FIFOCNT"],[3,"FIF0COUNTR"],[3,"R"],[3,"FIFO"],[3,"FIFODATAR"],[3,"_FIFODATAW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CRH"],[3,"SECIER"],[3,"ALRIER"],[3,"OWIER"],[3,"_SECIEW"],[3,"_ALRIEW"],[3,"_OWIEW"],[3,"R"],[3,"W"],[3,"CRL"],[3,"SECFR"],[3,"ALRFR"],[3,"OWFR"],[3,"RSFR"],[3,"CNFR"],[3,"RTOFFR"],[3,"_SECFW"],[3,"_ALRFW"],[3,"_OWFW"],[3,"_RSFW"],[3,"_CNFW"],[3,"R"],[3,"W"],[3,"PRLH"],[3,"_PRLHW"],[3,"W"],[3,"PRLL"],[3,"_PRLLW"],[3,"W"],[3,"DIVH"],[3,"DIVHR"],[3,"R"],[3,"DIVL"],[3,"DIVLR"],[3,"R"],[3,"CNTH"],[3,"CNTHR"],[3,"_CNTHW"],[3,"R"],[3,"W"],[3,"CNTL"],[3,"CNTLR"],[3,"_CNTLW"],[3,"R"],[3,"W"],[3,"ALRH"],[3,"_ALRHW"],[3,"W"],[3,"ALRL"],[3,"_ALRLW"],[3,"W"],[3,"RegisterBlock"],[3,"DR1"],[3,"D1R"],[3,"_D1W"],[3,"R"],[3,"W"],[3,"DR2"],[3,"D2R"],[3,"_D2W"],[3,"R"],[3,"W"],[3,"DR3"],[3,"D3R"],[3,"_D3W"],[3,"R"],[3,"W"],[3,"DR4"],[3,"D4R"],[3,"_D4W"],[3,"R"],[3,"W"],[3,"DR5"],[3,"D5R"],[3,"_D5W"],[3,"R"],[3,"W"],[3,"DR6"],[3,"D6R"],[3,"_D6W"],[3,"R"],[3,"W"],[3,"DR7"],[3,"D7R"],[3,"_D7W"],[3,"R"],[3,"W"],[3,"DR8"],[3,"D8R"],[3,"_D8W"],[3,"R"],[3,"W"],[3,"DR9"],[3,"D9R"],[3,"_D9W"],[3,"R"],[3,"W"],[3,"DR10"],[3,"D10R"],[3,"_D10W"],[3,"R"],[3,"W"],[3,"DR11"],[3,"DR11R"],[3,"_DR11W"],[3,"R"],[3,"W"],[3,"DR12"],[3,"DR12R"],[3,"_DR12W"],[3,"R"],[3,"W"],[3,"DR13"],[3,"DR13R"],[3,"_DR13W"],[3,"R"],[3,"W"],[3,"DR14"],[3,"D14R"],[3,"_D14W"],[3,"R"],[3,"W"],[3,"DR15"],[3,"D15R"],[3,"_D15W"],[3,"R"],[3,"W"],[3,"DR16"],[3,"D16R"],[3,"_D16W"],[3,"R"],[3,"W"],[3,"DR17"],[3,"D17R"],[3,"_D17W"],[3,"R"],[3,"W"],[3,"DR18"],[3,"D18R"],[3,"_D18W"],[3,"R"],[3,"W"],[3,"DR19"],[3,"D19R"],[3,"_D19W"],[3,"R"],[3,"W"],[3,"DR20"],[3,"D20R"],[3,"_D20W"],[3,"R"],[3,"W"],[3,"DR21"],[3,"D21R"],[3,"_D21W"],[3,"R"],[3,"W"],[3,"DR22"],[3,"D22R"],[3,"_D22W"],[3,"R"],[3,"W"],[3,"DR23"],[3,"D23R"],[3,"_D23W"],[3,"R"],[3,"W"],[3,"DR24"],[3,"D24R"],[3,"_D24W"],[3,"R"],[3,"W"],[3,"DR25"],[3,"D25R"],[3,"_D25W"],[3,"R"],[3,"W"],[3,"DR26"],[3,"D26R"],[3,"_D26W"],[3,"R"],[3,"W"],[3,"DR27"],[3,"D27R"],[3,"_D27W"],[3,"R"],[3,"W"],[3,"DR28"],[3,"D28R"],[3,"_D28W"],[3,"R"],[3,"W"],[3,"DR29"],[3,"D29R"],[3,"_D29W"],[3,"R"],[3,"W"],[3,"DR30"],[3,"D30R"],[3,"_D30W"],[3,"R"],[3,"W"],[3,"DR31"],[3,"D31R"],[3,"_D31W"],[3,"R"],[3,"W"],[3,"DR32"],[3,"D32R"],[3,"_D32W"],[3,"R"],[3,"W"],[3,"DR33"],[3,"D33R"],[3,"_D33W"],[3,"R"],[3,"W"],[3,"DR34"],[3,"D34R"],[3,"_D34W"],[3,"R"],[3,"W"],[3,"DR35"],[3,"D35R"],[3,"_D35W"],[3,"R"],[3,"W"],[3,"DR36"],[3,"D36R"],[3,"_D36W"],[3,"R"],[3,"W"],[3,"DR37"],[3,"D37R"],[3,"_D37W"],[3,"R"],[3,"W"],[3,"DR38"],[3,"D38R"],[3,"_D38W"],[3,"R"],[3,"W"],[3,"DR39"],[3,"D39R"],[3,"_D39W"],[3,"R"],[3,"W"],[3,"DR40"],[3,"D40R"],[3,"_D40W"],[3,"R"],[3,"W"],[3,"DR41"],[3,"D41R"],[3,"_D41W"],[3,"R"],[3,"W"],[3,"DR42"],[3,"D42R"],[3,"_D42W"],[3,"R"],[3,"W"],[3,"RTCCR"],[3,"CALR"],[3,"CCOR"],[3,"ASOER"],[3,"ASOSR"],[3,"_CALW"],[3,"_CCOW"],[3,"_ASOEW"],[3,"_ASOSW"],[3,"R"],[3,"W"],[3,"CR"],[3,"TPER"],[3,"TPALR"],[3,"_TPEW"],[3,"_TPALW"],[3,"R"],[3,"W"],[3,"CSR"],[3,"TPIER"],[3,"TEFR"],[3,"TIFR"],[3,"_CTEW"],[3,"_CTIW"],[3,"_TPIEW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"KR"],[3,"_KEYW"],[3,"W"],[3,"PR"],[3,"PRR"],[3,"_PRW"],[3,"R"],[3,"W"],[3,"RLR"],[3,"RLR"],[3,"_RLW"],[3,"R"],[3,"W"],[3,"SR"],[3,"PVUR"],[3,"RVUR"],[3,"R"],[3,"RegisterBlock"],[3,"CR"],[3,"TR"],[3,"WDGAR"],[3,"_TW"],[3,"_WDGAW"],[3,"R"],[3,"W"],[3,"CFR"],[3,"WR"],[3,"WDGTBR"],[3,"EWIR"],[3,"_WW"],[3,"_WDGTBW"],[3,"_EWIW"],[3,"R"],[3,"W"],[3,"SR"],[3,"EWIR"],[3,"_EWIW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[4,"CKDR"],[4,"DIRR"],[4,"OPMR"],[4,"CENR"],[4,"CKDW"],[4,"DIRW"],[4,"OPMW"],[4,"CENW"],[3,"CR1"],[3,"ARPER"],[3,"CMSR"],[3,"URSR"],[3,"UDISR"],[3,"_CKDW"],[3,"_ARPEW"],[3,"_CMSW"],[3,"_DIRW"],[3,"_OPMW"],[3,"_URSW"],[3,"_UDISW"],[3,"_CENW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"OIS4R"],[3,"OIS3NR"],[3,"OIS3R"],[3,"OIS2NR"],[3,"OIS2R"],[3,"OIS1NR"],[3,"OIS1R"],[3,"TI1SR"],[3,"MMSR"],[3,"CCDSR"],[3,"CCUSR"],[3,"CCPCR"],[3,"_OIS4W"],[3,"_OIS3NW"],[3,"_OIS3W"],[3,"_OIS2NW"],[3,"_OIS2W"],[3,"_OIS1NW"],[3,"_OIS1W"],[3,"_TI1SW"],[3,"_MMSW"],[3,"_CCDSW"],[3,"_CCUSW"],[3,"_CCPCW"],[3,"R"],[3,"W"],[4,"TSR"],[4,"SMSR"],[4,"TSW"],[4,"SMSW"],[3,"SMCR"],[3,"ETPR"],[3,"ECER"],[3,"ETPSR"],[3,"ETFR"],[3,"MSMR"],[3,"_ETPW"],[3,"_ECEW"],[3,"_ETPSW"],[3,"_ETFW"],[3,"_MSMW"],[3,"_TSW"],[3,"_SMSW"],[3,"R"],[3,"W"],[3,"DIER"],[3,"TDER"],[3,"COMDER"],[3,"CC4DER"],[3,"CC3DER"],[3,"CC2DER"],[3,"CC1DER"],[3,"UDER"],[3,"TIER"],[3,"CC4IER"],[3,"CC3IER"],[3,"CC2IER"],[3,"CC1IER"],[3,"UIER"],[3,"BIER"],[3,"COMIER"],[3,"_TDEW"],[3,"_COMDEW"],[3,"_CC4DEW"],[3,"_CC3DEW"],[3,"_CC2DEW"],[3,"_CC1DEW"],[3,"_UDEW"],[3,"_TIEW"],[3,"_CC4IEW"],[3,"_CC3IEW"],[3,"_CC2IEW"],[3,"_CC1IEW"],[3,"_UIEW"],[3,"_BIEW"],[3,"_COMIEW"],[3,"R"],[3,"W"],[4,"UIFR"],[4,"UIFW"],[3,"SR"],[3,"CC4OFR"],[3,"CC3OFR"],[3,"CC2OFR"],[3,"CC1OFR"],[3,"BIFR"],[3,"TIFR"],[3,"COMIFR"],[3,"CC4IFR"],[3,"CC3IFR"],[3,"CC2IFR"],[3,"CC1IFR"],[3,"_CC4OFW"],[3,"_CC3OFW"],[3,"_CC2OFW"],[3,"_CC1OFW"],[3,"_BIFW"],[3,"_TIFW"],[3,"_COMIFW"],[3,"_CC4IFW"],[3,"_CC3IFW"],[3,"_CC2IFW"],[3,"_CC1IFW"],[3,"_UIFW"],[3,"R"],[3,"W"],[3,"EGR"],[3,"_BGW"],[3,"_TGW"],[3,"_COMGW"],[3,"_CC4GW"],[3,"_CC3GW"],[3,"_CC2GW"],[3,"_CC1GW"],[3,"_UGW"],[3,"W"],[4,"OC1MR"],[4,"OC1MW"],[3,"CCMR1_OUTPUT"],[3,"OC2CER"],[3,"OC2PER"],[3,"OC2FER"],[3,"CC2SR"],[3,"OC1CER"],[3,"OC1PER"],[3,"OC1FER"],[3,"CC1SR"],[3,"_OC2CEW"],[3,"_OC2MW"],[3,"_OC2PEW"],[3,"_OC2FEW"],[3,"_CC2SW"],[3,"_OC1CEW"],[3,"_OC1MW"],[3,"_OC1PEW"],[3,"_OC1FEW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR1_INPUT"],[3,"IC2FR"],[3,"IC2PSCR"],[3,"CC2SR"],[3,"IC1FR"],[3,"IC1PSCR"],[3,"CC1SR"],[3,"_IC2FW"],[3,"_IC2PSCW"],[3,"_CC2SW"],[3,"_IC1FW"],[3,"_IC1PSCW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR2_OUTPUT"],[3,"OC4CER"],[3,"OC4PER"],[3,"OC4FER"],[3,"CC4SR"],[3,"OC3CER"],[3,"OC3PER"],[3,"OC3FER"],[3,"CC3SR"],[3,"_OC4CEW"],[3,"_OC4MW"],[3,"_OC4PEW"],[3,"_OC4FEW"],[3,"_CC4SW"],[3,"_OC3CEW"],[3,"_OC3MW"],[3,"_OC3PEW"],[3,"_OC3FEW"],[3,"_CC3SW"],[3,"R"],[3,"W"],[3,"CCMR2_INPUT"],[3,"IC4FR"],[3,"IC4PSCR"],[3,"CC4SR"],[3,"IC3FR"],[3,"IC3PSCR"],[3,"CC3SR"],[3,"_IC4FW"],[3,"_IC4PSCW"],[3,"_CC4SW"],[3,"_IC3FW"],[3,"_IC3PSCW"],[3,"_CC3SW"],[3,"R"],[3,"W"],[3,"CCER"],[3,"CC4PR"],[3,"CC4ER"],[3,"CC3NPR"],[3,"CC3NER"],[3,"CC3PR"],[3,"CC3ER"],[3,"CC2NPR"],[3,"CC2NER"],[3,"CC2PR"],[3,"CC2ER"],[3,"CC1NPR"],[3,"CC1NER"],[3,"CC1PR"],[3,"CC1ER"],[3,"_CC4PW"],[3,"_CC4EW"],[3,"_CC3NPW"],[3,"_CC3NEW"],[3,"_CC3PW"],[3,"_CC3EW"],[3,"_CC2NPW"],[3,"_CC2NEW"],[3,"_CC2PW"],[3,"_CC2EW"],[3,"_CC1NPW"],[3,"_CC1NEW"],[3,"_CC1PW"],[3,"_CC1EW"],[3,"R"],[3,"W"],[3,"CNT"],[3,"CNTR"],[3,"_CNTW"],[3,"R"],[3,"W"],[3,"PSC"],[3,"PSCR"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"ARR"],[3,"ARRR"],[3,"_ARRW"],[3,"R"],[3,"W"],[3,"CCR1"],[3,"CCR1R"],[3,"_CCR1W"],[3,"R"],[3,"W"],[3,"CCR2"],[3,"CCR2R"],[3,"_CCR2W"],[3,"R"],[3,"W"],[3,"CCR3"],[3,"CCR3R"],[3,"_CCR3W"],[3,"R"],[3,"W"],[3,"CCR4"],[3,"CCR4R"],[3,"_CCR4W"],[3,"R"],[3,"W"],[3,"DCR"],[3,"DBLR"],[3,"DBAR"],[3,"_DBLW"],[3,"_DBAW"],[3,"R"],[3,"W"],[3,"DMAR"],[3,"DMABR"],[3,"_DMABW"],[3,"R"],[3,"W"],[3,"RCR"],[3,"REPR"],[3,"_REPW"],[3,"R"],[3,"W"],[3,"BDTR"],[3,"MOER"],[3,"AOER"],[3,"BKPR"],[3,"BKER"],[3,"OSSRR"],[3,"OSSIR"],[3,"LOCKR"],[3,"DTGR"],[3,"_MOEW"],[3,"_AOEW"],[3,"_BKPW"],[3,"_BKEW"],[3,"_OSSRW"],[3,"_OSSIW"],[3,"_LOCKW"],[3,"_DTGW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR1"],[3,"ARPER"],[3,"CMSR"],[3,"URSR"],[3,"UDISR"],[3,"_CKDW"],[3,"_ARPEW"],[3,"_CMSW"],[3,"_DIRW"],[3,"_OPMW"],[3,"_URSW"],[3,"_UDISW"],[3,"_CENW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"TI1SR"],[3,"MMSR"],[3,"CCDSR"],[3,"_TI1SW"],[3,"_MMSW"],[3,"_CCDSW"],[3,"R"],[3,"W"],[3,"SMCR"],[3,"ETPR"],[3,"ECER"],[3,"ETPSR"],[3,"ETFR"],[3,"MSMR"],[3,"_ETPW"],[3,"_ECEW"],[3,"_ETPSW"],[3,"_ETFW"],[3,"_MSMW"],[3,"_TSW"],[3,"_SMSW"],[3,"R"],[3,"W"],[3,"DIER"],[3,"TDER"],[3,"CC4DER"],[3,"CC3DER"],[3,"CC2DER"],[3,"CC1DER"],[3,"UDER"],[3,"TIER"],[3,"CC4IER"],[3,"CC3IER"],[3,"CC2IER"],[3,"CC1IER"],[3,"UIER"],[3,"_TDEW"],[3,"_CC4DEW"],[3,"_CC3DEW"],[3,"_CC2DEW"],[3,"_CC1DEW"],[3,"_UDEW"],[3,"_TIEW"],[3,"_CC4IEW"],[3,"_CC3IEW"],[3,"_CC2IEW"],[3,"_CC1IEW"],[3,"_UIEW"],[3,"R"],[3,"W"],[3,"SR"],[3,"CC4OFR"],[3,"CC3OFR"],[3,"CC2OFR"],[3,"CC1OFR"],[3,"TIFR"],[3,"CC4IFR"],[3,"CC3IFR"],[3,"CC2IFR"],[3,"CC1IFR"],[3,"_CC4OFW"],[3,"_CC3OFW"],[3,"_CC2OFW"],[3,"_CC1OFW"],[3,"_TIFW"],[3,"_CC4IFW"],[3,"_CC3IFW"],[3,"_CC2IFW"],[3,"_CC1IFW"],[3,"_UIFW"],[3,"R"],[3,"W"],[3,"EGR"],[3,"_TGW"],[3,"_CC4GW"],[3,"_CC3GW"],[3,"_CC2GW"],[3,"_CC1GW"],[3,"_UGW"],[3,"W"],[3,"CCMR1_OUTPUT"],[3,"OC2CER"],[3,"OC2PER"],[3,"OC2FER"],[3,"CC2SR"],[3,"OC1CER"],[3,"OC1PER"],[3,"OC1FER"],[3,"CC1SR"],[3,"_OC2CEW"],[3,"_OC2MW"],[3,"_OC2PEW"],[3,"_OC2FEW"],[3,"_CC2SW"],[3,"_OC1CEW"],[3,"_OC1MW"],[3,"_OC1PEW"],[3,"_OC1FEW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR1_INPUT"],[3,"IC2FR"],[3,"IC2PSCR"],[3,"CC2SR"],[3,"IC1FR"],[3,"IC1PSCR"],[3,"CC1SR"],[3,"_IC2FW"],[3,"_IC2PSCW"],[3,"_CC2SW"],[3,"_IC1FW"],[3,"_IC1PSCW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR2_OUTPUT"],[3,"OC4CER"],[3,"OC4PER"],[3,"OC4FER"],[3,"CC4SR"],[3,"OC3CER"],[3,"OC3PER"],[3,"OC3FER"],[3,"CC3SR"],[3,"_OC4CEW"],[3,"_OC4MW"],[3,"_OC4PEW"],[3,"_OC4FEW"],[3,"_CC4SW"],[3,"_OC3CEW"],[3,"_OC3MW"],[3,"_OC3PEW"],[3,"_OC3FEW"],[3,"_CC3SW"],[3,"R"],[3,"W"],[3,"CCMR2_INPUT"],[3,"IC4FR"],[3,"IC4PSCR"],[3,"CC4SR"],[3,"IC3FR"],[3,"IC3PSCR"],[3,"CC3SR"],[3,"_IC4FW"],[3,"_IC4PSCW"],[3,"_CC4SW"],[3,"_IC3FW"],[3,"_IC3PSCW"],[3,"_CC3SW"],[3,"R"],[3,"W"],[3,"CCER"],[3,"CC4PR"],[3,"CC4ER"],[3,"CC3PR"],[3,"CC3ER"],[3,"CC2PR"],[3,"CC2ER"],[3,"CC1PR"],[3,"CC1ER"],[3,"_CC4PW"],[3,"_CC4EW"],[3,"_CC3PW"],[3,"_CC3EW"],[3,"_CC2PW"],[3,"_CC2EW"],[3,"_CC1PW"],[3,"_CC1EW"],[3,"R"],[3,"W"],[3,"CNT"],[3,"CNTR"],[3,"_CNTW"],[3,"R"],[3,"W"],[3,"PSC"],[3,"PSCR"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"ARR"],[3,"ARRR"],[3,"_ARRW"],[3,"R"],[3,"W"],[3,"CCR1"],[3,"CCR1R"],[3,"_CCR1W"],[3,"R"],[3,"W"],[3,"CCR2"],[3,"CCR2R"],[3,"_CCR2W"],[3,"R"],[3,"W"],[3,"CCR3"],[3,"CCR3R"],[3,"_CCR3W"],[3,"R"],[3,"W"],[3,"CCR4"],[3,"CCR4R"],[3,"_CCR4W"],[3,"R"],[3,"W"],[3,"DCR"],[3,"DBLR"],[3,"DBAR"],[3,"_DBLW"],[3,"_DBAW"],[3,"R"],[3,"W"],[3,"DMAR"],[3,"DMABR"],[3,"_DMABW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR1"],[3,"ARPER"],[3,"URSR"],[3,"UDISR"],[3,"_CKDW"],[3,"_ARPEW"],[3,"_OPMW"],[3,"_URSW"],[3,"_UDISW"],[3,"_CENW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"MMSR"],[3,"_MMSW"],[3,"R"],[3,"W"],[4,"TSR"],[4,"SMSR"],[4,"TSW"],[4,"SMSW"],[3,"SMCR"],[3,"MSMR"],[3,"_MSMW"],[3,"_TSW"],[3,"_SMSW"],[3,"R"],[3,"W"],[3,"DIER"],[3,"TIER"],[3,"CC2IER"],[3,"CC1IER"],[3,"UIER"],[3,"_TIEW"],[3,"_CC2IEW"],[3,"_CC1IEW"],[3,"_UIEW"],[3,"R"],[3,"W"],[3,"SR"],[3,"CC2OFR"],[3,"CC1OFR"],[3,"TIFR"],[3,"CC2IFR"],[3,"CC1IFR"],[3,"_CC2OFW"],[3,"_CC1OFW"],[3,"_TIFW"],[3,"_CC2IFW"],[3,"_CC1IFW"],[3,"_UIFW"],[3,"R"],[3,"W"],[3,"EGR"],[3,"_TGW"],[3,"_CC2GW"],[3,"_CC1GW"],[3,"_UGW"],[3,"W"],[3,"CCMR1_OUTPUT"],[3,"OC2PER"],[3,"OC2FER"],[3,"CC2SR"],[3,"OC1PER"],[3,"OC1FER"],[3,"CC1SR"],[3,"_OC2MW"],[3,"_OC2PEW"],[3,"_OC2FEW"],[3,"_CC2SW"],[3,"_OC1MW"],[3,"_OC1PEW"],[3,"_OC1FEW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR1_INPUT"],[3,"IC2FR"],[3,"IC2PSCR"],[3,"CC2SR"],[3,"IC1FR"],[3,"IC1PSCR"],[3,"CC1SR"],[3,"_IC2FW"],[3,"_IC2PSCW"],[3,"_CC2SW"],[3,"_IC1FW"],[3,"_IC1PSCW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCER"],[3,"CC2NPR"],[3,"CC2PR"],[3,"CC2ER"],[3,"CC1NPR"],[3,"CC1PR"],[3,"CC1ER"],[3,"_CC2NPW"],[3,"_CC2PW"],[3,"_CC2EW"],[3,"_CC1NPW"],[3,"_CC1PW"],[3,"_CC1EW"],[3,"R"],[3,"W"],[3,"CNT"],[3,"CNTR"],[3,"_CNTW"],[3,"R"],[3,"W"],[3,"PSC"],[3,"PSCR"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"ARR"],[3,"ARRR"],[3,"_ARRW"],[3,"R"],[3,"W"],[3,"CCR1"],[3,"CCR1R"],[3,"_CCR1W"],[3,"R"],[3,"W"],[3,"CCR2"],[3,"CCR2R"],[3,"_CCR2W"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR1"],[3,"ARPER"],[3,"URSR"],[3,"UDISR"],[3,"_CKDW"],[3,"_ARPEW"],[3,"_URSW"],[3,"_UDISW"],[3,"_CENW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"MMSR"],[3,"_MMSW"],[3,"R"],[3,"W"],[3,"DIER"],[3,"CC1IER"],[3,"UIER"],[3,"_CC1IEW"],[3,"_UIEW"],[3,"R"],[3,"W"],[3,"SR"],[3,"CC1OFR"],[3,"CC1IFR"],[3,"_CC1OFW"],[3,"_CC1IFW"],[3,"_UIFW"],[3,"R"],[3,"W"],[3,"EGR"],[3,"_CC1GW"],[3,"_UGW"],[3,"W"],[3,"CCMR1_OUTPUT"],[3,"OC1PER"],[3,"CC1SR"],[3,"_OC1MW"],[3,"_OC1PEW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCMR1_INPUT"],[3,"IC1FR"],[3,"IC1PSCR"],[3,"CC1SR"],[3,"_IC1FW"],[3,"_IC1PSCW"],[3,"_CC1SW"],[3,"R"],[3,"W"],[3,"CCER"],[3,"CC1NPR"],[3,"CC1PR"],[3,"CC1ER"],[3,"_CC1NPW"],[3,"_CC1PW"],[3,"_CC1EW"],[3,"R"],[3,"W"],[3,"CNT"],[3,"CNTR"],[3,"_CNTW"],[3,"R"],[3,"W"],[3,"PSC"],[3,"PSCR"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"ARR"],[3,"ARRR"],[3,"_ARRW"],[3,"R"],[3,"W"],[3,"CCR1"],[3,"CCR1R"],[3,"_CCR1W"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR1"],[3,"ARPER"],[3,"URSR"],[3,"UDISR"],[3,"_ARPEW"],[3,"_OPMW"],[3,"_URSW"],[3,"_UDISW"],[3,"_CENW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"MMSR"],[3,"_MMSW"],[3,"R"],[3,"W"],[3,"DIER"],[3,"UDER"],[3,"UIER"],[3,"_UDEW"],[3,"_UIEW"],[3,"R"],[3,"W"],[3,"SR"],[3,"_UIFW"],[3,"R"],[3,"W"],[3,"EGR"],[3,"_UGW"],[3,"W"],[3,"CNT"],[3,"CNTR"],[3,"_CNTW"],[3,"R"],[3,"W"],[3,"PSC"],[3,"PSCR"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"ARR"],[3,"ARRR"],[3,"_ARRW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR1"],[3,"SWRSTR"],[3,"ALERTR"],[3,"PECR"],[3,"POSR"],[3,"ACKR"],[3,"STOPR"],[3,"STARTR"],[3,"NOSTRETCHR"],[3,"ENGCR"],[3,"ENPECR"],[3,"ENARPR"],[3,"SMBTYPER"],[3,"SMBUSR"],[3,"PER"],[3,"_SWRSTW"],[3,"_ALERTW"],[3,"_PECW"],[3,"_POSW"],[3,"_ACKW"],[3,"_STOPW"],[3,"_STARTW"],[3,"_NOSTRETCHW"],[3,"_ENGCW"],[3,"_ENPECW"],[3,"_ENARPW"],[3,"_SMBTYPEW"],[3,"_SMBUSW"],[3,"_PEW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"LASTR"],[3,"DMAENR"],[3,"ITBUFENR"],[3,"ITEVTENR"],[3,"ITERRENR"],[3,"FREQR"],[3,"_LASTW"],[3,"_DMAENW"],[3,"_ITBUFENW"],[3,"_ITEVTENW"],[3,"_ITERRENW"],[3,"_FREQW"],[3,"R"],[3,"W"],[3,"OAR1"],[3,"ADDMODER"],[3,"ADD10R"],[3,"ADD7R"],[3,"ADD0R"],[3,"_ADDMODEW"],[3,"_ADD10W"],[3,"_ADD7W"],[3,"_ADD0W"],[3,"R"],[3,"W"],[3,"OAR2"],[3,"ADD2R"],[3,"ENDUALR"],[3,"_ADD2W"],[3,"_ENDUALW"],[3,"R"],[3,"W"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"SR1"],[3,"SMBALERTR"],[3,"TIMEOUTR"],[3,"PECERRR"],[3,"OVRR"],[3,"AFR"],[3,"ARLOR"],[3,"BERRR"],[3,"TXER"],[3,"RXNER"],[3,"STOPFR"],[3,"ADD10R"],[3,"BTFR"],[3,"ADDRR"],[3,"SBR"],[3,"_SMBALERTW"],[3,"_TIMEOUTW"],[3,"_PECERRW"],[3,"_OVRW"],[3,"_AFW"],[3,"_ARLOW"],[3,"_BERRW"],[3,"R"],[3,"W"],[4,"MSLR"],[3,"SR2"],[3,"PECR"],[3,"DUALFR"],[3,"SMBHOSTR"],[3,"SMBDEFAULTR"],[3,"GENCALLR"],[3,"TRAR"],[3,"BUSYR"],[3,"R"],[3,"CCR"],[3,"F_SR"],[3,"DUTYR"],[3,"CCRR"],[3,"_F_SW"],[3,"_DUTYW"],[3,"_CCRW"],[3,"R"],[3,"W"],[3,"TRISE"],[3,"TRISER"],[3,"_TRISEW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[4,"DFFR"],[4,"BRR"],[4,"MSTRR"],[4,"DFFW"],[4,"BRW"],[4,"MSTRW"],[3,"CR1"],[3,"BIDIMODER"],[3,"BIDIOER"],[3,"CRCENR"],[3,"CRCNEXTR"],[3,"RXONLYR"],[3,"SSMR"],[3,"SSIR"],[3,"LSBFIRSTR"],[3,"CPOLR"],[3,"CPHAR"],[3,"_BIDIMODEW"],[3,"_BIDIOEW"],[3,"_CRCENW"],[3,"_CRCNEXTW"],[3,"_DFFW"],[3,"_RXONLYW"],[3,"_SSMW"],[3,"_SSIW"],[3,"_LSBFIRSTW"],[3,"_SPEW"],[3,"_BRW"],[3,"_MSTRW"],[3,"_CPOLW"],[3,"_CPHAW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"TXEIER"],[3,"RXNEIER"],[3,"ERRIER"],[3,"SSOER"],[3,"TXDMAENR"],[3,"RXDMAENR"],[3,"_TXEIEW"],[3,"_RXNEIEW"],[3,"_ERRIEW"],[3,"_SSOEW"],[3,"_TXDMAENW"],[3,"_RXDMAENW"],[3,"R"],[3,"W"],[3,"SR"],[3,"BSYR"],[3,"OVRR"],[3,"MODFR"],[3,"CRCERRR"],[3,"UDRR"],[3,"CHSIDER"],[3,"TXER"],[3,"RXNER"],[3,"_CRCERRW"],[3,"R"],[3,"W"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"CRCPR"],[3,"CRCPOLYR"],[3,"_CRCPOLYW"],[3,"R"],[3,"W"],[3,"RXCRCR"],[3,"RXCRCR"],[3,"R"],[3,"TXCRCR"],[3,"TXCRCR"],[3,"R"],[3,"I2SCFGR"],[3,"I2SMODR"],[3,"I2SER"],[3,"I2SCFGR"],[3,"PCMSYNCR"],[3,"I2SSTDR"],[3,"CKPOLR"],[3,"DATLENR"],[3,"CHLENR"],[3,"_I2SMODW"],[3,"_I2SEW"],[3,"_I2SCFGW"],[3,"_PCMSYNCW"],[3,"_I2SSTDW"],[3,"_CKPOLW"],[3,"_DATLENW"],[3,"_CHLENW"],[3,"R"],[3,"W"],[3,"I2SPR"],[3,"MCKOER"],[3,"ODDR"],[3,"I2SDIVR"],[3,"_MCKOEW"],[3,"_ODDW"],[3,"_I2SDIVW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"SR"],[3,"CTSR"],[3,"LBDR"],[3,"TXER"],[3,"TCR"],[3,"RXNER"],[3,"IDLER"],[3,"ORER"],[3,"NER"],[3,"FER"],[3,"PER"],[3,"_CTSW"],[3,"_LBDW"],[3,"_TCW"],[3,"_RXNEW"],[3,"R"],[3,"W"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"BRR"],[3,"DIV_MANTISSAR"],[3,"DIV_FRACTIONR"],[3,"_DIV_MANTISSAW"],[3,"_DIV_FRACTIONW"],[3,"R"],[3,"W"],[3,"CR1"],[3,"UER"],[3,"MR"],[3,"WAKER"],[3,"PCER"],[3,"PSR"],[3,"PEIER"],[3,"TXEIER"],[3,"TCIER"],[3,"RXNEIER"],[3,"IDLEIER"],[3,"TER"],[3,"RER"],[3,"RWUR"],[3,"SBKR"],[3,"_UEW"],[3,"_MW"],[3,"_WAKEW"],[3,"_PCEW"],[3,"_PSW"],[3,"_PEIEW"],[3,"_TXEIEW"],[3,"_TCIEW"],[3,"_RXNEIEW"],[3,"_IDLEIEW"],[3,"_TEW"],[3,"_REW"],[3,"_RWUW"],[3,"_SBKW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"LINENR"],[3,"STOPR"],[3,"CLKENR"],[3,"CPOLR"],[3,"CPHAR"],[3,"LBCLR"],[3,"LBDIER"],[3,"LBDLR"],[3,"ADDR"],[3,"_LINENW"],[3,"_STOPW"],[3,"_CLKENW"],[3,"_CPOLW"],[3,"_CPHAW"],[3,"_LBCLW"],[3,"_LBDIEW"],[3,"_LBDLW"],[3,"_ADDW"],[3,"R"],[3,"W"],[3,"CR3"],[3,"CTSIER"],[3,"CTSER"],[3,"RTSER"],[3,"DMATR"],[3,"DMARR"],[3,"SCENR"],[3,"NACKR"],[3,"HDSELR"],[3,"IRLPR"],[3,"IRENR"],[3,"EIER"],[3,"_CTSIEW"],[3,"_CTSEW"],[3,"_RTSEW"],[3,"_DMATW"],[3,"_DMARW"],[3,"_SCENW"],[3,"_NACKW"],[3,"_HDSELW"],[3,"_IRLPW"],[3,"_IRENW"],[3,"_EIEW"],[3,"R"],[3,"W"],[3,"GTPR"],[3,"GTR"],[3,"PSCR"],[3,"_GTW"],[3,"_PSCW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"SR"],[3,"STRTR"],[3,"JSTRTR"],[3,"JEOCR"],[3,"EOCR"],[3,"AWDR"],[3,"_STRTW"],[3,"_JSTRTW"],[3,"_JEOCW"],[3,"_EOCW"],[3,"_AWDW"],[3,"R"],[3,"W"],[3,"CR1"],[3,"AWDENR"],[3,"JAWDENR"],[3,"DUALMODR"],[3,"DISCNUMR"],[3,"JDISCENR"],[3,"DISCENR"],[3,"JAUTOR"],[3,"AWDSGLR"],[3,"SCANR"],[3,"JEOCIER"],[3,"AWDIER"],[3,"EOCIER"],[3,"AWDCHR"],[3,"_AWDENW"],[3,"_JAWDENW"],[3,"_DUALMODW"],[3,"_DISCNUMW"],[3,"_JDISCENW"],[3,"_DISCENW"],[3,"_JAUTOW"],[3,"_AWDSGLW"],[3,"_SCANW"],[3,"_JEOCIEW"],[3,"_AWDIEW"],[3,"_EOCIEW"],[3,"_AWDCHW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"TSVREFER"],[3,"SWSTARTR"],[3,"JSWSTARTR"],[3,"EXTTRIGR"],[3,"EXTSELR"],[3,"JEXTTRIGR"],[3,"JEXTSELR"],[3,"ALIGNR"],[3,"DMAR"],[3,"RSTCALR"],[3,"CALR"],[3,"CONTR"],[3,"ADONR"],[3,"_TSVREFEW"],[3,"_SWSTARTW"],[3,"_JSWSTARTW"],[3,"_EXTTRIGW"],[3,"_EXTSELW"],[3,"_JEXTTRIGW"],[3,"_JEXTSELW"],[3,"_ALIGNW"],[3,"_DMAW"],[3,"_RSTCALW"],[3,"_CALW"],[3,"_CONTW"],[3,"_ADONW"],[3,"R"],[3,"W"],[3,"SMPR1"],[3,"SMP10R"],[3,"SMP11R"],[3,"SMP12R"],[3,"SMP13R"],[3,"SMP14R"],[3,"SMP15R"],[3,"SMP16R"],[3,"SMP17R"],[3,"_SMP10W"],[3,"_SMP11W"],[3,"_SMP12W"],[3,"_SMP13W"],[3,"_SMP14W"],[3,"_SMP15W"],[3,"_SMP16W"],[3,"_SMP17W"],[3,"R"],[3,"W"],[3,"SMPR2"],[3,"SMP0R"],[3,"SMP1R"],[3,"SMP2R"],[3,"SMP3R"],[3,"SMP4R"],[3,"SMP5R"],[3,"SMP6R"],[3,"SMP7R"],[3,"SMP8R"],[3,"SMP9R"],[3,"_SMP0W"],[3,"_SMP1W"],[3,"_SMP2W"],[3,"_SMP3W"],[3,"_SMP4W"],[3,"_SMP5W"],[3,"_SMP6W"],[3,"_SMP7W"],[3,"_SMP8W"],[3,"_SMP9W"],[3,"R"],[3,"W"],[3,"JOFR1"],[3,"JOFFSET1R"],[3,"_JOFFSET1W"],[3,"R"],[3,"W"],[3,"JOFR2"],[3,"JOFFSET2R"],[3,"_JOFFSET2W"],[3,"R"],[3,"W"],[3,"JOFR3"],[3,"JOFFSET3R"],[3,"_JOFFSET3W"],[3,"R"],[3,"W"],[3,"JOFR4"],[3,"JOFFSET4R"],[3,"_JOFFSET4W"],[3,"R"],[3,"W"],[3,"HTR"],[3,"HTR"],[3,"_HTW"],[3,"R"],[3,"W"],[3,"LTR"],[3,"LTR"],[3,"_LTW"],[3,"R"],[3,"W"],[3,"SQR1"],[3,"LR"],[3,"SQ16R"],[3,"SQ15R"],[3,"SQ14R"],[3,"SQ13R"],[3,"_LW"],[3,"_SQ16W"],[3,"_SQ15W"],[3,"_SQ14W"],[3,"_SQ13W"],[3,"R"],[3,"W"],[3,"SQR2"],[3,"SQ12R"],[3,"SQ11R"],[3,"SQ10R"],[3,"SQ9R"],[3,"SQ8R"],[3,"SQ7R"],[3,"_SQ12W"],[3,"_SQ11W"],[3,"_SQ10W"],[3,"_SQ9W"],[3,"_SQ8W"],[3,"_SQ7W"],[3,"R"],[3,"W"],[3,"SQR3"],[3,"SQ6R"],[3,"SQ5R"],[3,"SQ4R"],[3,"SQ3R"],[3,"SQ2R"],[3,"SQ1R"],[3,"_SQ6W"],[3,"_SQ5W"],[3,"_SQ4W"],[3,"_SQ3W"],[3,"_SQ2W"],[3,"_SQ1W"],[3,"R"],[3,"W"],[3,"JSQR"],[3,"JLR"],[3,"JSQ4R"],[3,"JSQ3R"],[3,"JSQ2R"],[3,"JSQ1R"],[3,"_JLW"],[3,"_JSQ4W"],[3,"_JSQ3W"],[3,"_JSQ2W"],[3,"_JSQ1W"],[3,"R"],[3,"W"],[3,"JDR1"],[3,"JDATAR"],[3,"R"],[3,"JDR2"],[3,"JDATAR"],[3,"R"],[3,"JDR3"],[3,"JDATAR"],[3,"R"],[3,"JDR4"],[3,"JDATAR"],[3,"R"],[3,"DR"],[3,"DATAR"],[3,"ADC2DATAR"],[3,"R"],[3,"RegisterBlock"],[3,"SR"],[3,"STRTR"],[3,"JSTRTR"],[3,"JEOCR"],[3,"EOCR"],[3,"AWDR"],[3,"_STRTW"],[3,"_JSTRTW"],[3,"_JEOCW"],[3,"_EOCW"],[3,"_AWDW"],[3,"R"],[3,"W"],[3,"CR1"],[3,"AWDENR"],[3,"JAWDENR"],[3,"DISCNUMR"],[3,"JDISCENR"],[3,"DISCENR"],[3,"JAUTOR"],[3,"AWDSGLR"],[3,"SCANR"],[3,"JEOCIER"],[3,"AWDIER"],[3,"EOCIER"],[3,"AWDCHR"],[3,"_AWDENW"],[3,"_JAWDENW"],[3,"_DISCNUMW"],[3,"_JDISCENW"],[3,"_DISCENW"],[3,"_JAUTOW"],[3,"_AWDSGLW"],[3,"_SCANW"],[3,"_JEOCIEW"],[3,"_AWDIEW"],[3,"_EOCIEW"],[3,"_AWDCHW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"TSVREFER"],[3,"SWSTARTR"],[3,"JSWSTARTR"],[3,"EXTTRIGR"],[3,"EXTSELR"],[3,"JEXTTRIGR"],[3,"JEXTSELR"],[3,"ALIGNR"],[3,"DMAR"],[3,"RSTCALR"],[3,"CALR"],[3,"CONTR"],[3,"ADONR"],[3,"_TSVREFEW"],[3,"_SWSTARTW"],[3,"_JSWSTARTW"],[3,"_EXTTRIGW"],[3,"_EXTSELW"],[3,"_JEXTTRIGW"],[3,"_JEXTSELW"],[3,"_ALIGNW"],[3,"_DMAW"],[3,"_RSTCALW"],[3,"_CALW"],[3,"_CONTW"],[3,"_ADONW"],[3,"R"],[3,"W"],[3,"SMPR1"],[3,"SMP10R"],[3,"SMP11R"],[3,"SMP12R"],[3,"SMP13R"],[3,"SMP14R"],[3,"SMP15R"],[3,"SMP16R"],[3,"SMP17R"],[3,"_SMP10W"],[3,"_SMP11W"],[3,"_SMP12W"],[3,"_SMP13W"],[3,"_SMP14W"],[3,"_SMP15W"],[3,"_SMP16W"],[3,"_SMP17W"],[3,"R"],[3,"W"],[3,"SMPR2"],[3,"SMP0R"],[3,"SMP1R"],[3,"SMP2R"],[3,"SMP3R"],[3,"SMP4R"],[3,"SMP5R"],[3,"SMP6R"],[3,"SMP7R"],[3,"SMP8R"],[3,"SMP9R"],[3,"_SMP0W"],[3,"_SMP1W"],[3,"_SMP2W"],[3,"_SMP3W"],[3,"_SMP4W"],[3,"_SMP5W"],[3,"_SMP6W"],[3,"_SMP7W"],[3,"_SMP8W"],[3,"_SMP9W"],[3,"R"],[3,"W"],[3,"JOFR1"],[3,"JOFFSET1R"],[3,"_JOFFSET1W"],[3,"R"],[3,"W"],[3,"JOFR2"],[3,"JOFFSET2R"],[3,"_JOFFSET2W"],[3,"R"],[3,"W"],[3,"JOFR3"],[3,"JOFFSET3R"],[3,"_JOFFSET3W"],[3,"R"],[3,"W"],[3,"JOFR4"],[3,"JOFFSET4R"],[3,"_JOFFSET4W"],[3,"R"],[3,"W"],[3,"HTR"],[3,"HTR"],[3,"_HTW"],[3,"R"],[3,"W"],[3,"LTR"],[3,"LTR"],[3,"_LTW"],[3,"R"],[3,"W"],[3,"SQR1"],[3,"LR"],[3,"SQ16R"],[3,"SQ15R"],[3,"SQ14R"],[3,"SQ13R"],[3,"_LW"],[3,"_SQ16W"],[3,"_SQ15W"],[3,"_SQ14W"],[3,"_SQ13W"],[3,"R"],[3,"W"],[3,"SQR2"],[3,"SQ12R"],[3,"SQ11R"],[3,"SQ10R"],[3,"SQ9R"],[3,"SQ8R"],[3,"SQ7R"],[3,"_SQ12W"],[3,"_SQ11W"],[3,"_SQ10W"],[3,"_SQ9W"],[3,"_SQ8W"],[3,"_SQ7W"],[3,"R"],[3,"W"],[3,"SQR3"],[3,"SQ6R"],[3,"SQ5R"],[3,"SQ4R"],[3,"SQ3R"],[3,"SQ2R"],[3,"SQ1R"],[3,"_SQ6W"],[3,"_SQ5W"],[3,"_SQ4W"],[3,"_SQ3W"],[3,"_SQ2W"],[3,"_SQ1W"],[3,"R"],[3,"W"],[3,"JSQR"],[3,"JLR"],[3,"JSQ4R"],[3,"JSQ3R"],[3,"JSQ2R"],[3,"JSQ1R"],[3,"_JLW"],[3,"_JSQ4W"],[3,"_JSQ3W"],[3,"_JSQ2W"],[3,"_JSQ1W"],[3,"R"],[3,"W"],[3,"JDR1"],[3,"JDATAR"],[3,"R"],[3,"JDR2"],[3,"JDATAR"],[3,"R"],[3,"JDR3"],[3,"JDATAR"],[3,"R"],[3,"JDR4"],[3,"JDATAR"],[3,"R"],[3,"DR"],[3,"DATAR"],[3,"R"],[3,"RegisterBlock"],[3,"CAN_MCR"],[3,"DBFR"],[3,"RESETR"],[3,"TTCMR"],[3,"ABOMR"],[3,"AWUMR"],[3,"NARTR"],[3,"RFLMR"],[3,"TXFPR"],[3,"SLEEPR"],[3,"INRQR"],[3,"_DBFW"],[3,"_RESETW"],[3,"_TTCMW"],[3,"_ABOMW"],[3,"_AWUMW"],[3,"_NARTW"],[3,"_RFLMW"],[3,"_TXFPW"],[3,"_SLEEPW"],[3,"_INRQW"],[3,"R"],[3,"W"],[3,"CAN_MSR"],[3,"RXR"],[3,"SAMPR"],[3,"RXMR"],[3,"TXMR"],[3,"SLAKIR"],[3,"WKUIR"],[3,"ERRIR"],[3,"SLAKR"],[3,"INAKR"],[3,"_SLAKIW"],[3,"_WKUIW"],[3,"_ERRIW"],[3,"R"],[3,"W"],[3,"CAN_TSR"],[3,"LOW2R"],[3,"LOW1R"],[3,"LOW0R"],[3,"TME2R"],[3,"TME1R"],[3,"TME0R"],[3,"CODER"],[3,"ABRQ2R"],[3,"TERR2R"],[3,"ALST2R"],[3,"TXOK2R"],[3,"RQCP2R"],[3,"ABRQ1R"],[3,"TERR1R"],[3,"ALST1R"],[3,"TXOK1R"],[3,"RQCP1R"],[3,"ABRQ0R"],[3,"TERR0R"],[3,"ALST0R"],[3,"TXOK0R"],[3,"RQCP0R"],[3,"_ABRQ2W"],[3,"_TERR2W"],[3,"_ALST2W"],[3,"_TXOK2W"],[3,"_RQCP2W"],[3,"_ABRQ1W"],[3,"_TERR1W"],[3,"_ALST1W"],[3,"_TXOK1W"],[3,"_RQCP1W"],[3,"_ABRQ0W"],[3,"_TERR0W"],[3,"_ALST0W"],[3,"_TXOK0W"],[3,"_RQCP0W"],[3,"R"],[3,"W"],[3,"CAN_RF0R"],[3,"RFOM0R"],[3,"FOVR0R"],[3,"FULL0R"],[3,"FMP0R"],[3,"_RFOM0W"],[3,"_FOVR0W"],[3,"_FULL0W"],[3,"R"],[3,"W"],[3,"CAN_RF1R"],[3,"RFOM1R"],[3,"FOVR1R"],[3,"FULL1R"],[3,"FMP1R"],[3,"_RFOM1W"],[3,"_FOVR1W"],[3,"_FULL1W"],[3,"R"],[3,"W"],[3,"CAN_IER"],[3,"SLKIER"],[3,"WKUIER"],[3,"ERRIER"],[3,"LECIER"],[3,"BOFIER"],[3,"EPVIER"],[3,"EWGIER"],[3,"FOVIE1R"],[3,"FFIE1R"],[3,"FMPIE1R"],[3,"FOVIE0R"],[3,"FFIE0R"],[3,"FMPIE0R"],[3,"TMEIER"],[3,"_SLKIEW"],[3,"_WKUIEW"],[3,"_ERRIEW"],[3,"_LECIEW"],[3,"_BOFIEW"],[3,"_EPVIEW"],[3,"_EWGIEW"],[3,"_FOVIE1W"],[3,"_FFIE1W"],[3,"_FMPIE1W"],[3,"_FOVIE0W"],[3,"_FFIE0W"],[3,"_FMPIE0W"],[3,"_TMEIEW"],[3,"R"],[3,"W"],[3,"CAN_ESR"],[3,"RECR"],[3,"TECR"],[3,"LECR"],[3,"BOFFR"],[3,"EPVFR"],[3,"EWGFR"],[3,"_LECW"],[3,"R"],[3,"W"],[3,"CAN_BTR"],[3,"SILMR"],[3,"LBKMR"],[3,"SJWR"],[3,"TS2R"],[3,"TS1R"],[3,"BRPR"],[3,"_SILMW"],[3,"_LBKMW"],[3,"_SJWW"],[3,"_TS2W"],[3,"_TS1W"],[3,"_BRPW"],[3,"R"],[3,"W"],[3,"CAN_TI0R"],[3,"STIDR"],[3,"EXIDR"],[3,"IDER"],[3,"RTRR"],[3,"TXRQR"],[3,"_STIDW"],[3,"_EXIDW"],[3,"_IDEW"],[3,"_RTRW"],[3,"_TXRQW"],[3,"R"],[3,"W"],[3,"CAN_TDT0R"],[3,"TIMER"],[3,"TGTR"],[3,"DLCR"],[3,"_TIMEW"],[3,"_TGTW"],[3,"_DLCW"],[3,"R"],[3,"W"],[3,"CAN_TDL0R"],[3,"DATA3R"],[3,"DATA2R"],[3,"DATA1R"],[3,"DATA0R"],[3,"_DATA3W"],[3,"_DATA2W"],[3,"_DATA1W"],[3,"_DATA0W"],[3,"R"],[3,"W"],[3,"CAN_TDH0R"],[3,"DATA7R"],[3,"DATA6R"],[3,"DATA5R"],[3,"DATA4R"],[3,"_DATA7W"],[3,"_DATA6W"],[3,"_DATA5W"],[3,"_DATA4W"],[3,"R"],[3,"W"],[3,"CAN_TI1R"],[3,"STIDR"],[3,"EXIDR"],[3,"IDER"],[3,"RTRR"],[3,"TXRQR"],[3,"_STIDW"],[3,"_EXIDW"],[3,"_IDEW"],[3,"_RTRW"],[3,"_TXRQW"],[3,"R"],[3,"W"],[3,"CAN_TDT1R"],[3,"TIMER"],[3,"TGTR"],[3,"DLCR"],[3,"_TIMEW"],[3,"_TGTW"],[3,"_DLCW"],[3,"R"],[3,"W"],[3,"CAN_TDL1R"],[3,"DATA3R"],[3,"DATA2R"],[3,"DATA1R"],[3,"DATA0R"],[3,"_DATA3W"],[3,"_DATA2W"],[3,"_DATA1W"],[3,"_DATA0W"],[3,"R"],[3,"W"],[3,"CAN_TDH1R"],[3,"DATA7R"],[3,"DATA6R"],[3,"DATA5R"],[3,"DATA4R"],[3,"_DATA7W"],[3,"_DATA6W"],[3,"_DATA5W"],[3,"_DATA4W"],[3,"R"],[3,"W"],[3,"CAN_TI2R"],[3,"STIDR"],[3,"EXIDR"],[3,"IDER"],[3,"RTRR"],[3,"TXRQR"],[3,"_STIDW"],[3,"_EXIDW"],[3,"_IDEW"],[3,"_RTRW"],[3,"_TXRQW"],[3,"R"],[3,"W"],[3,"CAN_TDT2R"],[3,"TIMER"],[3,"TGTR"],[3,"DLCR"],[3,"_TIMEW"],[3,"_TGTW"],[3,"_DLCW"],[3,"R"],[3,"W"],[3,"CAN_TDL2R"],[3,"DATA3R"],[3,"DATA2R"],[3,"DATA1R"],[3,"DATA0R"],[3,"_DATA3W"],[3,"_DATA2W"],[3,"_DATA1W"],[3,"_DATA0W"],[3,"R"],[3,"W"],[3,"CAN_TDH2R"],[3,"DATA7R"],[3,"DATA6R"],[3,"DATA5R"],[3,"DATA4R"],[3,"_DATA7W"],[3,"_DATA6W"],[3,"_DATA5W"],[3,"_DATA4W"],[3,"R"],[3,"W"],[3,"CAN_RI0R"],[3,"STIDR"],[3,"EXIDR"],[3,"IDER"],[3,"RTRR"],[3,"R"],[3,"CAN_RDT0R"],[3,"TIMER"],[3,"FMIR"],[3,"DLCR"],[3,"R"],[3,"CAN_RDL0R"],[3,"DATA3R"],[3,"DATA2R"],[3,"DATA1R"],[3,"DATA0R"],[3,"R"],[3,"CAN_RDH0R"],[3,"DATA7R"],[3,"DATA6R"],[3,"DATA5R"],[3,"DATA4R"],[3,"R"],[3,"CAN_RI1R"],[3,"STIDR"],[3,"EXIDR"],[3,"IDER"],[3,"RTRR"],[3,"R"],[3,"CAN_RDT1R"],[3,"TIMER"],[3,"FMIR"],[3,"DLCR"],[3,"R"],[3,"CAN_RDL1R"],[3,"DATA3R"],[3,"DATA2R"],[3,"DATA1R"],[3,"DATA0R"],[3,"R"],[3,"CAN_RDH1R"],[3,"DATA7R"],[3,"DATA6R"],[3,"DATA5R"],[3,"DATA4R"],[3,"R"],[3,"CAN_FMR"],[3,"FINITR"],[3,"_FINITW"],[3,"R"],[3,"W"],[3,"CAN_FM1R"],[3,"FBM0R"],[3,"FBM1R"],[3,"FBM2R"],[3,"FBM3R"],[3,"FBM4R"],[3,"FBM5R"],[3,"FBM6R"],[3,"FBM7R"],[3,"FBM8R"],[3,"FBM9R"],[3,"FBM10R"],[3,"FBM11R"],[3,"FBM12R"],[3,"FBM13R"],[3,"_FBM0W"],[3,"_FBM1W"],[3,"_FBM2W"],[3,"_FBM3W"],[3,"_FBM4W"],[3,"_FBM5W"],[3,"_FBM6W"],[3,"_FBM7W"],[3,"_FBM8W"],[3,"_FBM9W"],[3,"_FBM10W"],[3,"_FBM11W"],[3,"_FBM12W"],[3,"_FBM13W"],[3,"R"],[3,"W"],[3,"CAN_FS1R"],[3,"FSC0R"],[3,"FSC1R"],[3,"FSC2R"],[3,"FSC3R"],[3,"FSC4R"],[3,"FSC5R"],[3,"FSC6R"],[3,"FSC7R"],[3,"FSC8R"],[3,"FSC9R"],[3,"FSC10R"],[3,"FSC11R"],[3,"FSC12R"],[3,"FSC13R"],[3,"_FSC0W"],[3,"_FSC1W"],[3,"_FSC2W"],[3,"_FSC3W"],[3,"_FSC4W"],[3,"_FSC5W"],[3,"_FSC6W"],[3,"_FSC7W"],[3,"_FSC8W"],[3,"_FSC9W"],[3,"_FSC10W"],[3,"_FSC11W"],[3,"_FSC12W"],[3,"_FSC13W"],[3,"R"],[3,"W"],[3,"CAN_FFA1R"],[3,"FFA0R"],[3,"FFA1R"],[3,"FFA2R"],[3,"FFA3R"],[3,"FFA4R"],[3,"FFA5R"],[3,"FFA6R"],[3,"FFA7R"],[3,"FFA8R"],[3,"FFA9R"],[3,"FFA10R"],[3,"FFA11R"],[3,"FFA12R"],[3,"FFA13R"],[3,"_FFA0W"],[3,"_FFA1W"],[3,"_FFA2W"],[3,"_FFA3W"],[3,"_FFA4W"],[3,"_FFA5W"],[3,"_FFA6W"],[3,"_FFA7W"],[3,"_FFA8W"],[3,"_FFA9W"],[3,"_FFA10W"],[3,"_FFA11W"],[3,"_FFA12W"],[3,"_FFA13W"],[3,"R"],[3,"W"],[3,"CAN_FA1R"],[3,"FACT0R"],[3,"FACT1R"],[3,"FACT2R"],[3,"FACT3R"],[3,"FACT4R"],[3,"FACT5R"],[3,"FACT6R"],[3,"FACT7R"],[3,"FACT8R"],[3,"FACT9R"],[3,"FACT10R"],[3,"FACT11R"],[3,"FACT12R"],[3,"FACT13R"],[3,"_FACT0W"],[3,"_FACT1W"],[3,"_FACT2W"],[3,"_FACT3W"],[3,"_FACT4W"],[3,"_FACT5W"],[3,"_FACT6W"],[3,"_FACT7W"],[3,"_FACT8W"],[3,"_FACT9W"],[3,"_FACT10W"],[3,"_FACT11W"],[3,"_FACT12W"],[3,"_FACT13W"],[3,"R"],[3,"W"],[3,"F0R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F0R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F1R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F1R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F2R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F2R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F3R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F3R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F4R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F4R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F5R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F5R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F6R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F6R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F7R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F7R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F8R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F8R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F9R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F9R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F10R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F10R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F11R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F11R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F12R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F12R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F13R1"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"F13R2"],[3,"FB0R"],[3,"FB1R"],[3,"FB2R"],[3,"FB3R"],[3,"FB4R"],[3,"FB5R"],[3,"FB6R"],[3,"FB7R"],[3,"FB8R"],[3,"FB9R"],[3,"FB10R"],[3,"FB11R"],[3,"FB12R"],[3,"FB13R"],[3,"FB14R"],[3,"FB15R"],[3,"FB16R"],[3,"FB17R"],[3,"FB18R"],[3,"FB19R"],[3,"FB20R"],[3,"FB21R"],[3,"FB22R"],[3,"FB23R"],[3,"FB24R"],[3,"FB25R"],[3,"FB26R"],[3,"FB27R"],[3,"FB28R"],[3,"FB29R"],[3,"FB30R"],[3,"FB31R"],[3,"_FB0W"],[3,"_FB1W"],[3,"_FB2W"],[3,"_FB3W"],[3,"_FB4W"],[3,"_FB5W"],[3,"_FB6W"],[3,"_FB7W"],[3,"_FB8W"],[3,"_FB9W"],[3,"_FB10W"],[3,"_FB11W"],[3,"_FB12W"],[3,"_FB13W"],[3,"_FB14W"],[3,"_FB15W"],[3,"_FB16W"],[3,"_FB17W"],[3,"_FB18W"],[3,"_FB19W"],[3,"_FB20W"],[3,"_FB21W"],[3,"_FB22W"],[3,"_FB23W"],[3,"_FB24W"],[3,"_FB25W"],[3,"_FB26W"],[3,"_FB27W"],[3,"_FB28W"],[3,"_FB29W"],[3,"_FB30W"],[3,"_FB31W"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"CR"],[3,"EN1R"],[3,"BOFF1R"],[3,"TEN1R"],[3,"TSEL1R"],[3,"WAVE1R"],[3,"MAMP1R"],[3,"DMAEN1R"],[3,"EN2R"],[3,"BOFF2R"],[3,"TEN2R"],[3,"TSEL2R"],[3,"WAVE2R"],[3,"MAMP2R"],[3,"DMAEN2R"],[3,"_EN1W"],[3,"_BOFF1W"],[3,"_TEN1W"],[3,"_TSEL1W"],[3,"_WAVE1W"],[3,"_MAMP1W"],[3,"_DMAEN1W"],[3,"_EN2W"],[3,"_BOFF2W"],[3,"_TEN2W"],[3,"_TSEL2W"],[3,"_WAVE2W"],[3,"_MAMP2W"],[3,"_DMAEN2W"],[3,"R"],[3,"W"],[3,"SWTRIGR"],[3,"_SWTRIG1W"],[3,"_SWTRIG2W"],[3,"W"],[3,"DHR12R1"],[3,"DACC1DHRR"],[3,"_DACC1DHRW"],[3,"R"],[3,"W"],[3,"DHR12L1"],[3,"DACC1DHRR"],[3,"_DACC1DHRW"],[3,"R"],[3,"W"],[3,"DHR8R1"],[3,"DACC1DHRR"],[3,"_DACC1DHRW"],[3,"R"],[3,"W"],[3,"DHR12R2"],[3,"DACC2DHRR"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DHR12L2"],[3,"DACC2DHRR"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DHR8R2"],[3,"DACC2DHRR"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DHR12RD"],[3,"DACC1DHRR"],[3,"DACC2DHRR"],[3,"_DACC1DHRW"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DHR12LD"],[3,"DACC1DHRR"],[3,"DACC2DHRR"],[3,"_DACC1DHRW"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DHR8RD"],[3,"DACC1DHRR"],[3,"DACC2DHRR"],[3,"_DACC1DHRW"],[3,"_DACC2DHRW"],[3,"R"],[3,"W"],[3,"DOR1"],[3,"DACC1DORR"],[3,"R"],[3,"DOR2"],[3,"DACC2DORR"],[3,"R"],[3,"RegisterBlock"],[3,"IDCODE"],[3,"DEV_IDR"],[3,"REV_IDR"],[3,"R"],[3,"CR"],[3,"DBG_SLEEPR"],[3,"DBG_STOPR"],[3,"DBG_STANDBYR"],[3,"TRACE_IOENR"],[3,"TRACE_MODER"],[3,"DBG_IWDG_STOPR"],[3,"DBG_WWDG_STOPR"],[3,"DBG_TIM1_STOPR"],[3,"DBG_TIM2_STOPR"],[3,"DBG_TIM3_STOPR"],[3,"DBG_TIM4_STOPR"],[3,"DBG_CAN1_STOPR"],[3,"DBG_I2C1_SMBUS_TIMEOUTR"],[3,"DBG_I2C2_SMBUS_TIMEOUTR"],[3,"DBG_TIM8_STOPR"],[3,"DBG_TIM5_STOPR"],[3,"DBG_TIM6_STOPR"],[3,"DBG_TIM7_STOPR"],[3,"DBG_CAN2_STOPR"],[3,"_DBG_SLEEPW"],[3,"_DBG_STOPW"],[3,"_DBG_STANDBYW"],[3,"_TRACE_IOENW"],[3,"_TRACE_MODEW"],[3,"_DBG_IWDG_STOPW"],[3,"_DBG_WWDG_STOPW"],[3,"_DBG_TIM1_STOPW"],[3,"_DBG_TIM2_STOPW"],[3,"_DBG_TIM3_STOPW"],[3,"_DBG_TIM4_STOPW"],[3,"_DBG_CAN1_STOPW"],[3,"_DBG_I2C1_SMBUS_TIMEOUTW"],[3,"_DBG_I2C2_SMBUS_TIMEOUTW"],[3,"_DBG_TIM8_STOPW"],[3,"_DBG_TIM5_STOPW"],[3,"_DBG_TIM6_STOPW"],[3,"_DBG_TIM7_STOPW"],[3,"_DBG_CAN2_STOPW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"SR"],[3,"PER"],[3,"FER"],[3,"NER"],[3,"ORER"],[3,"IDLER"],[3,"RXNER"],[3,"TCR"],[3,"TXER"],[3,"LBDR"],[3,"_RXNEW"],[3,"_TCW"],[3,"_LBDW"],[3,"R"],[3,"W"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"BRR"],[3,"DIV_FRACTIONR"],[3,"DIV_MANTISSAR"],[3,"_DIV_FRACTIONW"],[3,"_DIV_MANTISSAW"],[3,"R"],[3,"W"],[3,"CR1"],[3,"SBKR"],[3,"RWUR"],[3,"RER"],[3,"TER"],[3,"IDLEIER"],[3,"RXNEIER"],[3,"TCIER"],[3,"TXEIER"],[3,"PEIER"],[3,"PSR"],[3,"PCER"],[3,"WAKER"],[3,"MR"],[3,"UER"],[3,"_SBKW"],[3,"_RWUW"],[3,"_REW"],[3,"_TEW"],[3,"_IDLEIEW"],[3,"_RXNEIEW"],[3,"_TCIEW"],[3,"_TXEIEW"],[3,"_PEIEW"],[3,"_PSW"],[3,"_PCEW"],[3,"_WAKEW"],[3,"_MW"],[3,"_UEW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"ADDR"],[3,"LBDLR"],[3,"LBDIER"],[3,"STOPR"],[3,"LINENR"],[3,"_ADDW"],[3,"_LBDLW"],[3,"_LBDIEW"],[3,"_STOPW"],[3,"_LINENW"],[3,"R"],[3,"W"],[3,"CR3"],[3,"EIER"],[3,"IRENR"],[3,"IRLPR"],[3,"HDSELR"],[3,"DMARR"],[3,"DMATR"],[3,"_EIEW"],[3,"_IRENW"],[3,"_IRLPW"],[3,"_HDSELW"],[3,"_DMARW"],[3,"_DMATW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"SR"],[3,"PER"],[3,"FER"],[3,"NER"],[3,"ORER"],[3,"IDLER"],[3,"RXNER"],[3,"TCR"],[3,"TXER"],[3,"LBDR"],[3,"_RXNEW"],[3,"_TCW"],[3,"_LBDW"],[3,"R"],[3,"W"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"BRR"],[3,"DIV_FRACTIONR"],[3,"DIV_MANTISSAR"],[3,"_DIV_FRACTIONW"],[3,"_DIV_MANTISSAW"],[3,"R"],[3,"W"],[3,"CR1"],[3,"SBKR"],[3,"RWUR"],[3,"RER"],[3,"TER"],[3,"IDLEIER"],[3,"RXNEIER"],[3,"TCIER"],[3,"TXEIER"],[3,"PEIER"],[3,"PSR"],[3,"PCER"],[3,"WAKER"],[3,"MR"],[3,"UER"],[3,"_SBKW"],[3,"_RWUW"],[3,"_REW"],[3,"_TEW"],[3,"_IDLEIEW"],[3,"_RXNEIEW"],[3,"_TCIEW"],[3,"_TXEIEW"],[3,"_PEIEW"],[3,"_PSW"],[3,"_PCEW"],[3,"_WAKEW"],[3,"_MW"],[3,"_UEW"],[3,"R"],[3,"W"],[3,"CR2"],[3,"ADDR"],[3,"LBDLR"],[3,"LBDIER"],[3,"STOPR"],[3,"LINENR"],[3,"_ADDW"],[3,"_LBDLW"],[3,"_LBDIEW"],[3,"_STOPW"],[3,"_LINENW"],[3,"R"],[3,"W"],[3,"CR3"],[3,"EIER"],[3,"IRENR"],[3,"IRLPR"],[3,"HDSELR"],[3,"DMATR"],[3,"_EIEW"],[3,"_IRENW"],[3,"_IRLPW"],[3,"_HDSELW"],[3,"_DMATW"],[3,"R"],[3,"W"],[3,"RegisterBlock"],[3,"DR"],[3,"DRR"],[3,"_DRW"],[3,"R"],[3,"W"],[3,"IDR"],[3,"IDRR"],[3,"_IDRW"],[3,"R"],[3,"W"],[3,"CR"],[3,"_RESETW"],[3,"W"],[3,"RegisterBlock"],[4,"LATENCYR"],[4,"PRFTBER"],[4,"LATENCYW"],[4,"PRFTBEW"],[3,"ACR"],[3,"HLFCYAR"],[3,"PRFTBSR"],[3,"_LATENCYW"],[3,"_HLFCYAW"],[3,"_PRFTBEW"],[3,"R"],[3,"W"],[3,"KEYR"],[3,"_KEYW"],[3,"W"],[3,"OPTKEYR"],[3,"_OPTKEYW"],[3,"W"],[3,"SR"],[3,"EOPR"],[3,"WRPRTERRR"],[3,"PGERRR"],[3,"BSYR"],[3,"_EOPW"],[3,"_WRPRTERRW"],[3,"_PGERRW"],[3,"R"],[3,"W"],[3,"CR"],[3,"PGR"],[3,"PERR"],[3,"MERR"],[3,"OPTPGR"],[3,"OPTERR"],[3,"STRTR"],[3,"LOCKR"],[3,"OPTWRER"],[3,"ERRIER"],[3,"EOPIER"],[3,"_PGW"],[3,"_PERW"],[3,"_MERW"],[3,"_OPTPGW"],[3,"_OPTERW"],[3,"_STRTW"],[3,"_LOCKW"],[3,"_OPTWREW"],[3,"_ERRIEW"],[3,"_EOPIEW"],[3,"R"],[3,"W"],[3,"AR"],[3,"_FARW"],[3,"W"],[3,"OBR"],[3,"OPTERRR"],[3,"RDPRTR"],[3,"WDG_SWR"],[3,"NRST_STOPR"],[3,"NRST_STDBYR"],[3,"DATA0R"],[3,"DATA1R"],[3,"R"],[3,"WRPR"],[3,"WRPR"],[3,"R"],[3,"RegisterBlock"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP0R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP1R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP2R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP3R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP4R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP5R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP6R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[4,"EP_TYPER"],[4,"EP_TYPEW"],[3,"EP7R"],[3,"EAR"],[3,"STAT_TXR"],[3,"DTOG_TXR"],[3,"CTR_TXR"],[3,"EP_KINDR"],[3,"SETUPR"],[3,"STAT_RXR"],[3,"DTOG_RXR"],[3,"CTR_RXR"],[3,"_EAW"],[3,"_STAT_TXW"],[3,"_DTOG_TXW"],[3,"_CTR_TXW"],[3,"_EP_KINDW"],[3,"_EP_TYPEW"],[3,"_SETUPW"],[3,"_STAT_RXW"],[3,"_DTOG_RXW"],[3,"_CTR_RXW"],[3,"R"],[3,"W"],[3,"CNTR"],[3,"FRESR"],[3,"PDWNR"],[3,"LPMODER"],[3,"FSUSPR"],[3,"RESUMER"],[3,"ESOFMR"],[3,"SOFMR"],[3,"RESETMR"],[3,"SUSPMR"],[3,"WKUPMR"],[3,"ERRMR"],[3,"PMAOVRMR"],[3,"CTRMR"],[3,"_FRESW"],[3,"_PDWNW"],[3,"_LPMODEW"],[3,"_FSUSPW"],[3,"_RESUMEW"],[3,"_ESOFMW"],[3,"_SOFMW"],[3,"_RESETMW"],[3,"_SUSPMW"],[3,"_WKUPMW"],[3,"_ERRMW"],[3,"_PMAOVRMW"],[3,"_CTRMW"],[3,"R"],[3,"W"],[3,"ISTR"],[3,"EP_IDR"],[3,"DIRR"],[3,"ESOFR"],[3,"SOFR"],[3,"RESETR"],[3,"SUSPR"],[3,"WKUPR"],[3,"ERRR"],[3,"PMAOVRR"],[3,"CTRR"],[3,"_EP_IDW"],[3,"_DIRW"],[3,"_ESOFW"],[3,"_SOFW"],[3,"_RESETW"],[3,"_SUSPW"],[3,"_WKUPW"],[3,"_ERRW"],[3,"_PMAOVRW"],[3,"_CTRW"],[3,"R"],[3,"W"],[3,"FNR"],[3,"FNR"],[3,"LSOFR"],[3,"LCKR"],[3,"RXDMR"],[3,"RXDPR"],[3,"R"],[3,"DADDR"],[3,"ADDR"],[3,"EFR"],[3,"_ADDW"],[3,"_EFW"],[3,"R"],[3,"W"],[3,"BTABLE"],[3,"BTABLER"],[3,"_BTABLEW"],[3,"R"],[3,"W"],[3,"FSMC"],[3,"PWR"],[3,"RCC"],[3,"GPIOA"],[3,"GPIOB"],[3,"GPIOC"],[3,"GPIOD"],[3,"GPIOE"],[3,"GPIOF"],[3,"GPIOG"],[3,"AFIO"],[3,"EXTI"],[3,"DMA1"],[3,"DMA2"],[3,"SDIO"],[3,"RTC"],[3,"BKP"],[3,"IWDG"],[3,"WWDG"],[3,"TIM1"],[3,"TIM8"],[3,"TIM2"],[3,"TIM3"],[3,"TIM4"],[3,"TIM5"],[3,"TIM9"],[3,"TIM12"],[3,"TIM10"],[3,"TIM11"],[3,"TIM13"],[3,"TIM14"],[3,"TIM6"],[3,"TIM7"],[3,"I2C1"],[3,"I2C2"],[3,"SPI1"],[3,"SPI2"],[3,"SPI3"],[3,"USART1"],[3,"USART2"],[3,"USART3"],[3,"ADC1"],[3,"ADC2"],[3,"ADC3"],[3,"CAN"],[3,"DAC"],[3,"DBG"],[3,"UART4"],[3,"UART5"],[3,"CRC"],[3,"FLASH"],[3,"USB"],[3,"DCB"],[3,"FPB"],[3,"SCB"],[3,"NVIC"],[3,"DWT"],[3,"CBP"],[3,"ITM"],[3,"TPIU"],[3,"SYST"],[3,"CPUID"],[3,"MPU"]]};
searchIndex["tslib"] = {"doc":"An experimental HAL for the STM32f103xx microcontrollers.","items":[[0,"common","tslib","",null,null],[0,"examples","","Examples",null,null],[0,"_00_serial","tslib::examples","Serial interface loopback test",null,null],[0,"_01_spi","","Example setting up SPI interface",null,null],[0,"prelude","tslib","",null,null],[0,"i2c","","I2C Bus",null,null],[3,"I2c","tslib::i2c","",null,null],[3,"I2cBusPorts","","",null,null],[4,"Error","","",null,null],[13,"None","","No known error has occured",0,null],[13,"Timeout","","Timeout Failure",0,null],[13,"AF","","Acknowledge Failure.",0,null],[13,"ARLO","","Arbitration Lost",0,null],[13,"OVR","","Overrun / Underrun",0,null],[13,"BERR","","Bus Error",0,null],[4,"I2cDutyCycle","","",null,null],[13,"Ratio1to1","","",1,null],[13,"Ratio16to9","","",1,null],[8,"I2C","","",null,null],[11,"clone","","",0,{"i":[{"n":"self"}],"o":{"n":"error"}}],[11,"fmt","","",0,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",1,{"i":[{"n":"self"},{"n":"i2cdutycycle"}],"o":{"n":"bool"}}],[11,"clone","","",1,{"i":[{"n":"self"}],"o":{"n":"i2cdutycycle"}}],[11,"new","","Initializes the given I2c module",2,{"i":[{"n":"s"},{"n":"i2cbusports"},{"n":"f"},{"n":"clocks"},{"n":"i2cdutycycle"}],"o":{"n":"self"}}],[11,"listen","","Enable all I2C module interrupts.",2,{"i":[{"n":"self"}]}],[11,"start","","Try to generate a start signal. Complete using the `start_complete` function.",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"stop","","Give up control over the I2C bus. ",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"start_complete","","Returns `Ok(())` once the I2C module has finished transmitting the start signal, otherwise returns `Err(nb::Error::WouldBlock)`.",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"addr_complete","","Returns `Ok(())` if address has finished sending (master) or if  matching address has been received (slave). Returns `Err(nb::Error::WouldBlock)` otherwise.",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"transmit_empty","","Returns `Ok(())` if the transmit buffer is empty. Returns `Err(nb::Error::WouldBlock)` otherwise.",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"receive_not_empty","","Returns `Ok(())` if the receive buffer is not empty. Returns `Err(nb::Error::WouldBlock)` otherwise.",2,{"i":[{"n":"self"}],"o":{"g":["error"],"n":"result"}}],[11,"write_unchecked","","Writes to the I2C data register. This function should most likely not be  used directly.",2,{"i":[{"n":"self"},{"n":"u8"}],"o":{"g":["error"],"n":"result"}}],[11,"read_unchecked","","Reads from the I2C data register. This should not be used directly.",2,{"i":[{"n":"self"}],"o":{"g":["u8","error"],"n":"result"}}],[11,"write","","",2,null],[11,"write_read","","",2,null],[11,"ports_normal","","",2,{"i":[{"g":["gpiob","pin6","pincnf3"],"n":"gpiopin"},{"g":["gpiob","pin7","pincnf3"],"n":"gpiopin"},{"g":["i2c1","notremapped"],"n":"afioperipheral"}],"o":{"g":["i2c1","notremapped"],"n":"i2cbusports"}}],[11,"ports_remapped","","",2,{"i":[{"g":["gpiob","pin8","pincnf3"],"n":"gpiopin"},{"g":["gpiob","pin9","pincnf3"],"n":"gpiopin"},{"g":["i2c1","remapped"],"n":"afioperipheral"}],"o":{"g":["i2c1","remapped"],"n":"i2cbusports"}}],[0,"rcc","tslib","",null,null],[3,"Disabled","tslib::rcc","",null,null],[3,"Enabled","","",null,null],[3,"RccPeripheral","","",null,null],[3,"Rcc","","",null,null],[12,"cfgr","","",3,null],[12,"peripherals","","",3,null],[3,"RccPeripherals","","",null,null],[12,"usart1","","",4,null],[12,"usart2","","",4,null],[12,"tim2","","",4,null],[12,"i2c1","","",4,null],[12,"i2c2","","",4,null],[12,"afio","","",4,null],[12,"iopa","","",4,null],[12,"iopb","","",4,null],[12,"iopc","","",4,null],[12,"iopd","","",4,null],[12,"spi1","","",4,null],[12,"spi2","","",4,null],[3,"CFGR","","",null,null],[3,"Clocks","","Frozen clock frequencies",null,null],[8,"IsEnabled","","",null,null],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["usart1","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["usart2","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["tim2","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["i2c1","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["i2c2","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["afio","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["gpioa","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["gpiob","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["gpioc","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["gpiod","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["spi1","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"enable","","",5,{"i":[{"n":"self"}],"o":{"g":["spi2","enabled"],"n":"rccperipheral"}}],[11,"reset","","",5,{"i":[{"n":"self"}],"o":{"n":"self"}}],[11,"new","","",3,{"i":[{"n":"rcc"}],"o":{"n":"self"}}],[11,"hclk","","",6,{"i":[{"n":"self"},{"n":"f"}],"o":{"n":"self"}}],[11,"pclk1","","",6,{"i":[{"n":"self"},{"n":"f"}],"o":{"n":"self"}}],[11,"pclk2","","",6,{"i":[{"n":"self"},{"n":"f"}],"o":{"n":"self"}}],[11,"sysclk","","",6,{"i":[{"n":"self"},{"n":"f"}],"o":{"n":"self"}}],[11,"freeze","","",6,{"i":[{"n":"self"},{"n":"acr"}],"o":{"n":"clocks"}}],[11,"clone","","",7,{"i":[{"n":"self"}],"o":{"n":"clocks"}}],[11,"hclk","","Returns the frequency of the AHB",7,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"pclk1","","Returns the frequency of the APB1",7,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"pclk2","","Returns the frequency of the APB2",7,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"sysclk","","Returns the system (core) frequency",7,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[0,"afio","tslib","Alternate Function Input/Output",null,null],[3,"NotConfigured","tslib::afio","",null,null],[3,"NotRemapped","","",null,null],[3,"Remapped","","",null,null],[3,"AfioPeripheral","","",null,null],[12,"0","","",8,null],[3,"Afio","","",null,null],[12,"0","","",9,null],[3,"AfioPeripherals","","",null,null],[12,"usart1","","",10,null],[12,"usart2","","",10,null],[12,"i2c1","","",10,null],[12,"spi1","","",10,null],[8,"IsRemapped","","",null,null],[11,"set_not_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["usart1","notremapped"],"n":"afioperipheral"}}],[11,"set_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["usart1","remapped"],"n":"afioperipheral"}}],[11,"set_not_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["usart2","notremapped"],"n":"afioperipheral"}}],[11,"set_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["usart2","remapped"],"n":"afioperipheral"}}],[11,"set_not_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["i2c1","notremapped"],"n":"afioperipheral"}}],[11,"set_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["i2c1","remapped"],"n":"afioperipheral"}}],[11,"set_not_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["spi1","notremapped"],"n":"afioperipheral"}}],[11,"set_remapped","","",8,{"i":[{"n":"self"}],"o":{"g":["spi1","remapped"],"n":"afioperipheral"}}],[11,"new","","",9,{"i":[{"n":"afio"},{"g":["afio","enabled"],"n":"rccperipheral"}],"o":{"n":"self"}}],[11,"get_peripherals","","",9,{"i":[{"n":"self"}],"o":{"n":"afioperipherals"}}],[0,"gpio","tslib","General Purpose Input/Output",null,null],[3,"NotEnabled","tslib::gpio","",null,null],[3,"Enabled","","",null,null],[3,"Pin0","","",null,null],[3,"Pin1","","",null,null],[3,"Pin2","","",null,null],[3,"Pin3","","",null,null],[3,"Pin4","","",null,null],[3,"Pin5","","",null,null],[3,"Pin6","","",null,null],[3,"Pin7","","",null,null],[3,"Pin8","","",null,null],[3,"Pin9","","",null,null],[3,"Pin10","","",null,null],[3,"Pin11","","",null,null],[3,"Pin12","","",null,null],[3,"Pin13","","",null,null],[3,"Pin14","","",null,null],[3,"Pin15","","",null,null],[3,"Input","","",null,null],[3,"Output10","","",null,null],[3,"Output2","","",null,null],[3,"Output50","","",null,null],[3,"PinCnf0","","",null,null],[3,"PinCnf1","","",null,null],[3,"PinCnf2","","",null,null],[3,"PinCnf3","","",null,null],[3,"GpioPin","","",null,null],[3,"Gpio","","",null,null],[6,"GpioPinDefault","","",null,null],[8,"GPIO","","",null,null],[10,"ptr","","",11,null],[8,"IsEnabled","","",null,null],[8,"Pins","","",null,null],[8,"PinsLow","","",null,null],[8,"PinNr","","",null,null],[10,"nr","","",12,{"o":{"n":"u8"}}],[8,"PinsHigh","","",null,null],[8,"PinMode","","",null,null],[8,"PinOutput","","",null,null],[8,"PinCnf","","",null,null],[11,"nr","","",13,{"o":{"n":"u8"}}],[11,"nr","","",14,{"o":{"n":"u8"}}],[11,"nr","","",15,{"o":{"n":"u8"}}],[11,"nr","","",16,{"o":{"n":"u8"}}],[11,"nr","","",17,{"o":{"n":"u8"}}],[11,"nr","","",18,{"o":{"n":"u8"}}],[11,"nr","","",19,{"o":{"n":"u8"}}],[11,"nr","","",20,{"o":{"n":"u8"}}],[11,"nr","","",21,{"o":{"n":"u8"}}],[11,"nr","","",22,{"o":{"n":"u8"}}],[11,"nr","","",23,{"o":{"n":"u8"}}],[11,"nr","","",24,{"o":{"n":"u8"}}],[11,"nr","","",25,{"o":{"n":"u8"}}],[11,"nr","","",26,{"o":{"n":"u8"}}],[11,"nr","","",27,{"o":{"n":"u8"}}],[11,"nr","","",28,{"o":{"n":"u8"}}],[11,"set_output_10MHz","","",29,{"i":[{"n":"self"}],"o":{"g":["output10"],"n":"gpiopin"}}],[11,"set_output_2MHz","","",29,{"i":[{"n":"self"}],"o":{"g":["output2"],"n":"gpiopin"}}],[11,"set_output_50MHz","","",29,{"i":[{"n":"self"}],"o":{"g":["output50"],"n":"gpiopin"}}],[11,"set_input","","",29,{"i":[{"n":"self"}],"o":{"g":["input"],"n":"gpiopin"}}],[11,"set_analog","","",29,{"i":[{"n":"self"}],"o":{"g":["input","pincnf0"],"n":"gpiopin"}}],[11,"set_floating_input","","",29,{"i":[{"n":"self"}],"o":{"g":["input","pincnf1"],"n":"gpiopin"}}],[11,"set_pull_up_down","","",29,{"i":[{"n":"self"}],"o":{"g":["input","pincnf2"],"n":"gpiopin"}}],[11,"set_pull_down","","",29,{"i":[{"n":"self"}],"o":{"g":["input","pincnf2"],"n":"gpiopin"}}],[11,"read","","",29,{"i":[{"n":"self"}],"o":{"n":"bool"}}],[11,"set_alt_output_open_drain","","",29,{"i":[{"n":"self"}],"o":{"g":["pincnf3"],"n":"gpiopin"}}],[11,"set_alt_output_push_pull","","",29,{"i":[{"n":"self"}],"o":{"g":["pincnf2"],"n":"gpiopin"}}],[11,"set_output_open_drain","","",29,{"i":[{"n":"self"}],"o":{"g":["pincnf1"],"n":"gpiopin"}}],[11,"set_output_push_pull","","",29,{"i":[{"n":"self"}],"o":{"g":["pincnf0"],"n":"gpiopin"}}],[11,"set","","",29,{"i":[{"n":"self"},{"n":"bool"}]}],[11,"new","","",30,{"i":[{"n":"g"}],"o":{"n":"self"}}],[11,"get_pins","","",30,null],[0,"spi","tslib","Serial Peripheral Interface",null,null],[3,"SpiBusPorts","tslib::spi","",null,null],[3,"Spi","","",null,null],[12,"0","","",31,null],[4,"Error","","",null,null],[13,"Timeout","","Timeout Failure",32,null],[13,"AcknowledgementFailure","","Acknowledge Failure.",32,null],[13,"ArbitrationLost","","Arbitration Lost",32,null],[13,"Overrun","","Overrun / Underrun",32,null],[13,"ModeFault","","Mode fault",32,null],[13,"BusError","","Bus Error",32,null],[13,"CrcError","","CRC Error",32,null],[8,"SPI","","SPI instance that can be used with the `Spi` abstraction",null,null],[16,"GPIO","","GPIO block associated to this SPI instance",33,null],[11,"clone","","",32,{"i":[{"n":"self"}],"o":{"n":"error"}}],[11,"ports_normal","","",31,{"i":[{"g":["gpioa","pin4","pincnf2"],"n":"gpiopin"},{"g":["gpioa","pin5","pincnf2"],"n":"gpiopin"},{"g":["gpioa","pin6","input","pincnf1"],"n":"gpiopin"},{"g":["gpioa","pin7","pincnf2"],"n":"gpiopin"},{"g":["spi1","notremapped"],"n":"afioperipheral"}],"o":{"g":["spi1","notremapped"],"n":"spibusports"}}],[11,"ports_remapped","","",31,{"i":[{"g":["gpioa","pin4","pincnf2"],"n":"gpiopin"},{"g":["gpiob","pin12","pincnf2"],"n":"gpiopin"},{"g":["gpiob","pin13","pincnf2"],"n":"gpiopin"},{"g":["gpiob","pin14","input","pincnf1"],"n":"gpiopin"},{"g":["gpiob","pin15","pincnf2"],"n":"gpiopin"}],"o":{"g":["spi2","notremapped"],"n":"spibusports"}}],[11,"new","","",31,{"i":[{"n":"s"},{"n":"spibusports"},{"g":["enabled"],"n":"rccperipheral"},{"n":"hertz"},{"n":"clocks"}],"o":{"n":"self"}}],[11,"listen","","",31,{"i":[{"n":"self"},{"n":"bool"},{"n":"bool"}]}],[11,"disable","","Disables the SPI bus",31,{"i":[{"n":"self"}]}],[11,"enable","","Enables the SPI bus",31,{"i":[{"n":"self"}]}],[11,"read","","",31,{"i":[{"n":"self"}],"o":{"g":["u8","error"],"n":"result"}}],[11,"send","","",31,{"i":[{"n":"self"},{"n":"u8"}],"o":{"g":["error"],"n":"result"}}],[0,"usart","tslib","Serial communication ",null,null],[3,"NotConfigured","tslib::usart","",null,null],[3,"Configured","","",null,null],[3,"UsartBusPorts","","",null,null],[3,"UsartTx","","",null,null],[3,"UsartRx","","",null,null],[3,"Usart","","",null,null],[4,"Event","","Interrupt event",null,null],[13,"Rxne","","New data has been received",34,null],[13,"Txe","","New data can be sent",34,null],[4,"Error","","Serial error",null,null],[13,"Framing","","Framing error",35,null],[13,"Noise","","Noise error",35,null],[13,"Overrun","","RX buffer overrun",35,null],[13,"Parity","","Parity check error",35,null],[8,"IsConfigured","","",null,null],[8,"USART","","SPI instance that can be used with the `Spi` abstraction",null,null],[10,"ptr","","",36,null],[11,"fmt","","",35,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"new","","",37,{"i":[{"n":"u"},{"n":"usartbusports"},{"g":["enabled"],"n":"rccperipheral"},{"n":"bps"},{"n":"clocks"}],"o":{"n":"self"}}],[11,"listen","","",37,{"i":[{"n":"self"},{"n":"event"}]}],[11,"unlisten","","",37,{"i":[{"n":"self"},{"n":"event"}]}],[11,"split","","",37,null],[11,"read","","",38,{"i":[{"n":"self"}],"o":{"g":["u8","error"],"n":"result"}}],[11,"flush","","",39,{"i":[{"n":"self"}],"o":{"n":"result"}}],[11,"write","","",39,{"i":[{"n":"self"},{"n":"u8"}],"o":{"n":"result"}}],[11,"ports_normal","","",37,{"i":[{"g":["gpioa","pin9","pincnf2"],"n":"gpiopin"},{"g":["gpioa","pin10","input","pincnf1"],"n":"gpiopin"},{"g":["usart1","notremapped"],"n":"afioperipheral"}],"o":{"g":["usart1","notremapped"],"n":"usartbusports"}}],[11,"ports_remapped","","",37,{"i":[{"g":["gpiob","pin6","pincnf2"],"n":"gpiopin"},{"g":["gpiob","pin7","input","pincnf1"],"n":"gpiopin"},{"g":["usart1","remapped"],"n":"afioperipheral"}],"o":{"g":["usart1","remapped"],"n":"usartbusports"}}],[11,"ports_normal","","",37,{"i":[{"g":["gpioa","pin2","pincnf2"],"n":"gpiopin"},{"g":["gpioa","pin3","input","pincnf1"],"n":"gpiopin"},{"g":["usart2","remapped"],"n":"afioperipheral"}],"o":{"g":["usart2","notremapped"],"n":"usartbusports"}}],[0,"time","tslib","Time units.",null,null],[3,"Bps","tslib::time","Bits per second",null,null],[12,"0","","",40,null],[3,"Hertz","","Hertz",null,null],[12,"0","","",41,null],[3,"KiloHertz","","KiloHertz",null,null],[12,"0","","",42,null],[3,"MegaHertz","","MegaHertz",null,null],[12,"0","","",43,null],[3,"MonoTimer","","A monotonic nondecreasing timer",null,null],[3,"Instant","","A measurement of a monotonically nondecreasing clock",null,null],[8,"U32Ext","","Extension trait that adds convenience methods to the `u32` type",null,null],[10,"bps","","Wrap in `Bps`",44,{"i":[{"n":"self"}],"o":{"n":"bps"}}],[10,"hz","","Wrap in `Hertz`",44,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[10,"khz","","Wrap in `KiloHertz`",44,{"i":[{"n":"self"}],"o":{"n":"kilohertz"}}],[10,"mhz","","Wrap in `MegaHertz`",44,{"i":[{"n":"self"}],"o":{"n":"megahertz"}}],[11,"clone","","",40,{"i":[{"n":"self"}],"o":{"n":"bps"}}],[11,"clone","","",41,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"clone","","",42,{"i":[{"n":"self"}],"o":{"n":"kilohertz"}}],[11,"clone","","",43,{"i":[{"n":"self"}],"o":{"n":"megahertz"}}],[11,"into","","",42,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"into","","",43,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"into","","",43,{"i":[{"n":"self"}],"o":{"n":"kilohertz"}}],[11,"clone","","",45,{"i":[{"n":"self"}],"o":{"n":"monotimer"}}],[11,"new","","Creates a new `Monotonic` timer",45,{"i":[{"n":"dwt"},{"n":"clocks"}],"o":{"n":"self"}}],[11,"frequency","","Returns the frequency at which the monotonic timer is operating at",45,{"i":[{"n":"self"}],"o":{"n":"hertz"}}],[11,"now","","Returns an `Instant` corresponding to \"now\"",45,{"i":[{"n":"self"}],"o":{"n":"instant"}}],[11,"clone","","",46,{"i":[{"n":"self"}],"o":{"n":"instant"}}],[11,"elapsed","","Ticks elapsed since the `Instant` was created",46,{"i":[{"n":"self"}],"o":{"n":"u32"}}],[0,"flash","tslib","Flash memory",null,null],[3,"Flash","tslib::flash","",null,null],[12,"acr","","",47,null],[3,"ACR","","Opaque ACR register",null,null],[11,"new","","",47,{"i":[{"n":"flash"}],"o":{"n":"self"}}]],"paths":[[4,"Error"],[4,"I2cDutyCycle"],[3,"I2c"],[3,"Rcc"],[3,"RccPeripherals"],[3,"RccPeripheral"],[3,"CFGR"],[3,"Clocks"],[3,"AfioPeripheral"],[3,"Afio"],[3,"AfioPeripherals"],[8,"GPIO"],[8,"PinNr"],[3,"Pin0"],[3,"Pin1"],[3,"Pin2"],[3,"Pin3"],[3,"Pin4"],[3,"Pin5"],[3,"Pin6"],[3,"Pin7"],[3,"Pin8"],[3,"Pin9"],[3,"Pin10"],[3,"Pin11"],[3,"Pin12"],[3,"Pin13"],[3,"Pin14"],[3,"Pin15"],[3,"GpioPin"],[3,"Gpio"],[3,"Spi"],[4,"Error"],[8,"SPI"],[4,"Event"],[4,"Error"],[8,"USART"],[3,"Usart"],[3,"UsartRx"],[3,"UsartTx"],[3,"Bps"],[3,"Hertz"],[3,"KiloHertz"],[3,"MegaHertz"],[8,"U32Ext"],[3,"MonoTimer"],[3,"Instant"],[3,"Flash"]]};
searchIndex["vcell"] = {"doc":"Just like [`Cell`] but with [volatile] read / write operations","items":[[3,"VolatileCell","vcell","Just like [`Cell`] but with [volatile] read / write operations",null,null],[11,"new","","Creates a new `VolatileCell` containing the given value",0,{"i":[{"n":"t"}],"o":{"n":"self"}}],[11,"get","","Returns a copy of the contained value",0,{"i":[{"n":"self"}],"o":{"n":"t"}}],[11,"set","","Sets the contained value",0,{"i":[{"n":"self"},{"n":"t"}]}]],"paths":[[3,"VolatileCell"]]};
searchIndex["void"] = {"doc":"Void","items":[[4,"Void","void","The empty type for cases which can't occur.",null,null],[5,"unreachable","","A safe version of `intrinsincs::unreachable`.",null,null],[8,"ResultVoidExt","","Extensions to `Result<T, Void>`",null,null],[10,"void_unwrap","","Get the value out of a wrapper.",0,{"i":[{"n":"self"}],"o":{"n":"t"}}],[8,"ResultVoidErrExt","","Extensions to `Result<Void, E>`",null,null],[10,"void_unwrap_err","","Get the error out of a wrapper.",1,{"i":[{"n":"self"}],"o":{"n":"e"}}],[11,"clone","","",2,{"i":[{"n":"self"}],"o":{"n":"void"}}],[11,"fmt","","",2,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"fmt","","",2,{"i":[{"n":"self"},{"n":"formatter"}],"o":{"n":"result"}}],[11,"eq","","",2,{"i":[{"n":"self"},{"n":"t"}],"o":{"n":"bool"}}],[11,"partial_cmp","","",2,{"i":[{"n":"self"},{"n":"t"}],"o":{"g":["ordering"],"n":"option"}}]],"paths":[[8,"ResultVoidExt"],[8,"ResultVoidErrExt"],[4,"Void"]]};
searchIndex["volatile_register"] = {"doc":"Volatile access to memory mapped hardware registers","items":[[3,"RO","volatile_register","Read-Only register",null,null],[3,"RW","","Read-Write register",null,null],[3,"WO","","Write-Only register",null,null],[11,"read","","Reads the value of the register",0,{"i":[{"n":"self"}],"o":{"n":"t"}}],[11,"modify","","Performs a read-modify-write operation",1,{"i":[{"n":"self"},{"n":"f"}]}],[11,"read","","Reads the value of the register",1,{"i":[{"n":"self"}],"o":{"n":"t"}}],[11,"write","","Writes a `value` into the register",1,{"i":[{"n":"self"},{"n":"t"}]}],[11,"write","","Writes `value` into the register",2,{"i":[{"n":"self"},{"n":"t"}]}]],"paths":[[3,"RO"],[3,"RW"],[3,"WO"]]};
initSearch(searchIndex);
