
---------- Begin Simulation Statistics ----------
final_tick                                  997520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863636                       # Number of bytes of host memory used
host_op_rate                                    76181                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.22                       # Real time elapsed on the host
host_tick_rate                               75467474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000998                       # Number of seconds simulated
sim_ticks                                   997520500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.093389                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  209967                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               211888                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4175                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              145                       # Number of indirect misses.
system.cpu.branchPred.lookups                  222075                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2967                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    765987                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   768315                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3977                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 46158                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          263526                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1926409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.522719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.552727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1638329     85.05%     85.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        93918      4.88%     89.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13032      0.68%     90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        51023      2.65%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58300      3.03%     96.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23518      1.22%     97.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1052      0.05%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1079      0.06%     97.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        46158      2.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1926409                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.995040                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.995040                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1638718                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   205                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               193422                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1353609                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    95541                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    161886                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5503                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   737                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 60189                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      222075                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     81050                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1863023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   991                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1410938                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   11402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111313                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              93037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             212937                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.707222                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1961837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.728187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.843586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1653239     84.27%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8925      0.45%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25940      1.32%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1282      0.07%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   192912      9.83%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     8964      0.46%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6748      0.34%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3639      0.19%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    60188      3.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1961837                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           33205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4528                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   188907                       # Number of branches executed
system.cpu.iew.exec_nop                            55                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.627480                       # Inst execution rate
system.cpu.iew.exec_refs                       442169                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     269959                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   31372                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                173458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 49                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               220                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               275595                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1276480                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                172210                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9887                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1251848                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 81376                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5503                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 81414                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         79348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2034                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11760                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        56726                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2092                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2436                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1601575                       # num instructions consuming a value
system.cpu.iew.wb_count                       1195282                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.421253                       # average fanout of values written-back
system.cpu.iew.wb_producers                    674669                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.599126                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1245043                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1636060                       # number of integer regfile reads
system.cpu.int_regfile_writes                  788497                       # number of integer regfile writes
system.cpu.ipc                               0.501243                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.501243                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                813090     64.44%     64.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  635      0.05%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  25      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               173589     13.76%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              274303     21.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1261736                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23957                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018987                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1487      6.21%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      6.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21709     90.62%     96.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   756      3.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1285219                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4508612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1194882                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1545239                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1276376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1261736                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          269476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               274                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       285421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1961837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.643140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.416478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1526398     77.80%     77.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              131112      6.68%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               37704      1.92%     86.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103305      5.27%     91.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              106477      5.43%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               30613      1.56%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20468      1.04%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2560      0.13%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3200      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1961837                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.632436                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    467                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                927                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          400                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               675                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4956                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2488                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               173458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275595                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1911007                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          1995042                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  113290                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5974                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   119809                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3079021                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1306924                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1627773                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    196226                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1513906                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5503                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1522603                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   357691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1710417                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4406                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    377049                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             51                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              612                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3131039                       # The number of ROB reads
system.cpu.rob.rob_writes                     2576433                       # The number of ROB writes
system.cpu.timesIdled                             335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      455                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            248                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                543                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              276                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2718                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           543                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95920                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4359744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4359744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99181                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434230500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              43.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17336000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       162527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2736                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           458                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95924                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       295365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6434496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6477248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65387                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4151232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164644                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 164395     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    249      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164644                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196492500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52273000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            687499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   35                       # number of demand (read+write) hits
system.l2.demand_hits::total                       72                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  37                       # number of overall hits
system.l2.overall_hits::.cpu.data                  35                       # number of overall hits
system.l2.overall_hits::total                      72                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2840                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data              2840                       # number of overall misses
system.l2.overall_misses::total                  3261                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224168500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        257203500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224168500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       257203500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.919214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978398                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.919214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978398                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78467.933492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78932.570423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78872.585097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78467.933492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78932.570423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78872.585097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64863                       # number of writebacks
system.l2.writebacks::total                     64863                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3261                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3261                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195768500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    224593500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195768500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    224593500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.919214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.919214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978398                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68467.933492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68932.570423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68872.585097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68467.933492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68932.570423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68872.585097                       # average overall mshr miss latency
system.l2.replacements                          65387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97664                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              210                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          210                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2718                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    213718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     213718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78630.794702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78630.794702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    186538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    186538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68630.794702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68630.794702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.919214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78467.933492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78467.933492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.919214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68467.933492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68467.933492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.877698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85655.737705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85655.737705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9230000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9230000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.877698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.877698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75655.737705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75655.737705                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95923                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95923                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95924                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95924                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95923                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95923                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1867318000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1867318000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19466.843197                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19466.843197                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 22828.191834                       # Cycle average of tags in use
system.l2.tags.total_refs                      101313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   21589.345302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       170.739747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1068.106785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.658855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.032596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.696661                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1676044                       # Number of tag accesses
system.l2.tags.data_accesses                  1676044                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          26944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4151040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4151040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27010974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         182211794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             209222768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27010974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27010974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4161358087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4161358087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4161358087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27010974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        182211794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4370580855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15916                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64860                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     28638750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                89782500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8782.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27532.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60648                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     58                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    956.696684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   888.938631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.617218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          105      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           80      1.76%      4.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           60      1.32%      5.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      1.89%      7.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      0.77%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      0.72%      8.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.72%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      1.36%     10.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4059     89.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4553                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       5.583904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.941140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           583     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     111.001715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     97.525166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     54.159161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23            11      1.89%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            19      3.26%      5.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             8      1.37%      6.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.34%      6.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            72     12.35%     19.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.17%     19.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.51%     19.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87           106     18.18%     38.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.17%     38.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            5      0.86%     39.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           11      1.89%     40.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          111     19.04%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.17%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          164     28.13%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.17%     88.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.34%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           11      1.89%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            3      0.51%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            9      1.54%     92.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           13      2.23%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            2      0.34%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.17%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            3      0.51%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            4      0.69%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            2      0.34%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            5      0.86%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.34%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            2      0.34%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            4      0.69%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            2      0.34%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           583                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4148096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4151040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       209.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4158.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    209.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4161.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   32.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     997504500                       # Total gap between requests
system.mem_ctrls.avgGap                      14643.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4148096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 27010973.709312241524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 182211794.143579006195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4158406769.585186481476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11500250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     78282250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18647024000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27316.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27564.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    287496.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16279200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8648805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12623520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169738740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        273175920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        153005280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          712145385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.915539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    384907500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    579333000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16236360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8629830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10660020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        272171010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        153851520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          708781680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        710.543473                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    388918500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    575322000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        80450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        80450                       # number of overall hits
system.cpu.icache.overall_hits::total           80450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          600                       # number of overall misses
system.cpu.icache.overall_misses::total           600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42253496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42253496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42253496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42253496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        81050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        81050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        81050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        81050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007403                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007403                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007403                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007403                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70422.493333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70422.493333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70422.493333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70422.493333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          613                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34128996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34128996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34128996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34128996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005651                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74517.458515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74517.458515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74517.458515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74517.458515                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        80450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42253496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42253496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        81050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        81050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007403                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70422.493333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70422.493333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34128996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34128996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74517.458515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74517.458515                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.288518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            176.655022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.288518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            162558                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           162558                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       269703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           269703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       269708                       # number of overall hits
system.cpu.dcache.overall_hits::total          269708                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117728                       # number of overall misses
system.cpu.dcache.overall_misses::total        117728                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4494970713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4494970713                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4494970713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4494970713                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       387428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       387428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       387436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       387436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.303863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.303863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.303864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.303864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38181.955515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38181.955515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38180.982545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38180.982545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1475433                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.062456                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97666                       # number of writebacks
system.cpu.dcache.writebacks::total             97666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98795                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3300385062                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3300385062                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3300647062                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3300647062                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.255002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.255002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.255005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.255005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33406.397712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33406.397712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33408.035203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33408.035203                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       168214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          168214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67506.361323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67506.361323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78317.164179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78317.164179                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1301169137                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1301169137                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.174215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60771.058661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60771.058661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    218535986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    218535986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79757.659124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79757.659124                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3167271576                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3167271576                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33019.584617                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33019.584617                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3071354576                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3071354576                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32019.626317                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32019.626317                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        50000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        49000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           987.492993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.730414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   987.492993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            873764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           873764                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    997520500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    997520500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
