package NHDSU.DSUMASTER

import NHDSU._
import NHDSU.CHI._
import chisel3._
import chisel3.util.{Decoupled, ValidIO, switch, is, OHToUInt, PriorityEncoder}
import org.chipsalliance.cde.config._
import xs.utils.ParallelPriorityMux

class ReadCtl()(implicit p: Parameters) extends DSUModule {
  val io = IO(new Bundle {
    val mpTask    = Flipped(Decoupled(new TaskBundle()))
    val mpResp    = Decoupled(new TaskBundle())
    val txReqRead = Decoupled(new DsuChiTxReqBundle())
    val rxRspResp = Flipped(ValidIO(new CHIBundleRSP(chiBundleParams)))
    val rxDatResp = Flipped(ValidIO(new CHIBundleDAT(chiBundleParams)))
    val dbWReq    = Decoupled(new MsDBWReq())
    val dbWResp   = Flipped(Decoupled(new MsDBWResp()))
    val readCtlFsmVal = Output(Bool())
  })


// --------------------- Reg/Wire declaration ----------------------- //
  val fsmReg    = RegInit(VecInit(Seq.fill(nrReadCtlEntry) { 0.U.asTypeOf(new ReadCtlTableEntry()) }))
  val stateVec  = Wire(Vec(nrReadCtlEntry, Vec(RCState.nrState, Bool())))
  val selIdVec  = Wire(Vec(RCState.nrState, UInt(rcEntryBits.W)))

  dontTouch(fsmReg)
  dontTouch(stateVec)
  dontTouch(selIdVec)

// ---------------------------- Logic  ------------------------------ //
  /*
   * Get stateVec and selIdVec
   * exa:
   * fsmReg.state := ALLOC, FREE, FREE, FREE
   * stateVec(FREE) := (0, 1, 1, 1)
   * selIdVec(FREE) := 1
   */
  stateVec.zipWithIndex.foreach{ case(v, i) => v.zip(fsmReg.map(_.state)).foreach{ case(v, s) => v := s === i.U } }
  selIdVec.zip(stateVec).foreach{ case(sel, vec) => sel := PriorityEncoder(vec) }


  /*
   * fsm: FREE -> GET_ID -> WAIT_ID -> SEND_REQ -> WAIT_RESP -> FREE
   * fsm: FREE -> GET_ID -> SEND_REQ -> WAIT_RESP -> FREE
   */
  fsmReg.zipWithIndex.foreach {
    case (fsm, i) =>
      switch(fsm.state) {
        // ReadState.FREE: Wait mpTask input
        is(RCState.FREE) {
          fsm.state := Mux(io.mpTask.fire & selIdVec(RCState.FREE) === i.U, RCState.GET_ID, RCState.FREE)
        }
        // ReadState.GET_ID: Get dbid from DataBuffer
        is(RCState.GET_ID) {
          fsm.state := Mux(io.dbWReq.fire & selIdVec(RCState.GET_ID) === i.U,
                          Mux(io.dbWResp.fire & !stateVec(RCState.WAIT_ID).asUInt.orR,
                            RCState.SEND_REQ,
                              RCState.WAIT_ID),
                                RCState.GET_ID)
        }
        // ReadState.WAIT_ID: Wait dbid from DataBuffer
        is(RCState.WAIT_ID) {
          fsm.state := Mux(io.dbWResp.fire & selIdVec(RCState.WAIT_ID) === i.U, RCState.SEND_REQ, RCState.WAIT_ID)
        }
        // ReadState.SEND_REQ: Send req to chiTxReq
        is(RCState.SEND_REQ) {
          fsm.state := Mux(io.txReqRead.fire & selIdVec(RCState.SEND_REQ) === i.U, RCState.WAIT_RESP, RCState.SEND_REQ)
        }
        // ReadState.WAIT_RESP: Wait resp from rxRsp or rxDat
        // TODO: condiser rxRsp
        is(RCState.WAIT_RESP) {
          val isLastResp = io.rxDatResp.bits.dataID === nrBeat.U
          val hit = io.rxDatResp.bits.txnID === fsm.txnid
          fsm.state := Mux(io.rxDatResp.fire & isLastResp & hit, RCState.SEND_RESP, RCState.WAIT_RESP)
        }
        // ReadState.SEND_RESP: Send resp to mainpipe
        is(RCState.SEND_RESP) {
          val hit = io.mpResp.bits.dbid === fsm.txnid
          fsm.state := Mux(io.mpResp.fire & hit, RCState.FREE, RCState.SEND_RESP)
        }
      }
  }

  /*
   * fsm state: FREE deal logic
   * Receive mpTask
   */
  io.mpTask.ready := stateVec(RCState.FREE).asUInt.orR
  when(io.mpTask.fire) {
    fsmReg(selIdVec(RCState.FREE)).addr := io.mpTask.bits.addr
    fsmReg(selIdVec(RCState.FREE)).opcode := io.mpTask.bits.opcode
    fsmReg(selIdVec(RCState.FREE)).from := io.mpTask.bits.from
    fsmReg(selIdVec(RCState.FREE)).btWay := io.mpTask.bits.btWay
  }


  /*
   * fsm state: GET_ID deal logic
   */
  io.dbWReq.valid := stateVec(RCState.GET_ID).asUInt.orR

  /*
   * fsm state: WAIT_ID deal logic
   * io.dbWResp.ready always be true.B
   */
  io.dbWResp.ready := true.B
  when(io.dbWResp.fire){
    when(stateVec(RCState.WAIT_ID).asUInt.orR){
      fsmReg(selIdVec(RCState.WAIT_ID)).txnid := io.dbWResp.bits.dbid
    }.otherwise {
      fsmReg(selIdVec(RCState.GET_ID)).txnid := io.dbWResp.bits.dbid
    }
  }

  /*
   * fsm state: SEND_REQ deal logic
   */
  io.txReqRead.valid := stateVec(RCState.SEND_REQ).asUInt.orR
  io.txReqRead.bits.opcode := CHIOp.REQ.ReadNoSnp
  io.txReqRead.bits.addr   := fsmReg(selIdVec(RCState.SEND_REQ)).addr
  io.txReqRead.bits.txnid  := fsmReg(selIdVec(RCState.SEND_REQ)).txnid

  /*
   * fsm state: SEND_RESP deal logic
   * [ReadCtl(txnid)] -----> (mpResp)(dbid)
   */
  val fsmSel = fsmReg(selIdVec(RCState.SEND_RESP))
  io.mpResp.valid           := stateVec(RCState.SEND_RESP).asUInt.orR
  io.mpResp.bits.opcode     := fsmSel.opcode
  io.mpResp.bits.addr       := fsmSel.addr
  io.mpResp.bits.dbid       := fsmSel.txnid
  io.mpResp.bits.from.idL0  := IdL0.MASTER
  io.mpResp.bits.from.idL1  := DontCare
  io.mpResp.bits.from.idL2  := DontCare
  io.mpResp.bits.to         := fsmSel.from
  io.mpResp.bits.isWB       := false.B
  io.mpResp.bits.writeBt    := false.B
  io.mpResp.bits.readDir    := true.B
  io.mpResp.bits.btWay      := fsmSel.btWay
  io.mpResp.bits.resp       := DontCare
  io.mpResp.bits.isSnpHlp   := DontCare
  io.mpResp.bits.willSnp    := true.B
  io.mpResp.bits.snpHasData := DontCare

  /*
   * readCtlFsmVal
   */
  io.readCtlFsmVal := !stateVec(RCState.FREE).asUInt.andR


// -------------------------- Assertion ----------------------------- //
  // TIMEOUT CHECK
  val cntVecReg = RegInit(VecInit(Seq.fill(nrReadCtlEntry) { 0.U(64.W) }))
  cntVecReg.zip(fsmReg.map(_.state)).foreach { case (cnt, s) => cnt := Mux(s === RCState.FREE, 0.U, cnt + 1.U) }
  cntVecReg.zipWithIndex.foreach { case (cnt, i) => assert(cnt < TIMEOUT_RC.U, "READCTL[%d] ADDR[0x%x] STATE[0x%x] TIMEOUT", i.U, fsmReg(i).addr, fsmReg(i).state) }


}