#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fc32a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc3430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fbba90 .functor NOT 1, L_0x1ff5370, C4<0>, C4<0>, C4<0>;
L_0x1ff50d0 .functor XOR 1, L_0x1ff4f70, L_0x1ff5030, C4<0>, C4<0>;
L_0x1ff5260 .functor XOR 1, L_0x1ff50d0, L_0x1ff5190, C4<0>, C4<0>;
v0x1ff2060_0 .net *"_ivl_10", 0 0, L_0x1ff5190;  1 drivers
v0x1ff2160_0 .net *"_ivl_12", 0 0, L_0x1ff5260;  1 drivers
v0x1ff2240_0 .net *"_ivl_2", 0 0, L_0x1ff4120;  1 drivers
v0x1ff2300_0 .net *"_ivl_4", 0 0, L_0x1ff4f70;  1 drivers
v0x1ff23e0_0 .net *"_ivl_6", 0 0, L_0x1ff5030;  1 drivers
v0x1ff2510_0 .net *"_ivl_8", 0 0, L_0x1ff50d0;  1 drivers
v0x1ff25f0_0 .net "a", 0 0, v0x1fef9f0_0;  1 drivers
v0x1ff2690_0 .net "b", 0 0, v0x1fefa90_0;  1 drivers
v0x1ff2730_0 .net "c", 0 0, v0x1fefb30_0;  1 drivers
v0x1ff27d0_0 .var "clk", 0 0;
v0x1ff2870_0 .net "d", 0 0, v0x1fefc70_0;  1 drivers
v0x1ff2910_0 .net "q_dut", 0 0, L_0x1ff4e10;  1 drivers
v0x1ff29b0_0 .net "q_ref", 0 0, L_0x1ff3160;  1 drivers
v0x1ff2a50_0 .var/2u "stats1", 159 0;
v0x1ff2af0_0 .var/2u "strobe", 0 0;
v0x1ff2b90_0 .net "tb_match", 0 0, L_0x1ff5370;  1 drivers
v0x1ff2c50_0 .net "tb_mismatch", 0 0, L_0x1fbba90;  1 drivers
v0x1ff2e20_0 .net "wavedrom_enable", 0 0, v0x1fefd60_0;  1 drivers
v0x1ff2ec0_0 .net "wavedrom_title", 511 0, v0x1fefe00_0;  1 drivers
L_0x1ff4120 .concat [ 1 0 0 0], L_0x1ff3160;
L_0x1ff4f70 .concat [ 1 0 0 0], L_0x1ff3160;
L_0x1ff5030 .concat [ 1 0 0 0], L_0x1ff4e10;
L_0x1ff5190 .concat [ 1 0 0 0], L_0x1ff3160;
L_0x1ff5370 .cmp/eeq 1, L_0x1ff4120, L_0x1ff5260;
S_0x1fc35c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1fc3430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fafea0 .functor NOT 1, v0x1fef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc3d20 .functor XOR 1, L_0x1fafea0, v0x1fefa90_0, C4<0>, C4<0>;
L_0x1fbbb00 .functor XOR 1, L_0x1fc3d20, v0x1fefb30_0, C4<0>, C4<0>;
L_0x1ff3160 .functor XOR 1, L_0x1fbbb00, v0x1fefc70_0, C4<0>, C4<0>;
v0x1fbbd00_0 .net *"_ivl_0", 0 0, L_0x1fafea0;  1 drivers
v0x1fbbda0_0 .net *"_ivl_2", 0 0, L_0x1fc3d20;  1 drivers
v0x1fafff0_0 .net *"_ivl_4", 0 0, L_0x1fbbb00;  1 drivers
v0x1fb0090_0 .net "a", 0 0, v0x1fef9f0_0;  alias, 1 drivers
v0x1feedb0_0 .net "b", 0 0, v0x1fefa90_0;  alias, 1 drivers
v0x1feeec0_0 .net "c", 0 0, v0x1fefb30_0;  alias, 1 drivers
v0x1feef80_0 .net "d", 0 0, v0x1fefc70_0;  alias, 1 drivers
v0x1fef040_0 .net "q", 0 0, L_0x1ff3160;  alias, 1 drivers
S_0x1fef1a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1fc3430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fef9f0_0 .var "a", 0 0;
v0x1fefa90_0 .var "b", 0 0;
v0x1fefb30_0 .var "c", 0 0;
v0x1fefbd0_0 .net "clk", 0 0, v0x1ff27d0_0;  1 drivers
v0x1fefc70_0 .var "d", 0 0;
v0x1fefd60_0 .var "wavedrom_enable", 0 0;
v0x1fefe00_0 .var "wavedrom_title", 511 0;
E_0x1fbe200/0 .event negedge, v0x1fefbd0_0;
E_0x1fbe200/1 .event posedge, v0x1fefbd0_0;
E_0x1fbe200 .event/or E_0x1fbe200/0, E_0x1fbe200/1;
E_0x1fbe450 .event posedge, v0x1fefbd0_0;
E_0x1fa89f0 .event negedge, v0x1fefbd0_0;
S_0x1fef4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fef1a0;
 .timescale -12 -12;
v0x1fef6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fef7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fef1a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1feff60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1fc3430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ff3290 .functor NOT 1, v0x1fef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3300 .functor NOT 1, v0x1fefa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3390 .functor AND 1, L_0x1ff3290, L_0x1ff3300, C4<1>, C4<1>;
L_0x1ff3450 .functor NOT 1, v0x1fefb30_0, C4<0>, C4<0>, C4<0>;
L_0x1ff34f0 .functor AND 1, L_0x1ff3390, L_0x1ff3450, C4<1>, C4<1>;
L_0x1ff3600 .functor NOT 1, v0x1fefc70_0, C4<0>, C4<0>, C4<0>;
L_0x1ff36b0 .functor AND 1, L_0x1ff34f0, L_0x1ff3600, C4<1>, C4<1>;
L_0x1ff37c0 .functor NOT 1, v0x1fefc70_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3880 .functor AND 1, L_0x1ff37c0, v0x1fefb30_0, C4<1>, C4<1>;
L_0x1ff3940 .functor NOT 1, v0x1fefa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3a10 .functor AND 1, L_0x1ff3880, L_0x1ff3940, C4<1>, C4<1>;
L_0x1ff3ad0 .functor NOT 1, v0x1fef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3bb0 .functor AND 1, L_0x1ff3a10, L_0x1ff3ad0, C4<1>, C4<1>;
L_0x1ff3cc0 .functor OR 1, L_0x1ff36b0, L_0x1ff3bb0, C4<0>, C4<0>;
L_0x1ff3b40 .functor NOT 1, v0x1fefa90_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3e50 .functor AND 1, v0x1fefb30_0, L_0x1ff3b40, C4<1>, C4<1>;
L_0x1ff3fa0 .functor NOT 1, v0x1fef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff4010 .functor AND 1, L_0x1ff3e50, L_0x1ff3fa0, C4<1>, C4<1>;
L_0x1ff41c0 .functor OR 1, L_0x1ff3cc0, L_0x1ff4010, C4<0>, C4<0>;
L_0x1ff42d0 .functor NOT 1, v0x1fef9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff4500 .functor AND 1, v0x1fefa90_0, L_0x1ff42d0, C4<1>, C4<1>;
L_0x1ff46d0 .functor OR 1, L_0x1ff41c0, L_0x1ff4500, C4<0>, C4<0>;
L_0x1ff48a0 .functor NOT 1, v0x1fefb30_0, C4<0>, C4<0>, C4<0>;
L_0x1ff4a20 .functor AND 1, v0x1fefa90_0, L_0x1ff48a0, C4<1>, C4<1>;
L_0x1ff4bb0 .functor NOT 1, v0x1fefc70_0, C4<0>, C4<0>, C4<0>;
L_0x1ff4c20 .functor AND 1, L_0x1ff4a20, L_0x1ff4bb0, C4<1>, C4<1>;
L_0x1ff4e10 .functor OR 1, L_0x1ff46d0, L_0x1ff4c20, C4<0>, C4<0>;
v0x1ff0250_0 .net *"_ivl_0", 0 0, L_0x1ff3290;  1 drivers
v0x1ff0330_0 .net *"_ivl_10", 0 0, L_0x1ff3600;  1 drivers
v0x1ff0410_0 .net *"_ivl_12", 0 0, L_0x1ff36b0;  1 drivers
v0x1ff0500_0 .net *"_ivl_14", 0 0, L_0x1ff37c0;  1 drivers
v0x1ff05e0_0 .net *"_ivl_16", 0 0, L_0x1ff3880;  1 drivers
v0x1ff0710_0 .net *"_ivl_18", 0 0, L_0x1ff3940;  1 drivers
v0x1ff07f0_0 .net *"_ivl_2", 0 0, L_0x1ff3300;  1 drivers
v0x1ff08d0_0 .net *"_ivl_20", 0 0, L_0x1ff3a10;  1 drivers
v0x1ff09b0_0 .net *"_ivl_22", 0 0, L_0x1ff3ad0;  1 drivers
v0x1ff0a90_0 .net *"_ivl_24", 0 0, L_0x1ff3bb0;  1 drivers
v0x1ff0b70_0 .net *"_ivl_26", 0 0, L_0x1ff3cc0;  1 drivers
v0x1ff0c50_0 .net *"_ivl_28", 0 0, L_0x1ff3b40;  1 drivers
v0x1ff0d30_0 .net *"_ivl_30", 0 0, L_0x1ff3e50;  1 drivers
v0x1ff0e10_0 .net *"_ivl_32", 0 0, L_0x1ff3fa0;  1 drivers
v0x1ff0ef0_0 .net *"_ivl_34", 0 0, L_0x1ff4010;  1 drivers
v0x1ff0fd0_0 .net *"_ivl_36", 0 0, L_0x1ff41c0;  1 drivers
v0x1ff10b0_0 .net *"_ivl_38", 0 0, L_0x1ff42d0;  1 drivers
v0x1ff1190_0 .net *"_ivl_4", 0 0, L_0x1ff3390;  1 drivers
v0x1ff1270_0 .net *"_ivl_40", 0 0, L_0x1ff4500;  1 drivers
v0x1ff1350_0 .net *"_ivl_42", 0 0, L_0x1ff46d0;  1 drivers
v0x1ff1430_0 .net *"_ivl_44", 0 0, L_0x1ff48a0;  1 drivers
v0x1ff1510_0 .net *"_ivl_46", 0 0, L_0x1ff4a20;  1 drivers
v0x1ff15f0_0 .net *"_ivl_48", 0 0, L_0x1ff4bb0;  1 drivers
v0x1ff16d0_0 .net *"_ivl_50", 0 0, L_0x1ff4c20;  1 drivers
v0x1ff17b0_0 .net *"_ivl_6", 0 0, L_0x1ff3450;  1 drivers
v0x1ff1890_0 .net *"_ivl_8", 0 0, L_0x1ff34f0;  1 drivers
v0x1ff1970_0 .net "a", 0 0, v0x1fef9f0_0;  alias, 1 drivers
v0x1ff1a10_0 .net "b", 0 0, v0x1fefa90_0;  alias, 1 drivers
v0x1ff1b00_0 .net "c", 0 0, v0x1fefb30_0;  alias, 1 drivers
v0x1ff1bf0_0 .net "d", 0 0, v0x1fefc70_0;  alias, 1 drivers
v0x1ff1ce0_0 .net "q", 0 0, L_0x1ff4e10;  alias, 1 drivers
S_0x1ff1e40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1fc3430;
 .timescale -12 -12;
E_0x1fbdfa0 .event anyedge, v0x1ff2af0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff2af0_0;
    %nor/r;
    %assign/vec4 v0x1ff2af0_0, 0;
    %wait E_0x1fbdfa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fef1a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fefc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefa90_0, 0;
    %assign/vec4 v0x1fef9f0_0, 0;
    %wait E_0x1fa89f0;
    %wait E_0x1fbe450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fefc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefa90_0, 0;
    %assign/vec4 v0x1fef9f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbe200;
    %load/vec4 v0x1fef9f0_0;
    %load/vec4 v0x1fefa90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fefb30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fefc70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fefc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefa90_0, 0;
    %assign/vec4 v0x1fef9f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fef7f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbe200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fefc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fefa90_0, 0;
    %assign/vec4 v0x1fef9f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fc3430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff27d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff2af0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fc3430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff27d0_0;
    %inv;
    %store/vec4 v0x1ff27d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fc3430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fefbd0_0, v0x1ff2c50_0, v0x1ff25f0_0, v0x1ff2690_0, v0x1ff2730_0, v0x1ff2870_0, v0x1ff29b0_0, v0x1ff2910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fc3430;
T_7 ;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fc3430;
T_8 ;
    %wait E_0x1fbe200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff2a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff2a50_0, 4, 32;
    %load/vec4 v0x1ff2b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff2a50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff2a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff2a50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ff29b0_0;
    %load/vec4 v0x1ff29b0_0;
    %load/vec4 v0x1ff2910_0;
    %xor;
    %load/vec4 v0x1ff29b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff2a50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ff2a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff2a50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter3/response1/top_module.sv";
