// Seed: 1400737123
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  assign id_3 = id_0;
  id_4 :
  assert property (@(posedge id_0) id_0)
  else $display(id_3, 1);
  tri0 id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_5 = 0;
  assign id_5 = id_0 != id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wire  id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  final $display(1 * 1);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
