--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 474772 paths analyzed, 46453 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.778ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000001f5 (SLICE_X64Y94.BY), 660 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_1 to tfm_inst/inst_subfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp1_ft<3>
                                                       tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.G3      net (fanout=4)        1.894   tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<11>
                                                       tfm_inst/i2c_mem_addra<0>42
    SLICE_X58Y81.G2      net (fanout=63)       2.435   tfm_inst/N296
    SLICE_X58Y81.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<3>
                                                       tfm_inst/subfpa<20>19_SW0
    SLICE_X58Y81.F1      net (fanout=1)        0.561   tfm_inst/subfpa<20>19_SW0/O
    SLICE_X58Y81.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<3>
                                                       tfm_inst/subfpa<20>19
    SLICE_X67Y88.G2      net (fanout=1)        1.153   tfm_inst/subfpa<20>19
    SLICE_X67Y88.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c0
                                                       tfm_inst/subfpa<20>40_SW0
    SLICE_X67Y88.F3      net (fanout=1)        0.222   tfm_inst/subfpa<20>40_SW0/O
    SLICE_X67Y88.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002c0
                                                       tfm_inst/subfpa<20>40
    SLICE_X64Y91.F2      net (fanout=3)        0.555   tfm_inst/subfpa<20>
    SLICE_X64Y91.COUT    Topcyf                0.576   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<23>
                                                       tfm_inst/inst_subfp/blk000004d4
                                                       tfm_inst/inst_subfp/blk000001f2
                                                       tfm_inst/inst_subfp/blk000001f1
    SLICE_X64Y92.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003bc
    SLICE_X64Y92.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<29>
                                                       tfm_inst/inst_subfp/blk000001f0
                                                       tfm_inst/inst_subfp/blk000001ef
    SLICE_X64Y93.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003be
    SLICE_X64Y93.COUT    Tbyp                  0.089   dualmem_addra<4>
                                                       tfm_inst/inst_subfp/blk000001ee
                                                       tfm_inst/inst_subfp/blk000001ed
    SLICE_X64Y94.BY      net (fanout=1)        0.592   tfm_inst/inst_subfp/sig000003c0
    SLICE_X64Y94.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002f4
                                                       tfm_inst/inst_subfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (2.366ns logic, 7.412ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.689ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_1 to tfm_inst/inst_subfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp1_ft<3>
                                                       tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.G3      net (fanout=4)        1.894   tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<11>
                                                       tfm_inst/i2c_mem_addra<0>42
    SLICE_X61Y102.G1     net (fanout=63)       2.233   tfm_inst/N296
    SLICE_X61Y102.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19_SW0
    SLICE_X61Y102.F3     net (fanout=1)        0.222   tfm_inst/subfpa<29>19_SW0/O
    SLICE_X61Y102.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19
    SLICE_X67Y105.G1     net (fanout=1)        0.983   tfm_inst/subfpa<29>19
    SLICE_X67Y105.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40_SW0
    SLICE_X67Y105.F1     net (fanout=1)        0.777   tfm_inst/subfpa<29>40_SW0/O
    SLICE_X67Y105.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40
    SLICE_X64Y93.F2      net (fanout=5)        0.802   tfm_inst/subfpa<29>
    SLICE_X64Y93.COUT    Topcyf                0.576   dualmem_addra<4>
                                                       tfm_inst/inst_subfp/blk000004d0
                                                       tfm_inst/inst_subfp/blk000001ee
                                                       tfm_inst/inst_subfp/blk000001ed
    SLICE_X64Y94.BY      net (fanout=1)        0.592   tfm_inst/inst_subfp/sig000003c0
    SLICE_X64Y94.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002f4
                                                       tfm_inst/inst_subfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.689ns (2.186ns logic, 7.503ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk000001f5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.607ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_1 to tfm_inst/inst_subfp/blk000001f5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp1_ft<3>
                                                       tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.G3      net (fanout=4)        1.894   tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<11>
                                                       tfm_inst/i2c_mem_addra<0>42
    SLICE_X57Y81.G2      net (fanout=63)       2.657   tfm_inst/N296
    SLICE_X57Y81.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<20>
                                                       tfm_inst/subfpa<17>19_SW0
    SLICE_X57Y81.F4      net (fanout=1)        0.159   tfm_inst/subfpa<17>19_SW0/O
    SLICE_X57Y81.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<20>
                                                       tfm_inst/subfpa<17>19
    SLICE_X67Y86.G4      net (fanout=1)        1.016   tfm_inst/subfpa<17>19
    SLICE_X67Y86.Y       Tilo                  0.194   tfm_inst/inst_subfp/sig000002bc
                                                       tfm_inst/subfpa<17>40_SW0
    SLICE_X67Y86.F3      net (fanout=1)        0.222   tfm_inst/subfpa<17>40_SW0/O
    SLICE_X67Y86.X       Tilo                  0.194   tfm_inst/inst_subfp/sig000002bc
                                                       tfm_inst/subfpa<17>40
    SLICE_X64Y90.F3      net (fanout=3)        0.614   tfm_inst/subfpa<17>
    SLICE_X64Y90.COUT    Topcyf                0.576   dualmem_addra<1>
                                                       tfm_inst/inst_subfp/blk000004d6
                                                       tfm_inst/inst_subfp/blk000001f4
                                                       tfm_inst/inst_subfp/blk000001f3
    SLICE_X64Y91.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003ba
    SLICE_X64Y91.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<23>
                                                       tfm_inst/inst_subfp/blk000001f2
                                                       tfm_inst/inst_subfp/blk000001f1
    SLICE_X64Y92.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003bc
    SLICE_X64Y92.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<29>
                                                       tfm_inst/inst_subfp/blk000001f0
                                                       tfm_inst/inst_subfp/blk000001ef
    SLICE_X64Y93.CIN     net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003be
    SLICE_X64Y93.COUT    Tbyp                  0.089   dualmem_addra<4>
                                                       tfm_inst/inst_subfp/blk000001ee
                                                       tfm_inst/inst_subfp/blk000001ed
    SLICE_X64Y94.BY      net (fanout=1)        0.592   tfm_inst/inst_subfp/sig000003c0
    SLICE_X64Y94.CLK     Tdick                 0.280   tfm_inst/inst_subfp/sig000002f4
                                                       tfm_inst/inst_subfp/blk000001f5
    -------------------------------------------------  ---------------------------
    Total                                      9.607ns (2.453ns logic, 7.154ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk0000013a (SLICE_X65Y98.BX), 176 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.729ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_1 to tfm_inst/inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/pixoscpsp1_ft<3>
                                                       tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.G3      net (fanout=4)        1.894   tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X51Y73.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<11>
                                                       tfm_inst/i2c_mem_addra<0>42
    SLICE_X61Y102.G1     net (fanout=63)       2.233   tfm_inst/N296
    SLICE_X61Y102.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19_SW0
    SLICE_X61Y102.F3     net (fanout=1)        0.222   tfm_inst/subfpa<29>19_SW0/O
    SLICE_X61Y102.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19
    SLICE_X67Y105.G1     net (fanout=1)        0.983   tfm_inst/subfpa<29>19
    SLICE_X67Y105.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40_SW0
    SLICE_X67Y105.F1     net (fanout=1)        0.777   tfm_inst/subfpa<29>40_SW0/O
    SLICE_X67Y105.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40
    SLICE_X65Y97.G2      net (fanout=5)        0.984   tfm_inst/subfpa<29>
    SLICE_X65Y97.COUT    Topcyg                0.559   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<28>
                                                       tfm_inst/inst_subfp/blk00000368
                                                       tfm_inst/inst_subfp/blk0000016f
    SLICE_X65Y98.BX      net (fanout=1)        0.466   tfm_inst/inst_subfp/sig00000303
    SLICE_X65Y98.CLK     Tdick                 0.281   tfm_inst/inst_subfp/sig000003ef
                                                       tfm_inst/inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (2.170ns logic, 7.559ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.403ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y59.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y73.G4      net (fanout=6)        1.568   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X51Y73.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_vdd25<11>
                                                       tfm_inst/i2c_mem_addra<0>42
    SLICE_X61Y102.G1     net (fanout=63)       2.233   tfm_inst/N296
    SLICE_X61Y102.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19_SW0
    SLICE_X61Y102.F3     net (fanout=1)        0.222   tfm_inst/subfpa<29>19_SW0/O
    SLICE_X61Y102.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19
    SLICE_X67Y105.G1     net (fanout=1)        0.983   tfm_inst/subfpa<29>19
    SLICE_X67Y105.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40_SW0
    SLICE_X67Y105.F1     net (fanout=1)        0.777   tfm_inst/subfpa<29>40_SW0/O
    SLICE_X67Y105.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40
    SLICE_X65Y97.G2      net (fanout=5)        0.984   tfm_inst/subfpa<29>
    SLICE_X65Y97.COUT    Topcyg                0.559   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<28>
                                                       tfm_inst/inst_subfp/blk00000368
                                                       tfm_inst/inst_subfp/blk0000016f
    SLICE_X65Y98.BX      net (fanout=1)        0.466   tfm_inst/inst_subfp/sig00000303
    SLICE_X65Y98.CLK     Tdick                 0.281   tfm_inst/inst_subfp/sig000003ef
                                                       tfm_inst/inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.403ns (2.170ns logic, 7.233ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          tfm_inst/inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to tfm_inst/inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.YQ      Tcko                  0.360   tfm_inst/CalculateTo_mux
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X53Y72.G3      net (fanout=5)        2.107   tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X53Y72.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/pixgain_ft<31>
                                                       tfm_inst/subfpa<0>111
    SLICE_X61Y102.G4     net (fanout=63)       1.382   tfm_inst/N283
    SLICE_X61Y102.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19_SW0
    SLICE_X61Y102.F3     net (fanout=1)        0.222   tfm_inst/subfpa<29>19_SW0/O
    SLICE_X61Y102.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/XLXI_33/subfpa_internal<30>
                                                       tfm_inst/subfpa<29>19
    SLICE_X67Y105.G1     net (fanout=1)        0.983   tfm_inst/subfpa<29>19
    SLICE_X67Y105.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40_SW0
    SLICE_X67Y105.F1     net (fanout=1)        0.777   tfm_inst/subfpa<29>40_SW0/O
    SLICE_X67Y105.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>40
    SLICE_X65Y97.G2      net (fanout=5)        0.984   tfm_inst/subfpa<29>
    SLICE_X65Y97.COUT    Topcyg                0.559   tfm_inst/inst_calculateVdd/XLXI_1/o_Vdd<28>
                                                       tfm_inst/inst_subfp/blk00000368
                                                       tfm_inst/inst_subfp/blk0000016f
    SLICE_X65Y98.BX      net (fanout=1)        0.466   tfm_inst/inst_subfp/sig00000303
    SLICE_X65Y98.CLK     Tdick                 0.281   tfm_inst/inst_subfp/sig000003ef
                                                       tfm_inst/inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.170ns logic, 6.921ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_sqrtfp2/blk00000885.CE (SLICE_X66Y23.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux (FF)
  Destination:          tfm_inst/inst_sqrtfp2/blk00000885.CE (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux to tfm_inst/inst_sqrtfp2/blk00000885.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.XQ      Tcko                  0.360   tfm_inst/CalculateTo_mux
                                                       tfm_inst/CalculateTo_mux
    SLICE_X15Y14.G1      net (fanout=228)      3.158   tfm_inst/CalculateTo_mux
    SLICE_X15Y14.Y       Tilo                  0.194   tfm_inst/sqrtfp2r<12>
                                                       tfm_inst/sqrtfp2ond1
    SLICE_X66Y23.SR      net (fanout=497)      5.565   tfm_inst/sqrtfp2ce
    SLICE_X66Y23.CLK     Tws                   0.387   tfm_inst/inst_sqrtfp2/sig000007d0
                                                       tfm_inst/inst_sqrtfp2/blk00000885.CE
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (0.941ns logic, 8.723ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/XLXI_32/sqrtfp2ce_internal (FF)
  Destination:          tfm_inst/inst_sqrtfp2/blk00000885.CE (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (1.979 - 1.999)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/XLXI_32/sqrtfp2ce_internal to tfm_inst/inst_sqrtfp2/blk00000885.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.YQ       Tcko                  0.360   tfm_inst/inst_CalculateTo/XLXI_32/sqrtfp2ce_internal
                                                       tfm_inst/inst_CalculateTo/XLXI_32/sqrtfp2ce_internal
    SLICE_X15Y14.G3      net (fanout=2)        0.909   tfm_inst/inst_CalculateTo/XLXI_32/sqrtfp2ce_internal
    SLICE_X15Y14.Y       Tilo                  0.194   tfm_inst/sqrtfp2r<12>
                                                       tfm_inst/sqrtfp2ond1
    SLICE_X66Y23.SR      net (fanout=497)      5.565   tfm_inst/sqrtfp2ce
    SLICE_X66Y23.CLK     Tws                   0.387   tfm_inst/inst_sqrtfp2/sig000007d0
                                                       tfm_inst/inst_sqrtfp2/blk00000885.CE
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (0.941ns logic, 6.474ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X3Y5.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_13 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.806 - 0.926)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_13 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.XQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<13>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_13
    RAMB16_X3Y5.DIA13    net (fanout=2)        0.346   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<13>
    RAMB16_X3Y5.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X3Y5.DIA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_14 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.806 - 0.926)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_14 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.XQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<14>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia_14
    RAMB16_X3Y5.DIA14    net (fanout=2)        0.346   tfm_inst/inst_CalculateVirCompensated/XLXI_33/o_dia<14>
    RAMB16_X3Y5.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAMB16_X2Y6.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_0 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.142ns (0.906 - 1.048)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_0 to tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.XQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<0>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_0
    RAMB16_X2Y6.ADDRA5   net (fanout=1)        0.329   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<0>
    RAMB16_X2Y6.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X2Y5.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X5Y4.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.778|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 474772 paths, 0 nets, and 77457 connections

Design statistics:
   Minimum period:   9.778ns{1}   (Maximum frequency: 102.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 30 14:34:55 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 730 MB



