Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 10 15:04:40 2024
| Host         : emslab02.eit.uni-kl.de running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file ampel_top_control_sets_placed.rpt
| Design       : ampel_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------+-----------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------+-----------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG | timer_component/sec_puls | timer_component/AR[0] |                4 |             12 |
|  clk_100mhz_IBUF_BUFG |                          | timer_component/AR[0] |               10 |             35 |
+-----------------------+--------------------------+-----------------------+------------------+----------------+


