#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 17:16:44 2019
# Process ID: 2440
# Current directory: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim/xsim.dir/bin2BCD_4dig_TB_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in D:/Xilinx/Vivado/2019.1/scripts/init.tcl is deprecated. Please use Webtalk_init.tcl 
Sourcing tcl script 'D:/Xilinx/Vivado/2019.1/scripts/init.tcl'
source D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim/xsim.dir/bin2BCD_4dig_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.sim/sim_1/behav/xsim/xsim.dir/bin2BCD_4dig_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  8 17:16:46 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  8 17:16:46 2019...
