<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Framework Components: ialg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_369d2c6bc933e1d5b93ba7707bc2add3.html">fctools</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f0ee0c8d5d292b5f1e2a860addcedf60.html">packages</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_56cf3ccb98968aeb0f77233c08860b7a.html">ti</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c6fa8264a0f3071208cc3b7edbd9d869.html">xdais</a>
  </div>
</div>
<div class="contents">
<h1>ialg.h File Reference</h1><hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header defines all types, constants, and functions defined by XDAIS for algorithms. </p>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
<div class="center"><img src="ialg_8h__dep__incl.png" border="0" usemap="#ialg_8hdep_map" alt=""/></div>
<map name="ialg_8hdep_map" id="ialg_8hdep">
<area shape="rect" href="idma3_8h.html" title="IDMA3 Interface Definitions (C64P) &#45; Allows algorithms to request and receive handles..." alt="" coords="134,93,198,117" /><area shape="rect" href="dman3_8h.html" title="DMAN3 Interface Definitions &#45; 3rd Generation DMA Manager. Application interface to..." alt="" coords="210,168,277,192" /><area shape="rect" href="ires__common_8h.html" title="IRES Resource Protocol Definitions &#45; IRES Resource." alt="" coords="638,93,742,117" /><area shape="rect" href="hdvicpsync_8h.html" title="HDVICPSYNC Interface Definitions &#45; Framework support package for synchronization..." alt="" coords="2237,317,2327,341" /><area shape="rect" href="vicpsync_8h.html" title="VICPSYNC Interface Definitions &#45; Framework support package for synchronization between..." alt="" coords="905,317,982,341" /><area shape="rect" href="dskt2_8h.html" title="Provides services to support XDAIS algorithm instance objects." alt="" coords="2426,93,2485,117" /><area shape="rect" href="hdintc_8h.html" title="HDINTC Interface Definitions &#45; Application interface to the Interrupt Registry Manager..." alt="" coords="2509,93,2573,117" /><area shape="rect" href="acpy3_8h.html" title="ACPY3 Definitions (C64P) &#45; 3rd Generation ACPY. Provides a comprehensive list of..." alt="" coords="125,168,186,192" /><area shape="rect" href="acpy3__instr_8h.html" title="ACPY3 Instrumentation API definitions." alt="" coords="7,168,101,192" /><area shape="rect" href="ires_8h.html" title="IRES Interface Definitions &#45; Allows algorithms to request and receive handles representing..." alt="" coords="1763,168,1814,192" /><area shape="rect" href="iresman_8h.html" title="Device specific Resource Manager Interface Definitions IRESMAN &#45; Interface that needs..." alt="" coords="829,168,901,192" /><area shape="rect" href="shmbuf_8h.html" title="Linux shared memory buffer resource. This is another simple example of a resource..." alt="" coords="351,242,421,266" /><area shape="rect" href="iresman__protocol_8h.html" title="IRES Resource Protocol Definitions (C64P) &#45; IRES Resource specific protocol interface..." alt="" coords="455,168,578,192" /><area shape="rect" href="ires__addrspace_8h.html" title="IRES PROTOCOL ADDRSPACE Interface Definitions &#45; Allows algorithms to request and..." alt="" coords="1853,242,1962,266" /><area shape="rect" href="ires__edma3_chan_8h.html" title="ires_edma3Chan.h" alt="" coords="1986,242,2106,266" /><area shape="rect" href="ires__hdvicp_8h.html" title="IRES PROTOCOL HDVICP Interface Definitions &#45; Allows algorithms to request and receive..." alt="" coords="2130,242,2223,266" /><area shape="rect" href="ires__memtcm_8h.html" title="IRES PROTOCOL MEMTCM Interface Definitions (C64P) &#45; Allows algorithms to request..." alt="" coords="2247,242,2351,266" /><area shape="rect" href="ires__sdma_8h.html" title="IRES PROTOCOL SDMA Interface Definitions (C64P) &#45; Allows algorithms to request and..." alt="" coords="1639,242,1725,266" /><area shape="rect" href="ires__vicp_8h.html" title="IRES PROTOCOL VICP Interface Definitions &#45; Allows algorithms to request and receive..." alt="" coords="1749,242,1829,266" /><area shape="rect" href="ires__vicp2_8h.html" title="IRES PROTOCOL VICP Interface Definitions &#45; Allows algorithms to request and receive..." alt="" coords="1530,242,1615,266" /><area shape="rect" href="rman_8h.html" title="IRES generic Resource Manager RMAN Definitions &#45; Generic Resource Manager that manages..." alt="" coords="1447,242,1506,266" /><area shape="rect" href="scpy_8h.html" title="SCPY Module interface Definitions (C64P) &#45; Allows algorithms submit and sychronize..." alt="" coords="1654,317,1710,341" /><area shape="rect" href="iresman__addrspace_8h.html" title="IRESMAN." alt="" coords="871,242,1005,266" /><area shape="rect" href="iresman__edma3_chan_8h.html" title="iresman_edma3Chan.h" alt="" coords="445,242,589,266" /><area shape="rect" href="iresman__hdvicp_8h.html" title="IRESMAN." alt="" coords="1029,242,1143,266" /><area shape="rect" href="iresman__memtcm_8h.html" title="Resource manager for managing memory allocated via CMEM on parts running Linux OS..." alt="" coords="1167,242,1293,266" /><area shape="rect" href="iresman__sdma_8h.html" title="IRESMAN SDMA specific Resource Manager Definitions &#45; SDMA specific resource manager..." alt="" coords="1317,242,1423,266" /><area shape="rect" href="iresman__vicp_8h.html" title="IRESMAN." alt="" coords="613,242,714,266" /><area shape="rect" href="iresman__vicp2_8h.html" title="IRESMAN." alt="" coords="738,242,847,266" /></map>
</div>

<p><a href="ialg_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_a_l_g___mem_rec.html">IALG_MemRec</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory records.  <a href="struct_i_a_l_g___mem_rec.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_a_l_g___obj.html">IALG_Obj</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Algorithm instance object definition.  <a href="struct_i_a_l_g___obj.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_a_l_g___params.html">IALG_Params</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Algorithm instance creation parameters.  <a href="struct_i_a_l_g___params.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_a_l_g___status.html">IALG_Status</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to algorithm specific status structure.  <a href="struct_i_a_l_g___status.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_a_l_g___fxns.html">IALG_Fxns</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Defines the fields and methods that must be supplied by all XDAIS algorithms.  <a href="struct_i_a_l_g___fxns.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga8a220fa863380937542f6a38be47ceda">IALG_DEFMEMRECS</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga0e3202a4d8dc0bd3cb300633922ffd54">IALG_OBJMEMREC</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga200f155f9e2720011270e99f17bb6675">IALG_SYSCMD</a>&nbsp;&nbsp;&nbsp;256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga2c15898121a23a164e4ea2bcc4f7e7dc">IALG_EOK</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga604e5600815cbd58846e0c5c05b6ba18">IALG_EFAIL</a>&nbsp;&nbsp;&nbsp;-1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga1f655af6b5ce37aaf5328243d1993cf1">IALG_CUSTOMFAILBASE</a>&nbsp;&nbsp;&nbsp;-2048</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#gafbab7f3470d8b5a46615f1aca5c739b1">IALG_CUSTOMFAILEND</a>&nbsp;&nbsp;&nbsp;-256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga86018453b8f991c8cb545b2e43c80c9c">IALG_MPROG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#gafc53b940e2982a2e859bda0555180eb7">IALG_MXTRN</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga93e8704d8e88d2f3dde1a85317232b59">IALG_isProg</a>(s)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#gae2530ce6b07542f579871961a3fcfd4f">IALG_isOffChip</a>(s)</td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_i_a_l_g___obj.html">IALG_Obj</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga16c037803ea218ba3dc5158f55ef27c0">IALG_Handle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle to an algorithm instance object.  <a href="group__ti__xdais___i_a_l_g.html#ga16c037803ea218ba3dc5158f55ef27c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga9032f20923ef2ba1d6b88c87a20075fa">IALG_Cmd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Algorithm specific command.  <a href="group__ti__xdais___i_a_l_g.html#ga9032f20923ef2ba1d6b88c87a20075fa"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga805f1c1330403c05633277a073862e3d">IALG_MemAttrs</a> { <br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga805f1c1330403c05633277a073862e3da85e0509f7e82ebd01b57f899122de9b4">IALG_SCRATCH</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga805f1c1330403c05633277a073862e3da68adbe0194074e0474333b76f7d1e090">IALG_PERSIST</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga805f1c1330403c05633277a073862e3da42356e6aa11869bfd15f31472f49a7c6">IALG_WRITEONCE</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Memory attributes. </p>
 <a href="group__ti__xdais___i_a_l_g.html#ga805f1c1330403c05633277a073862e3d">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__xdais___i_a_l_g.html#ga262eb64dc7343999fa07d535ae163497">IALG_MemSpace</a> { <br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a6410b22d1d073ab55b289ca2f3c03b35">IALG_EPROG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a946577db145f691f81d7085fc51e2201">IALG_IPROG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a85fff905ed5e83445e3424ce5ba03175">IALG_ESDATA</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497aa98151c21c55ddaf8c1918d8007e5493">IALG_EXTERNAL</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497af6a85bf972a4d090e2c0e4d31565f879">IALG_DARAM0</a> =  0, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497ad7b3b18fc0263be0f0702d263f600d9c">IALG_DARAM1</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497aa5c6d8cfdb63c11fafd22bb87204c5cd">IALG_SARAM</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a4b31d959f6af27a012a87957c05d9c4a">IALG_SARAM0</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a4ac938c5e58e4d4a30458b63869f0095">IALG_SARAM1</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a17fc19eac565b29871efbfed54760414">IALG_DARAM2</a> =  4, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__ti__xdais___i_a_l_g.html#gga262eb64dc7343999fa07d535ae163497a6db79aaafcf9b4354f2828c2a94b8590">IALG_SARAM2</a> =  5
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Defined memory spaces. </p>
 <a href="group__ti__xdais___i_a_l_g.html#ga262eb64dc7343999fa07d535ae163497">More...</a><br/></td></tr>
</table>
</div>
<hr size="1" /><small>
Copyright  2010, Texas Instruments Incorporated</small>
</body>
</html>
