Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 14 14:33:30 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 14 13:31:16 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 127) to (Rev. 128)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 14 13:24:15 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 126) to (Rev. 127)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 14 09:56:03 2019
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 124) to (Rev. 126)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 24 19:47:49 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 123) to (Rev. 124)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 11 18:12:14 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 122) to (Rev. 123)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 28 11:29:56 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 121) to (Rev. 122)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 28 11:20:53 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 120) to (Rev. 121)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'CPU_AXI4_DEV_0_1'. These changes may impact your design.


-Upgrade has added port 'XDCR_PRESENT'

-Upgrade has added port 'XDCR_SCL'

-Upgrade has added port 'XDCR_SDA'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep  6 14:47:47 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 119) to (Rev. 120)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep  6 14:44:26 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of CPU_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 17) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Sep  6 14:44:26 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 118) to (Rev. 119)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 31 15:50:10 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 117) to (Rev. 118)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 31 14:15:54 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 116) to (Rev. 117)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 30 16:50:18 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 115) to (Rev. 116)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 30 14:18:15 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 114) to (Rev. 115)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug 29 18:53:55 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 113) to (Rev. 114)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 23 15:16:42 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 112) to (Rev. 113)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 20 16:10:02 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 20 15:02:40 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 110) to (Rev. 111)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Aug 17 15:41:08 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 109) to (Rev. 110)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 16 17:26:05 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 108) to (Rev. 109)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 16 17:04:34 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of CPU_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 16 17:04:34 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of CPU_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 14) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 16 17:04:34 2018
| Host         : SDHW-GL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_processing_system7_0_0'

1. Summary
----------

SUCCESS in the upgrade of CPU_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5) from (Rev. 5) to (Rev. 6)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun 20 16:09:40 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 107) to (Rev. 108)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun 20 14:28:58 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 106) to (Rev. 107)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun 13 10:59:17 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 105) to (Rev. 106)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 17:41:14 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 104) to (Rev. 105)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 16:43:12 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 103) to (Rev. 104)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 16:41:13 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 102) to (Rev. 103)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 16:05:58 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 101) to (Rev. 102)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 15:54:18 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

SUCCESS in the conversion of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0 (Rev. 101)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May 23 15:33:54 2018
| Host         : lwjiee-pc running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'CPU_AXI4_DEV_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of CPU_AXI4_DEV_0_1 (xilinx.com:user:AXI4_DEV:1.0) from (Rev. 100) to (Rev. 101)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'CPU_AXI4_DEV_0_1'.


-Upgrade has added interface 'CLOCK_SCL' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'CLOCK_SDA' (xilinx.com:signal:clock:1.0)


