<stg><name>pool_layer2</name>


<trans_list>

<trans id="1090" from="1" to="2">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="2" to="3">
<condition id="143">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="3" to="4">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="4" to="5">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="5" to="6">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="6" to="7">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="7" to="8">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="8" to="9">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="9" to="10">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="10" to="11">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="11" to="12">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="12" to="13">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="13" to="14">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="14" to="15">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="15" to="16">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="16" to="17">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="17" to="18">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="18" to="19">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="19" to="20">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="20" to="21">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="21" to="22">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="22" to="23">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="23" to="24">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="24" to="25">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="25" to="26">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="26" to="27">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="27" to="28">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="28" to="29">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="29" to="30">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="30" to="31">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="31" to="32">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="32" to="33">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="33" to="34">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="34" to="35">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="35" to="36">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="36" to="37">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="37" to="38">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="38" to="39">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="39" to="40">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="40" to="41">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="41" to="42">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="42" to="43">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="43" to="44">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="44" to="45">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="45" to="46">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="46" to="47">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="47" to="48">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="48" to="49">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="49" to="50">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="50" to="51">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="51" to="52">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="52" to="53">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="53" to="54">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="54" to="55">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="55" to="56">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="56" to="57">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="57" to="58">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="58" to="59">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="59" to="60">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="60" to="61">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="61" to="62">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="62" to="63">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="63" to="64">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="64" to="65">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="65" to="66">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="66" to="67">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="67" to="68">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="68" to="69">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="69" to="70">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="70" to="71">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="71" to="72">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="72" to="73">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="73" to="74">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="74" to="75">
<condition id="309">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="74" to="82">
<condition id="237">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="74" to="3">
<condition id="310">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="75" to="76">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="76" to="77">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="77" to="78">
<condition id="226">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="78" to="79">
<condition id="227">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="78" to="77">
<condition id="234">
<or_exp><and_exp><literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="79" to="80">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="80" to="81">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="81" to="78">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="82" to="2">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %contor = phi i10 [ 0, %0 ], [ %contor_2, %11 ]

]]></Node>
<StgValue><ssdm name="contor"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i = phi i4 [ 0, %0 ], [ %i_1, %11 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_1 = icmp ult i4 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_1, label %2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
:0  %i_cast28_cast = zext i4 %i to i12

]]></Node>
<StgValue><ssdm name="i_cast28_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_2 = or i10 %contor, 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
:3  %tmp_2_cast = zext i10 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %contor_2 = add i10 %contor, 96

]]></Node>
<StgValue><ssdm name="contor_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_4 = mul i12 %i_cast28_cast, 208

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %tmp_11_0_s = or i4 %i, 1

]]></Node>
<StgValue><ssdm name="tmp_11_0_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="4">
<![CDATA[
:7  %tmp_11_0_cast_cast = zext i4 %tmp_11_0_s to i12

]]></Node>
<StgValue><ssdm name="tmp_11_0_cast_cast"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_12_0_1 = mul i12 %tmp_11_0_cast_cast, 208

]]></Node>
<StgValue><ssdm name="tmp_12_0_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_15_1_0_s = or i12 %tmp_4, 1

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="12">
<![CDATA[
:10  %tmp_15_1_0_cast = zext i12 %tmp_15_1_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_15_1_1_s = or i12 %tmp_12_0_1, 1

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="12">
<![CDATA[
:12  %tmp_15_1_1_cast = zext i12 %tmp_15_1_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_cast"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_15_2_0_s = or i12 %tmp_4, 2

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_s"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="12">
<![CDATA[
:14  %tmp_15_2_0_cast = zext i12 %tmp_15_2_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_cast"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %tmp_15_2_1_s = or i12 %tmp_12_0_1, 2

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="12">
<![CDATA[
:16  %tmp_15_2_1_cast = zext i12 %tmp_15_2_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_cast"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17  %tmp_15_3_0_s = or i12 %tmp_4, 3

]]></Node>
<StgValue><ssdm name="tmp_15_3_0_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="12">
<![CDATA[
:18  %tmp_15_3_0_cast = zext i12 %tmp_15_3_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_3_0_cast"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %tmp_15_3_1_s = or i12 %tmp_12_0_1, 3

]]></Node>
<StgValue><ssdm name="tmp_15_3_1_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="12">
<![CDATA[
:20  %tmp_15_3_1_cast = zext i12 %tmp_15_3_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_3_1_cast"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:21  %tmp_15_4_0_s = or i12 %tmp_4, 4

]]></Node>
<StgValue><ssdm name="tmp_15_4_0_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12">
<![CDATA[
:22  %tmp_15_4_0_cast = zext i12 %tmp_15_4_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_4_0_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %tmp_15_4_1_s = or i12 %tmp_12_0_1, 4

]]></Node>
<StgValue><ssdm name="tmp_15_4_1_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="12">
<![CDATA[
:24  %tmp_15_4_1_cast = zext i12 %tmp_15_4_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_4_1_cast"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:25  %tmp_15_5_0_s = or i12 %tmp_4, 5

]]></Node>
<StgValue><ssdm name="tmp_15_5_0_s"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="12">
<![CDATA[
:26  %tmp_15_5_0_cast = zext i12 %tmp_15_5_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_5_0_cast"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %tmp_15_5_1_s = or i12 %tmp_12_0_1, 5

]]></Node>
<StgValue><ssdm name="tmp_15_5_1_s"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="12">
<![CDATA[
:28  %tmp_15_5_1_cast = zext i12 %tmp_15_5_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_5_1_cast"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:29  %tmp_15_6_0_s = or i12 %tmp_4, 6

]]></Node>
<StgValue><ssdm name="tmp_15_6_0_s"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="12">
<![CDATA[
:30  %tmp_15_6_0_cast = zext i12 %tmp_15_6_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_6_0_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31  %tmp_15_6_1_s = or i12 %tmp_12_0_1, 6

]]></Node>
<StgValue><ssdm name="tmp_15_6_1_s"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="12">
<![CDATA[
:32  %tmp_15_6_1_cast = zext i12 %tmp_15_6_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_6_1_cast"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:33  %tmp_15_7_0_s = or i12 %tmp_4, 7

]]></Node>
<StgValue><ssdm name="tmp_15_7_0_s"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="12">
<![CDATA[
:34  %tmp_15_7_0_cast = zext i12 %tmp_15_7_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_7_0_cast"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:35  %tmp_15_7_1_s = or i12 %tmp_12_0_1, 7

]]></Node>
<StgValue><ssdm name="tmp_15_7_1_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="12">
<![CDATA[
:36  %tmp_15_7_1_cast = zext i12 %tmp_15_7_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_7_1_cast"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37  %tmp_15_8_0_s = or i12 %tmp_4, 8

]]></Node>
<StgValue><ssdm name="tmp_15_8_0_s"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="12">
<![CDATA[
:38  %tmp_15_8_0_cast = zext i12 %tmp_15_8_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_8_0_cast"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:39  %tmp_15_8_1_s = or i12 %tmp_12_0_1, 8

]]></Node>
<StgValue><ssdm name="tmp_15_8_1_s"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="12">
<![CDATA[
:40  %tmp_15_8_1_cast = zext i12 %tmp_15_8_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_8_1_cast"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:41  %tmp_15_9_0_s = or i12 %tmp_4, 9

]]></Node>
<StgValue><ssdm name="tmp_15_9_0_s"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="12">
<![CDATA[
:42  %tmp_15_9_0_cast = zext i12 %tmp_15_9_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_9_0_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:43  %tmp_15_9_1_s = or i12 %tmp_12_0_1, 9

]]></Node>
<StgValue><ssdm name="tmp_15_9_1_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="12">
<![CDATA[
:44  %tmp_15_9_1_cast = zext i12 %tmp_15_9_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_9_1_cast"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:45  %tmp_15_10_0_s = or i12 %tmp_4, 10

]]></Node>
<StgValue><ssdm name="tmp_15_10_0_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="12">
<![CDATA[
:46  %tmp_15_10_0_cast = zext i12 %tmp_15_10_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_10_0_cast"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:47  %tmp_15_10_1_s = or i12 %tmp_12_0_1, 10

]]></Node>
<StgValue><ssdm name="tmp_15_10_1_s"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="12">
<![CDATA[
:48  %tmp_15_10_1_cast = zext i12 %tmp_15_10_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_10_1_cast"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:49  %tmp_15_11_0_s = or i12 %tmp_4, 11

]]></Node>
<StgValue><ssdm name="tmp_15_11_0_s"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="12">
<![CDATA[
:50  %tmp_15_11_0_cast = zext i12 %tmp_15_11_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_11_0_cast"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:51  %tmp_15_11_1_s = or i12 %tmp_12_0_1, 11

]]></Node>
<StgValue><ssdm name="tmp_15_11_1_s"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="12">
<![CDATA[
:52  %tmp_15_11_1_cast = zext i12 %tmp_15_11_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_11_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:53  %tmp_15_12_0_s = or i12 %tmp_4, 12

]]></Node>
<StgValue><ssdm name="tmp_15_12_0_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="12">
<![CDATA[
:54  %tmp_15_12_0_cast = zext i12 %tmp_15_12_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_12_0_cast"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:55  %tmp_15_12_1_s = or i12 %tmp_12_0_1, 12

]]></Node>
<StgValue><ssdm name="tmp_15_12_1_s"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="12">
<![CDATA[
:56  %tmp_15_12_1_cast = zext i12 %tmp_15_12_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_12_1_cast"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:57  %tmp_15_13_0_s = or i12 %tmp_4, 13

]]></Node>
<StgValue><ssdm name="tmp_15_13_0_s"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="12">
<![CDATA[
:58  %tmp_15_13_0_cast = zext i12 %tmp_15_13_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_13_0_cast"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:59  %tmp_15_13_1_s = or i12 %tmp_12_0_1, 13

]]></Node>
<StgValue><ssdm name="tmp_15_13_1_s"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="12">
<![CDATA[
:60  %tmp_15_13_1_cast = zext i12 %tmp_15_13_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_13_1_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:61  %tmp_15_14_0_s = or i12 %tmp_4, 14

]]></Node>
<StgValue><ssdm name="tmp_15_14_0_s"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="12">
<![CDATA[
:62  %tmp_15_14_0_cast = zext i12 %tmp_15_14_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_14_0_cast"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:63  %tmp_15_14_1_s = or i12 %tmp_12_0_1, 14

]]></Node>
<StgValue><ssdm name="tmp_15_14_1_s"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="12">
<![CDATA[
:64  %tmp_15_14_1_cast = zext i12 %tmp_15_14_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_14_1_cast"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:65  %tmp_15_15_0_s = or i12 %tmp_4, 15

]]></Node>
<StgValue><ssdm name="tmp_15_15_0_s"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="12">
<![CDATA[
:66  %tmp_15_15_0_cast = zext i12 %tmp_15_15_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_15_0_cast"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:67  %tmp_15_15_1_s = or i12 %tmp_12_0_1, 15

]]></Node>
<StgValue><ssdm name="tmp_15_15_1_s"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="12">
<![CDATA[
:68  %tmp_15_15_1_cast = zext i12 %tmp_15_15_1_s to i13

]]></Node>
<StgValue><ssdm name="tmp_15_15_1_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:69  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %indvars_iv = phi i11 [ %indvars_iv_next, %10 ], [ %tmp_2_cast, %2 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %contor_1 = phi i10 [ %tmp_6, %10 ], [ %contor, %2 ]

]]></Node>
<StgValue><ssdm name="contor_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %j = phi i4 [ %j_1, %10 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_5 = icmp ult i4 %j, -4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %._crit_edge.0.0.0, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0.0.0:5  %tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %j, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0:6  %tmp_7_cast = zext i8 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:7  %tmp_3 = add i12 %tmp_7_cast, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0:11  %tmp_14_0_cast1 = zext i8 %tmp_7 to i13

]]></Node>
<StgValue><ssdm name="tmp_14_0_cast1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:48  %tmp_3_1 = or i12 %tmp_3, 1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:49  %tmp_8_1 = zext i12 %tmp_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:51  %image_V_addr_7 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_1

]]></Node>
<StgValue><ssdm name="image_V_addr_7"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:52  %image_V_load_7 = load i24* %image_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_7"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:53  %tmp_16_1 = add i13 %tmp_14_0_cast1, %tmp_15_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:54  %tmp_17_1 = zext i13 %tmp_16_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:55  %image_V_addr_8 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_1

]]></Node>
<StgValue><ssdm name="image_V_addr_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:56  %image_V_load_8 = load i24* %image_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:50  %tmp_8_1_cast = zext i12 %tmp_3_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:52  %image_V_load_7 = load i24* %image_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_7"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:56  %image_V_load_8 = load i24* %image_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_8"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:57  %tmp_18_1 = icmp sgt i24 %image_V_load_8, %image_V_load_7

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:58  %image_V_load_max_V_1_6 = select i1 %tmp_18_1, i13 %tmp_16_1, i13 %tmp_8_1_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_6"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:93  %tmp_3_2 = or i12 %tmp_3, 2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:94  %tmp_8_2 = zext i12 %tmp_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:96  %image_V_addr_16 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_2

]]></Node>
<StgValue><ssdm name="image_V_addr_16"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:97  %image_V_load_17 = load i24* %image_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_17"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:98  %tmp_16_2 = add i13 %tmp_14_0_cast1, %tmp_15_2_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:99  %tmp_17_2 = zext i13 %tmp_16_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:100  %image_V_addr_17 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_2

]]></Node>
<StgValue><ssdm name="image_V_addr_17"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:101  %image_V_load_18 = load i24* %image_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:95  %tmp_8_2_cast = zext i12 %tmp_3_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:97  %image_V_load_17 = load i24* %image_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_17"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:101  %image_V_load_18 = load i24* %image_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_18"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:102  %tmp_18_2 = icmp sgt i24 %image_V_load_18, %image_V_load_17

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:103  %image_V_load_max_V_1_13 = select i1 %tmp_18_2, i13 %tmp_16_2, i13 %tmp_8_2_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_13"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:139  %tmp_3_3 = or i12 %tmp_3, 3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:140  %tmp_8_3 = zext i12 %tmp_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:142  %image_V_addr_25 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_3

]]></Node>
<StgValue><ssdm name="image_V_addr_25"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:143  %image_V_load_26 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:144  %tmp_16_3 = add i13 %tmp_14_0_cast1, %tmp_15_3_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:145  %tmp_17_3 = zext i13 %tmp_16_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:146  %image_V_addr_26 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_3

]]></Node>
<StgValue><ssdm name="image_V_addr_26"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:147  %image_V_load_27 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:141  %tmp_8_3_cast = zext i12 %tmp_3_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:143  %image_V_load_26 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:147  %image_V_load_27 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:148  %tmp_18_3 = icmp sgt i24 %image_V_load_27, %image_V_load_26

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:149  %image_V_load_max_V_1_21 = select i1 %tmp_18_3, i13 %tmp_16_3, i13 %tmp_8_3_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_21"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:184  %tmp_3_4 = or i12 %tmp_3, 4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:185  %tmp_8_4 = zext i12 %tmp_3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:187  %image_V_addr_34 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_4

]]></Node>
<StgValue><ssdm name="image_V_addr_34"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:188  %image_V_load_35 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:189  %tmp_16_4 = add i13 %tmp_14_0_cast1, %tmp_15_4_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:190  %tmp_17_4 = zext i13 %tmp_16_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:191  %image_V_addr_35 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_4

]]></Node>
<StgValue><ssdm name="image_V_addr_35"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:192  %image_V_load_36 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:186  %tmp_8_4_cast = zext i12 %tmp_3_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:188  %image_V_load_35 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:192  %image_V_load_36 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:193  %tmp_18_4 = icmp sgt i24 %image_V_load_36, %image_V_load_35

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:194  %image_V_load_max_V_1_29 = select i1 %tmp_18_4, i13 %tmp_16_4, i13 %tmp_8_4_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_29"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:229  %tmp_3_5 = or i12 %tmp_3, 5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:230  %tmp_8_5 = zext i12 %tmp_3_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:232  %image_V_addr_43 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_5

]]></Node>
<StgValue><ssdm name="image_V_addr_43"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:233  %image_V_load_44 = load i24* %image_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_44"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:234  %tmp_16_5 = add i13 %tmp_14_0_cast1, %tmp_15_5_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:235  %tmp_17_5 = zext i13 %tmp_16_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:236  %image_V_addr_44 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_5

]]></Node>
<StgValue><ssdm name="image_V_addr_44"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:237  %image_V_load_45 = load i24* %image_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:231  %tmp_8_5_cast = zext i12 %tmp_3_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_5_cast"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:233  %image_V_load_44 = load i24* %image_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_44"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:237  %image_V_load_45 = load i24* %image_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_45"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:238  %tmp_18_5 = icmp sgt i24 %image_V_load_45, %image_V_load_44

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:239  %image_V_load_max_V_1_37 = select i1 %tmp_18_5, i13 %tmp_16_5, i13 %tmp_8_5_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_37"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:274  %tmp_3_6 = or i12 %tmp_3, 6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:275  %tmp_8_6 = zext i12 %tmp_3_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:277  %image_V_addr_52 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_6

]]></Node>
<StgValue><ssdm name="image_V_addr_52"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:278  %image_V_load_53 = load i24* %image_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_53"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:279  %tmp_16_6 = add i13 %tmp_14_0_cast1, %tmp_15_6_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:280  %tmp_17_6 = zext i13 %tmp_16_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:281  %image_V_addr_53 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_6

]]></Node>
<StgValue><ssdm name="image_V_addr_53"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:282  %image_V_load_54 = load i24* %image_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_54"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:276  %tmp_8_6_cast = zext i12 %tmp_3_6 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_6_cast"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:278  %image_V_load_53 = load i24* %image_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_53"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:282  %image_V_load_54 = load i24* %image_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_54"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:283  %tmp_18_6 = icmp sgt i24 %image_V_load_54, %image_V_load_53

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:284  %image_V_load_max_V_1_45 = select i1 %tmp_18_6, i13 %tmp_16_6, i13 %tmp_8_6_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_45"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:320  %tmp_3_7 = or i12 %tmp_3, 7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:321  %tmp_8_7 = zext i12 %tmp_3_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:323  %image_V_addr_61 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_7

]]></Node>
<StgValue><ssdm name="image_V_addr_61"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:324  %image_V_load_62 = load i24* %image_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_62"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:325  %tmp_16_7 = add i13 %tmp_14_0_cast1, %tmp_15_7_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:326  %tmp_17_7 = zext i13 %tmp_16_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:327  %image_V_addr_62 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_7

]]></Node>
<StgValue><ssdm name="image_V_addr_62"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:328  %image_V_load_63 = load i24* %image_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_63"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:322  %tmp_8_7_cast = zext i12 %tmp_3_7 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_7_cast"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:324  %image_V_load_62 = load i24* %image_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_62"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:328  %image_V_load_63 = load i24* %image_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_63"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:329  %tmp_18_7 = icmp sgt i24 %image_V_load_63, %image_V_load_62

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:330  %image_V_load_max_V_1_53 = select i1 %tmp_18_7, i13 %tmp_16_7, i13 %tmp_8_7_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_53"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:365  %tmp_3_8 = or i12 %tmp_3, 8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:366  %tmp_8_8 = zext i12 %tmp_3_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:368  %image_V_addr_70 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_8

]]></Node>
<StgValue><ssdm name="image_V_addr_70"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:369  %image_V_load_71 = load i24* %image_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_71"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:370  %tmp_16_8 = add i13 %tmp_14_0_cast1, %tmp_15_8_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:371  %tmp_17_8 = zext i13 %tmp_16_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:372  %image_V_addr_71 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_8

]]></Node>
<StgValue><ssdm name="image_V_addr_71"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:373  %image_V_load_72 = load i24* %image_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_72"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:367  %tmp_8_8_cast = zext i12 %tmp_3_8 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_8_cast"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:369  %image_V_load_71 = load i24* %image_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_71"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:373  %image_V_load_72 = load i24* %image_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_72"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:374  %tmp_18_8 = icmp sgt i24 %image_V_load_72, %image_V_load_71

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:375  %image_V_load_max_V_1_61 = select i1 %tmp_18_8, i13 %tmp_16_8, i13 %tmp_8_8_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_61"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:410  %tmp_3_9 = or i12 %tmp_3, 9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:411  %tmp_8_9 = zext i12 %tmp_3_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:413  %image_V_addr_79 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_9

]]></Node>
<StgValue><ssdm name="image_V_addr_79"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:414  %image_V_load_80 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:415  %tmp_16_9 = add i13 %tmp_14_0_cast1, %tmp_15_9_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:416  %tmp_17_9 = zext i13 %tmp_16_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:417  %image_V_addr_80 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_9

]]></Node>
<StgValue><ssdm name="image_V_addr_80"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:418  %image_V_load_81 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:412  %tmp_8_9_cast = zext i12 %tmp_3_9 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_9_cast"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:414  %image_V_load_80 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:418  %image_V_load_81 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:419  %tmp_18_9 = icmp sgt i24 %image_V_load_81, %image_V_load_80

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:420  %image_V_load_max_V_1_69 = select i1 %tmp_18_9, i13 %tmp_16_9, i13 %tmp_8_9_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_69"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:455  %tmp_3_s = or i12 %tmp_3, 10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:456  %tmp_8_s = zext i12 %tmp_3_s to i64

]]></Node>
<StgValue><ssdm name="tmp_8_s"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:458  %image_V_addr_88 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_s

]]></Node>
<StgValue><ssdm name="image_V_addr_88"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:459  %image_V_load_89 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:460  %tmp_16_10 = add i13 %tmp_14_0_cast1, %tmp_15_10_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:461  %tmp_17_10 = zext i13 %tmp_16_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:462  %image_V_addr_89 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_10

]]></Node>
<StgValue><ssdm name="image_V_addr_89"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:463  %image_V_load_90 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:457  %tmp_8_cast = zext i12 %tmp_3_s to i13

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:459  %image_V_load_89 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:463  %image_V_load_90 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:464  %tmp_18_10 = icmp sgt i24 %image_V_load_90, %image_V_load_89

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:465  %image_V_load_max_V_1_77 = select i1 %tmp_18_10, i13 %tmp_16_10, i13 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_77"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:500  %tmp_3_10 = or i12 %tmp_3, 11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:501  %tmp_8_10 = zext i12 %tmp_3_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_10"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:503  %image_V_addr_97 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_10

]]></Node>
<StgValue><ssdm name="image_V_addr_97"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:504  %image_V_load_98 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:505  %tmp_16_11 = add i13 %tmp_14_0_cast1, %tmp_15_11_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:506  %tmp_17_11 = zext i13 %tmp_16_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:507  %image_V_addr_98 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_11

]]></Node>
<StgValue><ssdm name="image_V_addr_98"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:508  %image_V_load_99 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:502  %tmp_8_10_cast = zext i12 %tmp_3_10 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_10_cast"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:504  %image_V_load_98 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:508  %image_V_load_99 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:509  %tmp_18_11 = icmp sgt i24 %image_V_load_99, %image_V_load_98

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:510  %image_V_load_max_V_1_85 = select i1 %tmp_18_11, i13 %tmp_16_11, i13 %tmp_8_10_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_85"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:545  %tmp_3_11 = or i12 %tmp_3, 12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:546  %tmp_8_11 = zext i12 %tmp_3_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_11"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:548  %image_V_addr_106 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_11

]]></Node>
<StgValue><ssdm name="image_V_addr_106"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:549  %image_V_load_107 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:550  %tmp_16_12 = add i13 %tmp_14_0_cast1, %tmp_15_12_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:551  %tmp_17_12 = zext i13 %tmp_16_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:552  %image_V_addr_107 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_12

]]></Node>
<StgValue><ssdm name="image_V_addr_107"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:553  %image_V_load_108 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:547  %tmp_8_11_cast = zext i12 %tmp_3_11 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_11_cast"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:549  %image_V_load_107 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:553  %image_V_load_108 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:554  %tmp_18_12 = icmp sgt i24 %image_V_load_108, %image_V_load_107

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:555  %image_V_load_max_V_1_93 = select i1 %tmp_18_12, i13 %tmp_16_12, i13 %tmp_8_11_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_93"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:590  %tmp_3_12 = or i12 %tmp_3, 13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:591  %tmp_8_12 = zext i12 %tmp_3_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_12"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:593  %image_V_addr_115 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_12

]]></Node>
<StgValue><ssdm name="image_V_addr_115"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:594  %image_V_load_116 = load i24* %image_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_116"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:595  %tmp_16_13 = add i13 %tmp_14_0_cast1, %tmp_15_13_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:596  %tmp_17_13 = zext i13 %tmp_16_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:597  %image_V_addr_116 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_13

]]></Node>
<StgValue><ssdm name="image_V_addr_116"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:598  %image_V_load_117 = load i24* %image_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_117"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:592  %tmp_8_12_cast = zext i12 %tmp_3_12 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_12_cast"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:594  %image_V_load_116 = load i24* %image_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_116"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:598  %image_V_load_117 = load i24* %image_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_117"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:599  %tmp_18_13 = icmp sgt i24 %image_V_load_117, %image_V_load_116

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:600  %image_V_load_max_V_1_101 = select i1 %tmp_18_13, i13 %tmp_16_13, i13 %tmp_8_12_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_101"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:635  %tmp_3_13 = or i12 %tmp_3, 14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:636  %tmp_8_13 = zext i12 %tmp_3_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_13"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:638  %image_V_addr_124 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_13

]]></Node>
<StgValue><ssdm name="image_V_addr_124"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:639  %image_V_load_125 = load i24* %image_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_125"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:640  %tmp_16_14 = add i13 %tmp_14_0_cast1, %tmp_15_14_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:641  %tmp_17_14 = zext i13 %tmp_16_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:642  %image_V_addr_125 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_14

]]></Node>
<StgValue><ssdm name="image_V_addr_125"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:643  %image_V_load_126 = load i24* %image_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_126"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:637  %tmp_8_13_cast = zext i12 %tmp_3_13 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_13_cast"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:639  %image_V_load_125 = load i24* %image_V_addr_124, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_125"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:643  %image_V_load_126 = load i24* %image_V_addr_125, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_126"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:644  %tmp_18_14 = icmp sgt i24 %image_V_load_126, %image_V_load_125

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:645  %image_V_load_max_V_1_109 = select i1 %tmp_18_14, i13 %tmp_16_14, i13 %tmp_8_13_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_109"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:681  %tmp_3_14 = or i12 %tmp_3, 15

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:682  %tmp_8_14 = zext i12 %tmp_3_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_14"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:684  %image_V_addr_133 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_14

]]></Node>
<StgValue><ssdm name="image_V_addr_133"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:685  %image_V_load_134 = load i24* %image_V_addr_133, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_134"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:686  %tmp_16_15 = add i13 %tmp_14_0_cast1, %tmp_15_15_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:687  %tmp_17_15 = zext i13 %tmp_16_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:688  %image_V_addr_134 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_15

]]></Node>
<StgValue><ssdm name="image_V_addr_134"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:689  %image_V_load_135 = load i24* %image_V_addr_134, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_135"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:8  %tmp_8 = zext i12 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:9  %image_V_addr = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="image_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:10  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.0.0.0:12  %tmp_1312_0_0_s = or i4 %j, 1

]]></Node>
<StgValue><ssdm name="tmp_1312_0_0_s"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0.0.0:13  %tmp_14_0_0_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_1312_0_0_s, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0:15  %tmp_14_0_0_1_cast = zext i8 %tmp_14_0_0_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1_cast"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:16  %tmp_16_0_0_1 = add i12 %tmp_14_0_0_1_cast, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_16_0_0_1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:17  %tmp_17_0_0_1 = zext i12 %tmp_16_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_0_0_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:18  %image_V_addr_1 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_0_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:19  %image_V_load_1 = load i24* %image_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_1"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:25  %tmp_16_0_1 = add i12 %tmp_7_cast, %tmp_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_16_0_1"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0:34  %tmp_16_0_1_1 = add i12 %tmp_14_0_0_1_cast, %tmp_12_0_1

]]></Node>
<StgValue><ssdm name="tmp_16_0_1_1"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:683  %tmp_8_14_cast = zext i12 %tmp_3_14 to i13

]]></Node>
<StgValue><ssdm name="tmp_8_14_cast"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:685  %image_V_load_134 = load i24* %image_V_addr_133, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_134"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:689  %image_V_load_135 = load i24* %image_V_addr_134, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_135"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:690  %tmp_18_15 = icmp sgt i24 %image_V_load_135, %image_V_load_134

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:691  %image_V_load_max_V_1_117 = select i1 %tmp_18_15, i13 %tmp_16_15, i13 %tmp_8_14_cast

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_117"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:10  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0:14  %tmp_14_0_0_1_cast1 = zext i8 %tmp_14_0_0_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_14_0_0_1_cast1"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:19  %image_V_load_1 = load i24* %image_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_1"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:20  %tmp_18_0_0_1 = icmp sgt i24 %image_V_load_1, %image_V_load

]]></Node>
<StgValue><ssdm name="tmp_18_0_0_1"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0:21  %image_V_load_max_V_1 = select i1 %tmp_18_0_0_1, i12 %tmp_16_0_0_1, i12 %tmp_3

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:62  %tmp_16_1_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_1_0_1"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:63  %tmp_17_1_0_1 = zext i13 %tmp_16_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_1_0_1"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:64  %image_V_addr_10 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_1_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_10"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:65  %image_V_load_10 = load i24* %image_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_10"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:107  %tmp_16_2_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_2_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_2_0_1"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:108  %tmp_17_2_0_1 = zext i13 %tmp_16_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_2_0_1"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:109  %image_V_addr_19 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_2_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_19"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:110  %image_V_load_20 = load i24* %image_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="388" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:65  %image_V_load_10 = load i24* %image_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_10"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:110  %image_V_load_20 = load i24* %image_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_20"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:153  %tmp_16_3_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_3_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_3_0_1"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:154  %tmp_17_3_0_1 = zext i13 %tmp_16_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_3_0_1"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:155  %image_V_addr_28 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_3_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_28"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:156  %image_V_load_29 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:198  %tmp_16_4_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_4_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_4_0_1"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:199  %tmp_17_4_0_1 = zext i13 %tmp_16_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_4_0_1"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:200  %image_V_addr_37 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_4_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_37"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:201  %image_V_load_38 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="398" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:156  %image_V_load_29 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:201  %image_V_load_38 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:243  %tmp_16_5_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_5_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_5_0_1"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:244  %tmp_17_5_0_1 = zext i13 %tmp_16_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_5_0_1"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:245  %image_V_addr_46 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_5_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_46"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:246  %image_V_load_47 = load i24* %image_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_47"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:288  %tmp_16_6_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_6_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_6_0_1"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:289  %tmp_17_6_0_1 = zext i13 %tmp_16_6_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_6_0_1"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:290  %image_V_addr_55 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_6_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_55"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:291  %image_V_load_56 = load i24* %image_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_56"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="408" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:246  %image_V_load_47 = load i24* %image_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_47"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:291  %image_V_load_56 = load i24* %image_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_56"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:334  %tmp_16_7_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_7_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_7_0_1"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:335  %tmp_17_7_0_1 = zext i13 %tmp_16_7_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_7_0_1"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:336  %image_V_addr_64 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_7_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_64"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:337  %image_V_load_65 = load i24* %image_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_65"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:379  %tmp_16_8_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_8_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_8_0_1"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:380  %tmp_17_8_0_1 = zext i13 %tmp_16_8_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_8_0_1"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:381  %image_V_addr_73 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_8_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_73"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:382  %image_V_load_74 = load i24* %image_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_74"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="418" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:337  %image_V_load_65 = load i24* %image_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_65"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:382  %image_V_load_74 = load i24* %image_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_74"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:424  %tmp_16_9_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_9_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_9_0_1"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:425  %tmp_17_9_0_1 = zext i13 %tmp_16_9_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_9_0_1"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:426  %image_V_addr_82 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_9_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_82"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:427  %image_V_load_83 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:469  %tmp_16_10_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_10_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_10_0_1"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:470  %tmp_17_10_0_1 = zext i13 %tmp_16_10_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_10_0_1"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:471  %image_V_addr_91 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_10_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_91"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:472  %image_V_load_92 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="428" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:427  %image_V_load_83 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:472  %image_V_load_92 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:514  %tmp_16_11_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_11_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_11_0_1"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:515  %tmp_17_11_0_1 = zext i13 %tmp_16_11_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_11_0_1"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:516  %image_V_addr_100 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_11_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_100"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:517  %image_V_load_101 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:559  %tmp_16_12_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_12_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_12_0_1"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:560  %tmp_17_12_0_1 = zext i13 %tmp_16_12_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_12_0_1"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:561  %image_V_addr_109 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_12_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_109"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:562  %image_V_load_110 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_110"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="438" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:517  %image_V_load_101 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:562  %image_V_load_110 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_110"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:604  %tmp_16_13_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_13_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_13_0_1"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:605  %tmp_17_13_0_1 = zext i13 %tmp_16_13_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_13_0_1"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:606  %image_V_addr_118 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_13_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_118"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:607  %image_V_load_119 = load i24* %image_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_119"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:649  %tmp_16_14_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_14_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_14_0_1"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:650  %tmp_17_14_0_1 = zext i13 %tmp_16_14_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_14_0_1"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:651  %image_V_addr_127 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_14_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_127"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:652  %image_V_load_128 = load i24* %image_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_128"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="448" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:59  %image_V_load_max_V_1_7 = zext i13 %image_V_load_max_V_1_6 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_7"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:60  %image_V_addr_9 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_7

]]></Node>
<StgValue><ssdm name="image_V_addr_9"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:61  %image_V_load_9 = load i24* %image_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_9"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:607  %image_V_load_119 = load i24* %image_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_119"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:652  %image_V_load_128 = load i24* %image_V_addr_127, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_128"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:695  %tmp_16_15_0_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_15_0_cast

]]></Node>
<StgValue><ssdm name="tmp_16_15_0_1"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:696  %tmp_17_15_0_1 = zext i13 %tmp_16_15_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_15_0_1"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:697  %image_V_addr_136 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_15_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_136"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:698  %image_V_load_137 = load i24* %image_V_addr_136, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_137"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="457" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:61  %image_V_load_9 = load i24* %image_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_9"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:66  %tmp_18_1_0_1 = icmp sgt i24 %image_V_load_10, %image_V_load_9

]]></Node>
<StgValue><ssdm name="tmp_18_1_0_1"/></StgValue>
</operation>

<operation id="459" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:67  %image_V_load_max_V_1_8 = select i1 %tmp_18_1_0_1, i13 %tmp_16_1_0_1, i13 %image_V_load_max_V_1_6

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_8"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:104  %image_V_load_max_V_1_14 = zext i13 %image_V_load_max_V_1_13 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_14"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:105  %image_V_addr_18 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_14

]]></Node>
<StgValue><ssdm name="image_V_addr_18"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:106  %image_V_load_19 = load i24* %image_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_19"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:150  %image_V_load_max_V_1_22 = zext i13 %image_V_load_max_V_1_21 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_22"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:151  %image_V_addr_27 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_22

]]></Node>
<StgValue><ssdm name="image_V_addr_27"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:152  %image_V_load_28 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:698  %image_V_load_137 = load i24* %image_V_addr_136, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_137"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="467" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:106  %image_V_load_19 = load i24* %image_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_19"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:111  %tmp_18_2_0_1 = icmp sgt i24 %image_V_load_20, %image_V_load_19

]]></Node>
<StgValue><ssdm name="tmp_18_2_0_1"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:112  %image_V_load_max_V_1_15 = select i1 %tmp_18_2_0_1, i13 %tmp_16_2_0_1, i13 %image_V_load_max_V_1_13

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_15"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:152  %image_V_load_28 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:157  %tmp_18_3_0_1 = icmp sgt i24 %image_V_load_29, %image_V_load_28

]]></Node>
<StgValue><ssdm name="tmp_18_3_0_1"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:158  %image_V_load_max_V_1_23 = select i1 %tmp_18_3_0_1, i13 %tmp_16_3_0_1, i13 %image_V_load_max_V_1_21

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_23"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:195  %image_V_load_max_V_1_30 = zext i13 %image_V_load_max_V_1_29 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_30"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:196  %image_V_addr_36 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_30

]]></Node>
<StgValue><ssdm name="image_V_addr_36"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:197  %image_V_load_37 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:240  %image_V_load_max_V_1_38 = zext i13 %image_V_load_max_V_1_37 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_38"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:241  %image_V_addr_45 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_38

]]></Node>
<StgValue><ssdm name="image_V_addr_45"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:242  %image_V_load_46 = load i24* %image_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_46"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="479" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:197  %image_V_load_37 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:202  %tmp_18_4_0_1 = icmp sgt i24 %image_V_load_38, %image_V_load_37

]]></Node>
<StgValue><ssdm name="tmp_18_4_0_1"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:203  %image_V_load_max_V_1_31 = select i1 %tmp_18_4_0_1, i13 %tmp_16_4_0_1, i13 %image_V_load_max_V_1_29

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_31"/></StgValue>
</operation>

<operation id="482" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:242  %image_V_load_46 = load i24* %image_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_46"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:247  %tmp_18_5_0_1 = icmp sgt i24 %image_V_load_47, %image_V_load_46

]]></Node>
<StgValue><ssdm name="tmp_18_5_0_1"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:248  %image_V_load_max_V_1_39 = select i1 %tmp_18_5_0_1, i13 %tmp_16_5_0_1, i13 %image_V_load_max_V_1_37

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_39"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:285  %image_V_load_max_V_1_46 = zext i13 %image_V_load_max_V_1_45 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_46"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:286  %image_V_addr_54 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_46

]]></Node>
<StgValue><ssdm name="image_V_addr_54"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:287  %image_V_load_55 = load i24* %image_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_55"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:331  %image_V_load_max_V_1_54 = zext i13 %image_V_load_max_V_1_53 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_54"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:332  %image_V_addr_63 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_54

]]></Node>
<StgValue><ssdm name="image_V_addr_63"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:333  %image_V_load_64 = load i24* %image_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_64"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="491" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:287  %image_V_load_55 = load i24* %image_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_55"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:292  %tmp_18_6_0_1 = icmp sgt i24 %image_V_load_56, %image_V_load_55

]]></Node>
<StgValue><ssdm name="tmp_18_6_0_1"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:293  %image_V_load_max_V_1_47 = select i1 %tmp_18_6_0_1, i13 %tmp_16_6_0_1, i13 %image_V_load_max_V_1_45

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_47"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:333  %image_V_load_64 = load i24* %image_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_64"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:338  %tmp_18_7_0_1 = icmp sgt i24 %image_V_load_65, %image_V_load_64

]]></Node>
<StgValue><ssdm name="tmp_18_7_0_1"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:339  %image_V_load_max_V_1_55 = select i1 %tmp_18_7_0_1, i13 %tmp_16_7_0_1, i13 %image_V_load_max_V_1_53

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_55"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:376  %image_V_load_max_V_1_62 = zext i13 %image_V_load_max_V_1_61 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_62"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:377  %image_V_addr_72 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_62

]]></Node>
<StgValue><ssdm name="image_V_addr_72"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:378  %image_V_load_73 = load i24* %image_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_73"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:421  %image_V_load_max_V_1_70 = zext i13 %image_V_load_max_V_1_69 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_70"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:422  %image_V_addr_81 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_70

]]></Node>
<StgValue><ssdm name="image_V_addr_81"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:423  %image_V_load_82 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="503" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:378  %image_V_load_73 = load i24* %image_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_73"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:383  %tmp_18_8_0_1 = icmp sgt i24 %image_V_load_74, %image_V_load_73

]]></Node>
<StgValue><ssdm name="tmp_18_8_0_1"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:384  %image_V_load_max_V_1_63 = select i1 %tmp_18_8_0_1, i13 %tmp_16_8_0_1, i13 %image_V_load_max_V_1_61

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_63"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:423  %image_V_load_82 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:428  %tmp_18_9_0_1 = icmp sgt i24 %image_V_load_83, %image_V_load_82

]]></Node>
<StgValue><ssdm name="tmp_18_9_0_1"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:429  %image_V_load_max_V_1_71 = select i1 %tmp_18_9_0_1, i13 %tmp_16_9_0_1, i13 %image_V_load_max_V_1_69

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_71"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:466  %image_V_load_max_V_1_78 = zext i13 %image_V_load_max_V_1_77 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_78"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:467  %image_V_addr_90 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_78

]]></Node>
<StgValue><ssdm name="image_V_addr_90"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:468  %image_V_load_91 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:511  %image_V_load_max_V_1_86 = zext i13 %image_V_load_max_V_1_85 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_86"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:512  %image_V_addr_99 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_86

]]></Node>
<StgValue><ssdm name="image_V_addr_99"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:513  %image_V_load_100 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="515" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:468  %image_V_load_91 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:473  %tmp_18_10_0_1 = icmp sgt i24 %image_V_load_92, %image_V_load_91

]]></Node>
<StgValue><ssdm name="tmp_18_10_0_1"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:474  %image_V_load_max_V_1_79 = select i1 %tmp_18_10_0_1, i13 %tmp_16_10_0_1, i13 %image_V_load_max_V_1_77

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_79"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:513  %image_V_load_100 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:518  %tmp_18_11_0_1 = icmp sgt i24 %image_V_load_101, %image_V_load_100

]]></Node>
<StgValue><ssdm name="tmp_18_11_0_1"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:519  %image_V_load_max_V_1_87 = select i1 %tmp_18_11_0_1, i13 %tmp_16_11_0_1, i13 %image_V_load_max_V_1_85

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_87"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:556  %image_V_load_max_V_1_94 = zext i13 %image_V_load_max_V_1_93 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_94"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:557  %image_V_addr_108 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_94

]]></Node>
<StgValue><ssdm name="image_V_addr_108"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:558  %image_V_load_109 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:601  %image_V_load_max_V_1_102 = zext i13 %image_V_load_max_V_1_101 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_102"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:602  %image_V_addr_117 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_102

]]></Node>
<StgValue><ssdm name="image_V_addr_117"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:603  %image_V_load_118 = load i24* %image_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_118"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="527" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:558  %image_V_load_109 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:563  %tmp_18_12_0_1 = icmp sgt i24 %image_V_load_110, %image_V_load_109

]]></Node>
<StgValue><ssdm name="tmp_18_12_0_1"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:564  %image_V_load_max_V_1_95 = select i1 %tmp_18_12_0_1, i13 %tmp_16_12_0_1, i13 %image_V_load_max_V_1_93

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_95"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:603  %image_V_load_118 = load i24* %image_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_118"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:608  %tmp_18_13_0_1 = icmp sgt i24 %image_V_load_119, %image_V_load_118

]]></Node>
<StgValue><ssdm name="tmp_18_13_0_1"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:609  %image_V_load_max_V_1_103 = select i1 %tmp_18_13_0_1, i13 %tmp_16_13_0_1, i13 %image_V_load_max_V_1_101

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_103"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:646  %image_V_load_max_V_1_110 = zext i13 %image_V_load_max_V_1_109 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_110"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:647  %image_V_addr_126 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_110

]]></Node>
<StgValue><ssdm name="image_V_addr_126"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:648  %image_V_load_127 = load i24* %image_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_127"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:692  %image_V_load_max_V_1_118 = zext i13 %image_V_load_max_V_1_117 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_118"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:693  %image_V_addr_135 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_118

]]></Node>
<StgValue><ssdm name="image_V_addr_135"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:694  %image_V_load_136 = load i24* %image_V_addr_135, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_136"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:26  %tmp_17_0_1 = zext i12 %tmp_16_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_0_1"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:27  %image_V_addr_3 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_0_1

]]></Node>
<StgValue><ssdm name="image_V_addr_3"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:28  %image_V_load_3 = load i24* %image_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_3"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:71  %tmp_16_1_1 = add i13 %tmp_14_0_cast1, %tmp_15_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_1_1"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:72  %tmp_17_1_1 = zext i13 %tmp_16_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_1_1"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:73  %image_V_addr_12 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_12"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:74  %image_V_load_12 = load i24* %image_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_12"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:648  %image_V_load_127 = load i24* %image_V_addr_126, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_127"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:653  %tmp_18_14_0_1 = icmp sgt i24 %image_V_load_128, %image_V_load_127

]]></Node>
<StgValue><ssdm name="tmp_18_14_0_1"/></StgValue>
</operation>

<operation id="548" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:654  %image_V_load_max_V_1_111 = select i1 %tmp_18_14_0_1, i13 %tmp_16_14_0_1, i13 %image_V_load_max_V_1_109

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_111"/></StgValue>
</operation>

<operation id="549" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:694  %image_V_load_136 = load i24* %image_V_addr_135, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_136"/></StgValue>
</operation>

<operation id="550" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:699  %tmp_18_15_0_1 = icmp sgt i24 %image_V_load_137, %image_V_load_136

]]></Node>
<StgValue><ssdm name="tmp_18_15_0_1"/></StgValue>
</operation>

<operation id="551" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:700  %image_V_load_max_V_1_119 = select i1 %tmp_18_15_0_1, i13 %tmp_16_15_0_1, i13 %image_V_load_max_V_1_117

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_119"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="552" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:28  %image_V_load_3 = load i24* %image_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_3"/></StgValue>
</operation>

<operation id="553" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:74  %image_V_load_12 = load i24* %image_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_12"/></StgValue>
</operation>

<operation id="554" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:116  %tmp_16_2_1 = add i13 %tmp_14_0_cast1, %tmp_15_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_2_1"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:117  %tmp_17_2_1 = zext i13 %tmp_16_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_2_1"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:118  %image_V_addr_21 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_2_1

]]></Node>
<StgValue><ssdm name="image_V_addr_21"/></StgValue>
</operation>

<operation id="557" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:119  %image_V_load_22 = load i24* %image_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_22"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:162  %tmp_16_3_1 = add i13 %tmp_14_0_cast1, %tmp_15_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_3_1"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:163  %tmp_17_3_1 = zext i13 %tmp_16_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_3_1"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:164  %image_V_addr_30 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_3_1

]]></Node>
<StgValue><ssdm name="image_V_addr_30"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:165  %image_V_load_31 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="562" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:119  %image_V_load_22 = load i24* %image_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_22"/></StgValue>
</operation>

<operation id="563" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:165  %image_V_load_31 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>

<operation id="564" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:207  %tmp_16_4_1 = add i13 %tmp_14_0_cast1, %tmp_15_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_4_1"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:208  %tmp_17_4_1 = zext i13 %tmp_16_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_4_1"/></StgValue>
</operation>

<operation id="566" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:209  %image_V_addr_39 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_4_1

]]></Node>
<StgValue><ssdm name="image_V_addr_39"/></StgValue>
</operation>

<operation id="567" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:210  %image_V_load_40 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>

<operation id="568" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:252  %tmp_16_5_1 = add i13 %tmp_14_0_cast1, %tmp_15_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_5_1"/></StgValue>
</operation>

<operation id="569" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:253  %tmp_17_5_1 = zext i13 %tmp_16_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_5_1"/></StgValue>
</operation>

<operation id="570" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:254  %image_V_addr_48 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_5_1

]]></Node>
<StgValue><ssdm name="image_V_addr_48"/></StgValue>
</operation>

<operation id="571" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:255  %image_V_load_49 = load i24* %image_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_49"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="572" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:210  %image_V_load_40 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:255  %image_V_load_49 = load i24* %image_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_49"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:297  %tmp_16_6_1 = add i13 %tmp_14_0_cast1, %tmp_15_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_6_1"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:298  %tmp_17_6_1 = zext i13 %tmp_16_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_6_1"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:299  %image_V_addr_57 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_6_1

]]></Node>
<StgValue><ssdm name="image_V_addr_57"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:300  %image_V_load_58 = load i24* %image_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_58"/></StgValue>
</operation>

<operation id="578" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:343  %tmp_16_7_1 = add i13 %tmp_14_0_cast1, %tmp_15_7_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_7_1"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:344  %tmp_17_7_1 = zext i13 %tmp_16_7_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_7_1"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:345  %image_V_addr_66 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_7_1

]]></Node>
<StgValue><ssdm name="image_V_addr_66"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:346  %image_V_load_67 = load i24* %image_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_67"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="582" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:300  %image_V_load_58 = load i24* %image_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_58"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:346  %image_V_load_67 = load i24* %image_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_67"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:388  %tmp_16_8_1 = add i13 %tmp_14_0_cast1, %tmp_15_8_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_8_1"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:389  %tmp_17_8_1 = zext i13 %tmp_16_8_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_8_1"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:390  %image_V_addr_75 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_8_1

]]></Node>
<StgValue><ssdm name="image_V_addr_75"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:391  %image_V_load_76 = load i24* %image_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_76"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:433  %tmp_16_9_1 = add i13 %tmp_14_0_cast1, %tmp_15_9_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_9_1"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:434  %tmp_17_9_1 = zext i13 %tmp_16_9_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_9_1"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:435  %image_V_addr_84 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_9_1

]]></Node>
<StgValue><ssdm name="image_V_addr_84"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:436  %image_V_load_85 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="592" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:391  %image_V_load_76 = load i24* %image_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_76"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:436  %image_V_load_85 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>

<operation id="594" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:478  %tmp_16_10_1 = add i13 %tmp_14_0_cast1, %tmp_15_10_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_10_1"/></StgValue>
</operation>

<operation id="595" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:479  %tmp_17_10_1 = zext i13 %tmp_16_10_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_10_1"/></StgValue>
</operation>

<operation id="596" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:480  %image_V_addr_93 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_10_1

]]></Node>
<StgValue><ssdm name="image_V_addr_93"/></StgValue>
</operation>

<operation id="597" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:481  %image_V_load_94 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:523  %tmp_16_11_1 = add i13 %tmp_14_0_cast1, %tmp_15_11_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_11_1"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:524  %tmp_17_11_1 = zext i13 %tmp_16_11_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_11_1"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:525  %image_V_addr_102 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_11_1

]]></Node>
<StgValue><ssdm name="image_V_addr_102"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:526  %image_V_load_103 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="602" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:481  %image_V_load_94 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:526  %image_V_load_103 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:568  %tmp_16_12_1 = add i13 %tmp_14_0_cast1, %tmp_15_12_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_12_1"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:569  %tmp_17_12_1 = zext i13 %tmp_16_12_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_12_1"/></StgValue>
</operation>

<operation id="606" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:570  %image_V_addr_111 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_12_1

]]></Node>
<StgValue><ssdm name="image_V_addr_111"/></StgValue>
</operation>

<operation id="607" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:571  %image_V_load_112 = load i24* %image_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_112"/></StgValue>
</operation>

<operation id="608" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:613  %tmp_16_13_1 = add i13 %tmp_14_0_cast1, %tmp_15_13_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_13_1"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:614  %tmp_17_13_1 = zext i13 %tmp_16_13_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_13_1"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:615  %image_V_addr_120 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_13_1

]]></Node>
<StgValue><ssdm name="image_V_addr_120"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:616  %image_V_load_121 = load i24* %image_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_121"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="612" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:571  %image_V_load_112 = load i24* %image_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_112"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:616  %image_V_load_121 = load i24* %image_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_121"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:658  %tmp_16_14_1 = add i13 %tmp_14_0_cast1, %tmp_15_14_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_14_1"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:659  %tmp_17_14_1 = zext i13 %tmp_16_14_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_14_1"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:660  %image_V_addr_129 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_14_1

]]></Node>
<StgValue><ssdm name="image_V_addr_129"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:661  %image_V_load_130 = load i24* %image_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_130"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:704  %tmp_16_15_1 = add i13 %tmp_14_0_cast1, %tmp_15_15_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_15_1"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:705  %tmp_17_15_1 = zext i13 %tmp_16_15_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_15_1"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:706  %image_V_addr_138 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_15_1

]]></Node>
<StgValue><ssdm name="image_V_addr_138"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:707  %image_V_load_139 = load i24* %image_V_addr_138, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_139"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="622" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:22  %image_V_load_max_V_1_1 = zext i12 %image_V_load_max_V_1 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_1"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:23  %image_V_addr_2 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_2"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:24  %image_V_load_2 = load i24* %image_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_2"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:68  %image_V_load_max_V_1_9 = zext i13 %image_V_load_max_V_1_8 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_9"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:69  %image_V_addr_11 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_9

]]></Node>
<StgValue><ssdm name="image_V_addr_11"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:70  %image_V_load_11 = load i24* %image_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_11"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:661  %image_V_load_130 = load i24* %image_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_130"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:707  %image_V_load_139 = load i24* %image_V_addr_138, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_139"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="630" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:24  %image_V_load_2 = load i24* %image_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_2"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:29  %tmp_18_0_1 = icmp sgt i24 %image_V_load_3, %image_V_load_2

]]></Node>
<StgValue><ssdm name="tmp_18_0_1"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0:30  %image_V_load_max_V_1_2 = select i1 %tmp_18_0_1, i12 %tmp_16_0_1, i12 %image_V_load_max_V_1

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_2"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:70  %image_V_load_11 = load i24* %image_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_11"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:75  %tmp_18_1_1 = icmp sgt i24 %image_V_load_12, %image_V_load_11

]]></Node>
<StgValue><ssdm name="tmp_18_1_1"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:76  %image_V_load_max_V_1_126 = select i1 %tmp_18_1_1, i13 %tmp_16_1_1, i13 %image_V_load_max_V_1_8

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_126"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:113  %image_V_load_max_V_1_16 = zext i13 %image_V_load_max_V_1_15 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_16"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:114  %image_V_addr_20 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_16

]]></Node>
<StgValue><ssdm name="image_V_addr_20"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:115  %image_V_load_21 = load i24* %image_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_21"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:159  %image_V_load_max_V_1_24 = zext i13 %image_V_load_max_V_1_23 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_24"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:160  %image_V_addr_29 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_24

]]></Node>
<StgValue><ssdm name="image_V_addr_29"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:161  %image_V_load_30 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="642" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:115  %image_V_load_21 = load i24* %image_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_21"/></StgValue>
</operation>

<operation id="643" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:120  %tmp_18_2_1 = icmp sgt i24 %image_V_load_22, %image_V_load_21

]]></Node>
<StgValue><ssdm name="tmp_18_2_1"/></StgValue>
</operation>

<operation id="644" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:121  %image_V_load_max_V_1_17 = select i1 %tmp_18_2_1, i13 %tmp_16_2_1, i13 %image_V_load_max_V_1_15

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_17"/></StgValue>
</operation>

<operation id="645" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:161  %image_V_load_30 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>

<operation id="646" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:166  %tmp_18_3_1 = icmp sgt i24 %image_V_load_31, %image_V_load_30

]]></Node>
<StgValue><ssdm name="tmp_18_3_1"/></StgValue>
</operation>

<operation id="647" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:167  %image_V_load_max_V_1_25 = select i1 %tmp_18_3_1, i13 %tmp_16_3_1, i13 %image_V_load_max_V_1_23

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_25"/></StgValue>
</operation>

<operation id="648" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:204  %image_V_load_max_V_1_32 = zext i13 %image_V_load_max_V_1_31 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_32"/></StgValue>
</operation>

<operation id="649" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:205  %image_V_addr_38 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_32

]]></Node>
<StgValue><ssdm name="image_V_addr_38"/></StgValue>
</operation>

<operation id="650" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:206  %image_V_load_39 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="651" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:249  %image_V_load_max_V_1_40 = zext i13 %image_V_load_max_V_1_39 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_40"/></StgValue>
</operation>

<operation id="652" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:250  %image_V_addr_47 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_40

]]></Node>
<StgValue><ssdm name="image_V_addr_47"/></StgValue>
</operation>

<operation id="653" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:251  %image_V_load_48 = load i24* %image_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_48"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="654" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:206  %image_V_load_39 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="655" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:211  %tmp_18_4_1 = icmp sgt i24 %image_V_load_40, %image_V_load_39

]]></Node>
<StgValue><ssdm name="tmp_18_4_1"/></StgValue>
</operation>

<operation id="656" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:212  %image_V_load_max_V_1_33 = select i1 %tmp_18_4_1, i13 %tmp_16_4_1, i13 %image_V_load_max_V_1_31

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_33"/></StgValue>
</operation>

<operation id="657" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:251  %image_V_load_48 = load i24* %image_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_48"/></StgValue>
</operation>

<operation id="658" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:256  %tmp_18_5_1 = icmp sgt i24 %image_V_load_49, %image_V_load_48

]]></Node>
<StgValue><ssdm name="tmp_18_5_1"/></StgValue>
</operation>

<operation id="659" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:257  %image_V_load_max_V_1_41 = select i1 %tmp_18_5_1, i13 %tmp_16_5_1, i13 %image_V_load_max_V_1_39

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_41"/></StgValue>
</operation>

<operation id="660" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:294  %image_V_load_max_V_1_48 = zext i13 %image_V_load_max_V_1_47 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_48"/></StgValue>
</operation>

<operation id="661" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:295  %image_V_addr_56 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_48

]]></Node>
<StgValue><ssdm name="image_V_addr_56"/></StgValue>
</operation>

<operation id="662" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:296  %image_V_load_57 = load i24* %image_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_57"/></StgValue>
</operation>

<operation id="663" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:340  %image_V_load_max_V_1_56 = zext i13 %image_V_load_max_V_1_55 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_56"/></StgValue>
</operation>

<operation id="664" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:341  %image_V_addr_65 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_56

]]></Node>
<StgValue><ssdm name="image_V_addr_65"/></StgValue>
</operation>

<operation id="665" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:342  %image_V_load_66 = load i24* %image_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_66"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="666" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:296  %image_V_load_57 = load i24* %image_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_57"/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:301  %tmp_18_6_1 = icmp sgt i24 %image_V_load_58, %image_V_load_57

]]></Node>
<StgValue><ssdm name="tmp_18_6_1"/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:302  %image_V_load_max_V_1_49 = select i1 %tmp_18_6_1, i13 %tmp_16_6_1, i13 %image_V_load_max_V_1_47

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_49"/></StgValue>
</operation>

<operation id="669" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:342  %image_V_load_66 = load i24* %image_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_66"/></StgValue>
</operation>

<operation id="670" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:347  %tmp_18_7_1 = icmp sgt i24 %image_V_load_67, %image_V_load_66

]]></Node>
<StgValue><ssdm name="tmp_18_7_1"/></StgValue>
</operation>

<operation id="671" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:348  %image_V_load_max_V_1_57 = select i1 %tmp_18_7_1, i13 %tmp_16_7_1, i13 %image_V_load_max_V_1_55

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_57"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:385  %image_V_load_max_V_1_64 = zext i13 %image_V_load_max_V_1_63 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_64"/></StgValue>
</operation>

<operation id="673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:386  %image_V_addr_74 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_64

]]></Node>
<StgValue><ssdm name="image_V_addr_74"/></StgValue>
</operation>

<operation id="674" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:387  %image_V_load_75 = load i24* %image_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_75"/></StgValue>
</operation>

<operation id="675" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:430  %image_V_load_max_V_1_72 = zext i13 %image_V_load_max_V_1_71 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_72"/></StgValue>
</operation>

<operation id="676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:431  %image_V_addr_83 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_72

]]></Node>
<StgValue><ssdm name="image_V_addr_83"/></StgValue>
</operation>

<operation id="677" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:432  %image_V_load_84 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="678" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:387  %image_V_load_75 = load i24* %image_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_75"/></StgValue>
</operation>

<operation id="679" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:392  %tmp_18_8_1 = icmp sgt i24 %image_V_load_76, %image_V_load_75

]]></Node>
<StgValue><ssdm name="tmp_18_8_1"/></StgValue>
</operation>

<operation id="680" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:393  %image_V_load_max_V_1_65 = select i1 %tmp_18_8_1, i13 %tmp_16_8_1, i13 %image_V_load_max_V_1_63

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_65"/></StgValue>
</operation>

<operation id="681" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:432  %image_V_load_84 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>

<operation id="682" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:437  %tmp_18_9_1 = icmp sgt i24 %image_V_load_85, %image_V_load_84

]]></Node>
<StgValue><ssdm name="tmp_18_9_1"/></StgValue>
</operation>

<operation id="683" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:438  %image_V_load_max_V_1_73 = select i1 %tmp_18_9_1, i13 %tmp_16_9_1, i13 %image_V_load_max_V_1_71

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_73"/></StgValue>
</operation>

<operation id="684" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:475  %image_V_load_max_V_1_80 = zext i13 %image_V_load_max_V_1_79 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_80"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:476  %image_V_addr_92 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_80

]]></Node>
<StgValue><ssdm name="image_V_addr_92"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:477  %image_V_load_93 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:520  %image_V_load_max_V_1_88 = zext i13 %image_V_load_max_V_1_87 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_88"/></StgValue>
</operation>

<operation id="688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:521  %image_V_addr_101 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_88

]]></Node>
<StgValue><ssdm name="image_V_addr_101"/></StgValue>
</operation>

<operation id="689" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:522  %image_V_load_102 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="690" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:477  %image_V_load_93 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>

<operation id="691" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:482  %tmp_18_10_1 = icmp sgt i24 %image_V_load_94, %image_V_load_93

]]></Node>
<StgValue><ssdm name="tmp_18_10_1"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:483  %image_V_load_max_V_1_81 = select i1 %tmp_18_10_1, i13 %tmp_16_10_1, i13 %image_V_load_max_V_1_79

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_81"/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:522  %image_V_load_102 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:527  %tmp_18_11_1 = icmp sgt i24 %image_V_load_103, %image_V_load_102

]]></Node>
<StgValue><ssdm name="tmp_18_11_1"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:528  %image_V_load_max_V_1_89 = select i1 %tmp_18_11_1, i13 %tmp_16_11_1, i13 %image_V_load_max_V_1_87

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_89"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:565  %image_V_load_max_V_1_96 = zext i13 %image_V_load_max_V_1_95 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_96"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:566  %image_V_addr_110 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_96

]]></Node>
<StgValue><ssdm name="image_V_addr_110"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:567  %image_V_load_111 = load i24* %image_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_111"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:610  %image_V_load_max_V_1_104 = zext i13 %image_V_load_max_V_1_103 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_104"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:611  %image_V_addr_119 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_104

]]></Node>
<StgValue><ssdm name="image_V_addr_119"/></StgValue>
</operation>

<operation id="701" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:612  %image_V_load_120 = load i24* %image_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_120"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="702" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:567  %image_V_load_111 = load i24* %image_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_111"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:572  %tmp_18_12_1 = icmp sgt i24 %image_V_load_112, %image_V_load_111

]]></Node>
<StgValue><ssdm name="tmp_18_12_1"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:573  %image_V_load_max_V_1_97 = select i1 %tmp_18_12_1, i13 %tmp_16_12_1, i13 %image_V_load_max_V_1_95

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_97"/></StgValue>
</operation>

<operation id="705" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:612  %image_V_load_120 = load i24* %image_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_120"/></StgValue>
</operation>

<operation id="706" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:617  %tmp_18_13_1 = icmp sgt i24 %image_V_load_121, %image_V_load_120

]]></Node>
<StgValue><ssdm name="tmp_18_13_1"/></StgValue>
</operation>

<operation id="707" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:618  %image_V_load_max_V_1_105 = select i1 %tmp_18_13_1, i13 %tmp_16_13_1, i13 %image_V_load_max_V_1_103

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_105"/></StgValue>
</operation>

<operation id="708" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:655  %image_V_load_max_V_1_112 = zext i13 %image_V_load_max_V_1_111 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_112"/></StgValue>
</operation>

<operation id="709" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:656  %image_V_addr_128 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_112

]]></Node>
<StgValue><ssdm name="image_V_addr_128"/></StgValue>
</operation>

<operation id="710" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:657  %image_V_load_129 = load i24* %image_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_129"/></StgValue>
</operation>

<operation id="711" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:701  %image_V_load_max_V_1_120 = zext i13 %image_V_load_max_V_1_119 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_120"/></StgValue>
</operation>

<operation id="712" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:702  %image_V_addr_137 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_120

]]></Node>
<StgValue><ssdm name="image_V_addr_137"/></StgValue>
</operation>

<operation id="713" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:703  %image_V_load_138 = load i24* %image_V_addr_137, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_138"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="714" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:35  %tmp_17_0_1_1 = zext i12 %tmp_16_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_0_1_1"/></StgValue>
</operation>

<operation id="715" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:36  %image_V_addr_5 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_0_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_5"/></StgValue>
</operation>

<operation id="716" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:37  %image_V_load_5 = load i24* %image_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_5"/></StgValue>
</operation>

<operation id="717" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:80  %tmp_16_1_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_1_1_1"/></StgValue>
</operation>

<operation id="718" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:81  %tmp_17_1_1_1 = zext i13 %tmp_16_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_1_1_1"/></StgValue>
</operation>

<operation id="719" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:82  %image_V_addr_14 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_1_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_14"/></StgValue>
</operation>

<operation id="720" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:83  %image_V_load_14 = load i24* %image_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_14"/></StgValue>
</operation>

<operation id="721" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:657  %image_V_load_129 = load i24* %image_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_129"/></StgValue>
</operation>

<operation id="722" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:662  %tmp_18_14_1 = icmp sgt i24 %image_V_load_130, %image_V_load_129

]]></Node>
<StgValue><ssdm name="tmp_18_14_1"/></StgValue>
</operation>

<operation id="723" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:663  %image_V_load_max_V_1_113 = select i1 %tmp_18_14_1, i13 %tmp_16_14_1, i13 %image_V_load_max_V_1_111

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_113"/></StgValue>
</operation>

<operation id="724" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:703  %image_V_load_138 = load i24* %image_V_addr_137, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_138"/></StgValue>
</operation>

<operation id="725" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:708  %tmp_18_15_1 = icmp sgt i24 %image_V_load_139, %image_V_load_138

]]></Node>
<StgValue><ssdm name="tmp_18_15_1"/></StgValue>
</operation>

<operation id="726" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:709  %image_V_load_max_V_1_121 = select i1 %tmp_18_15_1, i13 %tmp_16_15_1, i13 %image_V_load_max_V_1_119

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_121"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="727" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:37  %image_V_load_5 = load i24* %image_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_5"/></StgValue>
</operation>

<operation id="728" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:83  %image_V_load_14 = load i24* %image_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_14"/></StgValue>
</operation>

<operation id="729" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:125  %tmp_16_2_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_2_1_1"/></StgValue>
</operation>

<operation id="730" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:126  %tmp_17_2_1_1 = zext i13 %tmp_16_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_2_1_1"/></StgValue>
</operation>

<operation id="731" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:127  %image_V_addr_23 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_2_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_23"/></StgValue>
</operation>

<operation id="732" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:128  %image_V_load_24 = load i24* %image_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="733" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:171  %tmp_16_3_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_3_1_1"/></StgValue>
</operation>

<operation id="734" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:172  %tmp_17_3_1_1 = zext i13 %tmp_16_3_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_3_1_1"/></StgValue>
</operation>

<operation id="735" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:173  %image_V_addr_32 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_3_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_32"/></StgValue>
</operation>

<operation id="736" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:174  %image_V_load_33 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="737" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:128  %image_V_load_24 = load i24* %image_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="738" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:174  %image_V_load_33 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>

<operation id="739" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:216  %tmp_16_4_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_4_1_1"/></StgValue>
</operation>

<operation id="740" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:217  %tmp_17_4_1_1 = zext i13 %tmp_16_4_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_4_1_1"/></StgValue>
</operation>

<operation id="741" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:218  %image_V_addr_41 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_4_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_41"/></StgValue>
</operation>

<operation id="742" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:219  %image_V_load_42 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_42"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:261  %tmp_16_5_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_5_1_1"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:262  %tmp_17_5_1_1 = zext i13 %tmp_16_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_5_1_1"/></StgValue>
</operation>

<operation id="745" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:263  %image_V_addr_50 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_5_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_50"/></StgValue>
</operation>

<operation id="746" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:264  %image_V_load_51 = load i24* %image_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="747" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:219  %image_V_load_42 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_42"/></StgValue>
</operation>

<operation id="748" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:264  %image_V_load_51 = load i24* %image_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_51"/></StgValue>
</operation>

<operation id="749" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:306  %tmp_16_6_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_6_1_1"/></StgValue>
</operation>

<operation id="750" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:307  %tmp_17_6_1_1 = zext i13 %tmp_16_6_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_6_1_1"/></StgValue>
</operation>

<operation id="751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:308  %image_V_addr_59 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_6_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_59"/></StgValue>
</operation>

<operation id="752" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:309  %image_V_load_60 = load i24* %image_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_60"/></StgValue>
</operation>

<operation id="753" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:352  %tmp_16_7_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_7_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_7_1_1"/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:353  %tmp_17_7_1_1 = zext i13 %tmp_16_7_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_7_1_1"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:354  %image_V_addr_68 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_7_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_68"/></StgValue>
</operation>

<operation id="756" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:355  %image_V_load_69 = load i24* %image_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_69"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="757" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:309  %image_V_load_60 = load i24* %image_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_60"/></StgValue>
</operation>

<operation id="758" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:355  %image_V_load_69 = load i24* %image_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_69"/></StgValue>
</operation>

<operation id="759" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:397  %tmp_16_8_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_8_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_8_1_1"/></StgValue>
</operation>

<operation id="760" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:398  %tmp_17_8_1_1 = zext i13 %tmp_16_8_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_8_1_1"/></StgValue>
</operation>

<operation id="761" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:399  %image_V_addr_77 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_8_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_77"/></StgValue>
</operation>

<operation id="762" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:400  %image_V_load_78 = load i24* %image_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_78"/></StgValue>
</operation>

<operation id="763" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:442  %tmp_16_9_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_9_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_9_1_1"/></StgValue>
</operation>

<operation id="764" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:443  %tmp_17_9_1_1 = zext i13 %tmp_16_9_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_9_1_1"/></StgValue>
</operation>

<operation id="765" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:444  %image_V_addr_86 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_9_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_86"/></StgValue>
</operation>

<operation id="766" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:445  %image_V_load_87 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>

<operation id="767" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:487  %tmp_16_10_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_10_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_10_1_1"/></StgValue>
</operation>

<operation id="768" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:532  %tmp_16_11_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_11_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_11_1_1"/></StgValue>
</operation>

<operation id="769" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:577  %tmp_16_12_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_12_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_12_1_1"/></StgValue>
</operation>

<operation id="770" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:622  %tmp_16_13_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_13_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_13_1_1"/></StgValue>
</operation>

<operation id="771" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:667  %tmp_16_14_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_14_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_14_1_1"/></StgValue>
</operation>

<operation id="772" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0:713  %tmp_16_15_1_1 = add i13 %tmp_14_0_0_1_cast1, %tmp_15_15_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_15_1_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="773" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:400  %image_V_load_78 = load i24* %image_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_78"/></StgValue>
</operation>

<operation id="774" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:445  %image_V_load_87 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>

<operation id="775" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:488  %tmp_17_10_1_1 = zext i13 %tmp_16_10_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_10_1_1"/></StgValue>
</operation>

<operation id="776" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:489  %image_V_addr_95 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_10_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_95"/></StgValue>
</operation>

<operation id="777" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:490  %image_V_load_96 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="778" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:533  %tmp_17_11_1_1 = zext i13 %tmp_16_11_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_11_1_1"/></StgValue>
</operation>

<operation id="779" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:534  %image_V_addr_104 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_11_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_104"/></StgValue>
</operation>

<operation id="780" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:535  %image_V_load_105 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="781" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:490  %image_V_load_96 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="782" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:535  %image_V_load_105 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>

<operation id="783" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:578  %tmp_17_12_1_1 = zext i13 %tmp_16_12_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_12_1_1"/></StgValue>
</operation>

<operation id="784" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:579  %image_V_addr_113 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_12_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_113"/></StgValue>
</operation>

<operation id="785" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:580  %image_V_load_114 = load i24* %image_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_114"/></StgValue>
</operation>

<operation id="786" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:623  %tmp_17_13_1_1 = zext i13 %tmp_16_13_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_13_1_1"/></StgValue>
</operation>

<operation id="787" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:624  %image_V_addr_122 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_13_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_122"/></StgValue>
</operation>

<operation id="788" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:625  %image_V_load_123 = load i24* %image_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_123"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="789" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:580  %image_V_load_114 = load i24* %image_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_114"/></StgValue>
</operation>

<operation id="790" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:625  %image_V_load_123 = load i24* %image_V_addr_122, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_123"/></StgValue>
</operation>

<operation id="791" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:668  %tmp_17_14_1_1 = zext i13 %tmp_16_14_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_14_1_1"/></StgValue>
</operation>

<operation id="792" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:669  %image_V_addr_131 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_14_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_131"/></StgValue>
</operation>

<operation id="793" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:670  %image_V_load_132 = load i24* %image_V_addr_131, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_132"/></StgValue>
</operation>

<operation id="794" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:714  %tmp_17_15_1_1 = zext i13 %tmp_16_15_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_15_1_1"/></StgValue>
</operation>

<operation id="795" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:715  %image_V_addr_140 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_15_1_1

]]></Node>
<StgValue><ssdm name="image_V_addr_140"/></StgValue>
</operation>

<operation id="796" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:716  %image_V_load_141 = load i24* %image_V_addr_140, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_141"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="797" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:31  %image_V_load_max_V_1_3 = zext i12 %image_V_load_max_V_1_2 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_3"/></StgValue>
</operation>

<operation id="798" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:32  %image_V_addr_4 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_3

]]></Node>
<StgValue><ssdm name="image_V_addr_4"/></StgValue>
</operation>

<operation id="799" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:33  %image_V_load_4 = load i24* %image_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_4"/></StgValue>
</operation>

<operation id="800" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:77  %image_V_load_max_V_1_10 = zext i13 %image_V_load_max_V_1_126 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_10"/></StgValue>
</operation>

<operation id="801" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:78  %image_V_addr_13 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_10

]]></Node>
<StgValue><ssdm name="image_V_addr_13"/></StgValue>
</operation>

<operation id="802" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:79  %image_V_load_13 = load i24* %image_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_13"/></StgValue>
</operation>

<operation id="803" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:670  %image_V_load_132 = load i24* %image_V_addr_131, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_132"/></StgValue>
</operation>

<operation id="804" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:716  %image_V_load_141 = load i24* %image_V_addr_140, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_141"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="805" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:33  %image_V_load_4 = load i24* %image_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_4"/></StgValue>
</operation>

<operation id="806" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:38  %tmp_18_0_1_1 = icmp sgt i24 %image_V_load_5, %image_V_load_4

]]></Node>
<StgValue><ssdm name="tmp_18_0_1_1"/></StgValue>
</operation>

<operation id="807" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.0.0.0:39  %image_V_load_max_V_1_4 = select i1 %tmp_18_0_1_1, i12 %tmp_16_0_1_1, i12 %image_V_load_max_V_1_2

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_4"/></StgValue>
</operation>

<operation id="808" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:79  %image_V_load_13 = load i24* %image_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_13"/></StgValue>
</operation>

<operation id="809" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:84  %tmp_18_1_1_1 = icmp sgt i24 %image_V_load_14, %image_V_load_13

]]></Node>
<StgValue><ssdm name="tmp_18_1_1_1"/></StgValue>
</operation>

<operation id="810" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:85  %image_V_load_max_V_1_11 = select i1 %tmp_18_1_1_1, i13 %tmp_16_1_1_1, i13 %image_V_load_max_V_1_126

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_11"/></StgValue>
</operation>

<operation id="811" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:122  %image_V_load_max_V_1_18 = zext i13 %image_V_load_max_V_1_17 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_18"/></StgValue>
</operation>

<operation id="812" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:123  %image_V_addr_22 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_18

]]></Node>
<StgValue><ssdm name="image_V_addr_22"/></StgValue>
</operation>

<operation id="813" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:124  %image_V_load_23 = load i24* %image_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_23"/></StgValue>
</operation>

<operation id="814" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:168  %image_V_load_max_V_1_26 = zext i13 %image_V_load_max_V_1_25 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_26"/></StgValue>
</operation>

<operation id="815" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:169  %image_V_addr_31 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_26

]]></Node>
<StgValue><ssdm name="image_V_addr_31"/></StgValue>
</operation>

<operation id="816" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:170  %image_V_load_32 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="817" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:124  %image_V_load_23 = load i24* %image_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_23"/></StgValue>
</operation>

<operation id="818" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:129  %tmp_18_2_1_1 = icmp sgt i24 %image_V_load_24, %image_V_load_23

]]></Node>
<StgValue><ssdm name="tmp_18_2_1_1"/></StgValue>
</operation>

<operation id="819" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:130  %image_V_load_max_V_1_19 = select i1 %tmp_18_2_1_1, i13 %tmp_16_2_1_1, i13 %image_V_load_max_V_1_17

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_19"/></StgValue>
</operation>

<operation id="820" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:170  %image_V_load_32 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>

<operation id="821" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:175  %tmp_18_3_1_1 = icmp sgt i24 %image_V_load_33, %image_V_load_32

]]></Node>
<StgValue><ssdm name="tmp_18_3_1_1"/></StgValue>
</operation>

<operation id="822" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:176  %image_V_load_max_V_1_27 = select i1 %tmp_18_3_1_1, i13 %tmp_16_3_1_1, i13 %image_V_load_max_V_1_25

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_27"/></StgValue>
</operation>

<operation id="823" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:213  %image_V_load_max_V_1_34 = zext i13 %image_V_load_max_V_1_33 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_34"/></StgValue>
</operation>

<operation id="824" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:214  %image_V_addr_40 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_34

]]></Node>
<StgValue><ssdm name="image_V_addr_40"/></StgValue>
</operation>

<operation id="825" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:215  %image_V_load_41 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>

<operation id="826" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:258  %image_V_load_max_V_1_42 = zext i13 %image_V_load_max_V_1_41 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_42"/></StgValue>
</operation>

<operation id="827" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:259  %image_V_addr_49 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_42

]]></Node>
<StgValue><ssdm name="image_V_addr_49"/></StgValue>
</operation>

<operation id="828" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:260  %image_V_load_50 = load i24* %image_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_50"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="829" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:215  %image_V_load_41 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>

<operation id="830" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:220  %tmp_18_4_1_1 = icmp sgt i24 %image_V_load_42, %image_V_load_41

]]></Node>
<StgValue><ssdm name="tmp_18_4_1_1"/></StgValue>
</operation>

<operation id="831" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:221  %image_V_load_max_V_1_35 = select i1 %tmp_18_4_1_1, i13 %tmp_16_4_1_1, i13 %image_V_load_max_V_1_33

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_35"/></StgValue>
</operation>

<operation id="832" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:260  %image_V_load_50 = load i24* %image_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_50"/></StgValue>
</operation>

<operation id="833" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:265  %tmp_18_5_1_1 = icmp sgt i24 %image_V_load_51, %image_V_load_50

]]></Node>
<StgValue><ssdm name="tmp_18_5_1_1"/></StgValue>
</operation>

<operation id="834" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:266  %image_V_load_max_V_1_43 = select i1 %tmp_18_5_1_1, i13 %tmp_16_5_1_1, i13 %image_V_load_max_V_1_41

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_43"/></StgValue>
</operation>

<operation id="835" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:303  %image_V_load_max_V_1_50 = zext i13 %image_V_load_max_V_1_49 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_50"/></StgValue>
</operation>

<operation id="836" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:304  %image_V_addr_58 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_50

]]></Node>
<StgValue><ssdm name="image_V_addr_58"/></StgValue>
</operation>

<operation id="837" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:305  %image_V_load_59 = load i24* %image_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_59"/></StgValue>
</operation>

<operation id="838" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:349  %image_V_load_max_V_1_58 = zext i13 %image_V_load_max_V_1_57 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_58"/></StgValue>
</operation>

<operation id="839" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:350  %image_V_addr_67 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_58

]]></Node>
<StgValue><ssdm name="image_V_addr_67"/></StgValue>
</operation>

<operation id="840" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:351  %image_V_load_68 = load i24* %image_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_68"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="841" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:305  %image_V_load_59 = load i24* %image_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_59"/></StgValue>
</operation>

<operation id="842" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:310  %tmp_18_6_1_1 = icmp sgt i24 %image_V_load_60, %image_V_load_59

]]></Node>
<StgValue><ssdm name="tmp_18_6_1_1"/></StgValue>
</operation>

<operation id="843" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:311  %image_V_load_max_V_1_51 = select i1 %tmp_18_6_1_1, i13 %tmp_16_6_1_1, i13 %image_V_load_max_V_1_49

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_51"/></StgValue>
</operation>

<operation id="844" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:351  %image_V_load_68 = load i24* %image_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_68"/></StgValue>
</operation>

<operation id="845" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:356  %tmp_18_7_1_1 = icmp sgt i24 %image_V_load_69, %image_V_load_68

]]></Node>
<StgValue><ssdm name="tmp_18_7_1_1"/></StgValue>
</operation>

<operation id="846" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:357  %image_V_load_max_V_1_59 = select i1 %tmp_18_7_1_1, i13 %tmp_16_7_1_1, i13 %image_V_load_max_V_1_57

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_59"/></StgValue>
</operation>

<operation id="847" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:394  %image_V_load_max_V_1_66 = zext i13 %image_V_load_max_V_1_65 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_66"/></StgValue>
</operation>

<operation id="848" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:395  %image_V_addr_76 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_66

]]></Node>
<StgValue><ssdm name="image_V_addr_76"/></StgValue>
</operation>

<operation id="849" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:396  %image_V_load_77 = load i24* %image_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_77"/></StgValue>
</operation>

<operation id="850" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:439  %image_V_load_max_V_1_74 = zext i13 %image_V_load_max_V_1_73 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_74"/></StgValue>
</operation>

<operation id="851" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:440  %image_V_addr_85 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_74

]]></Node>
<StgValue><ssdm name="image_V_addr_85"/></StgValue>
</operation>

<operation id="852" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:441  %image_V_load_86 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="853" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:396  %image_V_load_77 = load i24* %image_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_77"/></StgValue>
</operation>

<operation id="854" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:401  %tmp_18_8_1_1 = icmp sgt i24 %image_V_load_78, %image_V_load_77

]]></Node>
<StgValue><ssdm name="tmp_18_8_1_1"/></StgValue>
</operation>

<operation id="855" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:402  %image_V_load_max_V_1_67 = select i1 %tmp_18_8_1_1, i13 %tmp_16_8_1_1, i13 %image_V_load_max_V_1_65

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_67"/></StgValue>
</operation>

<operation id="856" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:441  %image_V_load_86 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>

<operation id="857" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:446  %tmp_18_9_1_1 = icmp sgt i24 %image_V_load_87, %image_V_load_86

]]></Node>
<StgValue><ssdm name="tmp_18_9_1_1"/></StgValue>
</operation>

<operation id="858" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:447  %image_V_load_max_V_1_75 = select i1 %tmp_18_9_1_1, i13 %tmp_16_9_1_1, i13 %image_V_load_max_V_1_73

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_75"/></StgValue>
</operation>

<operation id="859" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:484  %image_V_load_max_V_1_82 = zext i13 %image_V_load_max_V_1_81 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_82"/></StgValue>
</operation>

<operation id="860" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:485  %image_V_addr_94 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_82

]]></Node>
<StgValue><ssdm name="image_V_addr_94"/></StgValue>
</operation>

<operation id="861" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:486  %image_V_load_95 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>

<operation id="862" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:529  %image_V_load_max_V_1_90 = zext i13 %image_V_load_max_V_1_89 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_90"/></StgValue>
</operation>

<operation id="863" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:530  %image_V_addr_103 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_90

]]></Node>
<StgValue><ssdm name="image_V_addr_103"/></StgValue>
</operation>

<operation id="864" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:531  %image_V_load_104 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="865" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:486  %image_V_load_95 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>

<operation id="866" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:491  %tmp_18_10_1_1 = icmp sgt i24 %image_V_load_96, %image_V_load_95

]]></Node>
<StgValue><ssdm name="tmp_18_10_1_1"/></StgValue>
</operation>

<operation id="867" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:492  %image_V_load_max_V_1_83 = select i1 %tmp_18_10_1_1, i13 %tmp_16_10_1_1, i13 %image_V_load_max_V_1_81

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_83"/></StgValue>
</operation>

<operation id="868" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:531  %image_V_load_104 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>

<operation id="869" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:536  %tmp_18_11_1_1 = icmp sgt i24 %image_V_load_105, %image_V_load_104

]]></Node>
<StgValue><ssdm name="tmp_18_11_1_1"/></StgValue>
</operation>

<operation id="870" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:537  %image_V_load_max_V_1_91 = select i1 %tmp_18_11_1_1, i13 %tmp_16_11_1_1, i13 %image_V_load_max_V_1_89

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_91"/></StgValue>
</operation>

<operation id="871" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:574  %image_V_load_max_V_1_98 = zext i13 %image_V_load_max_V_1_97 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_98"/></StgValue>
</operation>

<operation id="872" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:575  %image_V_addr_112 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_98

]]></Node>
<StgValue><ssdm name="image_V_addr_112"/></StgValue>
</operation>

<operation id="873" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:576  %image_V_load_113 = load i24* %image_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_113"/></StgValue>
</operation>

<operation id="874" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:619  %image_V_load_max_V_1_106 = zext i13 %image_V_load_max_V_1_105 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_106"/></StgValue>
</operation>

<operation id="875" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:620  %image_V_addr_121 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_106

]]></Node>
<StgValue><ssdm name="image_V_addr_121"/></StgValue>
</operation>

<operation id="876" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:621  %image_V_load_122 = load i24* %image_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_122"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="877" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:576  %image_V_load_113 = load i24* %image_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_113"/></StgValue>
</operation>

<operation id="878" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:581  %tmp_18_12_1_1 = icmp sgt i24 %image_V_load_114, %image_V_load_113

]]></Node>
<StgValue><ssdm name="tmp_18_12_1_1"/></StgValue>
</operation>

<operation id="879" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:582  %image_V_load_max_V_1_99 = select i1 %tmp_18_12_1_1, i13 %tmp_16_12_1_1, i13 %image_V_load_max_V_1_97

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_99"/></StgValue>
</operation>

<operation id="880" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:621  %image_V_load_122 = load i24* %image_V_addr_121, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_122"/></StgValue>
</operation>

<operation id="881" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:626  %tmp_18_13_1_1 = icmp sgt i24 %image_V_load_123, %image_V_load_122

]]></Node>
<StgValue><ssdm name="tmp_18_13_1_1"/></StgValue>
</operation>

<operation id="882" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:627  %image_V_load_max_V_1_107 = select i1 %tmp_18_13_1_1, i13 %tmp_16_13_1_1, i13 %image_V_load_max_V_1_105

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_107"/></StgValue>
</operation>

<operation id="883" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:664  %image_V_load_max_V_1_114 = zext i13 %image_V_load_max_V_1_113 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_114"/></StgValue>
</operation>

<operation id="884" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:665  %image_V_addr_130 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_114

]]></Node>
<StgValue><ssdm name="image_V_addr_130"/></StgValue>
</operation>

<operation id="885" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:666  %image_V_load_131 = load i24* %image_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_131"/></StgValue>
</operation>

<operation id="886" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:710  %image_V_load_max_V_1_122 = zext i13 %image_V_load_max_V_1_121 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_122"/></StgValue>
</operation>

<operation id="887" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:711  %image_V_addr_139 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_122

]]></Node>
<StgValue><ssdm name="image_V_addr_139"/></StgValue>
</operation>

<operation id="888" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:712  %image_V_load_140 = load i24* %image_V_addr_139, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_140"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="889" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:40  %image_V_load_max_V_1_5 = zext i12 %image_V_load_max_V_1_4 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_5"/></StgValue>
</operation>

<operation id="890" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:41  %image_V_addr_6 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_5

]]></Node>
<StgValue><ssdm name="image_V_addr_6"/></StgValue>
</operation>

<operation id="891" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:42  %image_V_load_6 = load i24* %image_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_6"/></StgValue>
</operation>

<operation id="892" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:86  %image_V_load_max_V_1_12 = zext i13 %image_V_load_max_V_1_11 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_12"/></StgValue>
</operation>

<operation id="893" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:87  %image_V_addr_15 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_12

]]></Node>
<StgValue><ssdm name="image_V_addr_15"/></StgValue>
</operation>

<operation id="894" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:88  %image_V_load_15 = load i24* %image_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_15"/></StgValue>
</operation>

<operation id="895" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:666  %image_V_load_131 = load i24* %image_V_addr_130, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_131"/></StgValue>
</operation>

<operation id="896" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:671  %tmp_18_14_1_1 = icmp sgt i24 %image_V_load_132, %image_V_load_131

]]></Node>
<StgValue><ssdm name="tmp_18_14_1_1"/></StgValue>
</operation>

<operation id="897" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:672  %image_V_load_max_V_1_115 = select i1 %tmp_18_14_1_1, i13 %tmp_16_14_1_1, i13 %image_V_load_max_V_1_113

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_115"/></StgValue>
</operation>

<operation id="898" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:712  %image_V_load_140 = load i24* %image_V_addr_139, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_140"/></StgValue>
</operation>

<operation id="899" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0:717  %tmp_18_15_1_1 = icmp sgt i24 %image_V_load_141, %image_V_load_140

]]></Node>
<StgValue><ssdm name="tmp_18_15_1_1"/></StgValue>
</operation>

<operation id="900" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0:718  %image_V_load_max_V_1_123 = select i1 %tmp_18_15_1_1, i13 %tmp_16_15_1_1, i13 %image_V_load_max_V_1_121

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_123"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="901" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:42  %image_V_load_6 = load i24* %image_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_6"/></StgValue>
</operation>

<operation id="902" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:43  %tmp_9_s = or i10 %contor_1, 1

]]></Node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="903" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:45  %tmp_s = zext i10 %contor_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:46  %output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="905" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:47  store i24 %image_V_load_6, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:88  %image_V_load_15 = load i24* %image_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_15"/></StgValue>
</operation>

<operation id="907" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:90  %tmp_10_1 = zext i10 %tmp_9_s to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="908" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:91  %output_V_addr_1 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_1

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="909" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:92  store i24 %image_V_load_15, i24* %output_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:131  %image_V_load_max_V_1_20 = zext i13 %image_V_load_max_V_1_19 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_20"/></StgValue>
</operation>

<operation id="911" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:132  %image_V_addr_24 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_20

]]></Node>
<StgValue><ssdm name="image_V_addr_24"/></StgValue>
</operation>

<operation id="912" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:133  %image_V_load_25 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="913" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:177  %image_V_load_max_V_1_28 = zext i13 %image_V_load_max_V_1_27 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_28"/></StgValue>
</operation>

<operation id="914" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:178  %image_V_addr_33 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_28

]]></Node>
<StgValue><ssdm name="image_V_addr_33"/></StgValue>
</operation>

<operation id="915" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:179  %image_V_load_34 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="916" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:44  %tmp_9_cast = zext i10 %tmp_9_s to i11

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="917" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:89  %tmp_9_1 = add i11 %tmp_9_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="918" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:133  %image_V_load_25 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="919" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:134  %tmp_9_2 = or i10 %contor_1, 3

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="920" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:136  %tmp_10_2 = zext i11 %tmp_9_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="921" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:137  %output_V_addr_2 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_2

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="922" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:138  store i24 %image_V_load_25, i24* %output_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:179  %image_V_load_34 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>

<operation id="924" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:181  %tmp_10_3 = zext i10 %tmp_9_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="925" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:182  %output_V_addr_3 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_3

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="926" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:183  store i24 %image_V_load_34, i24* %output_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:222  %image_V_load_max_V_1_36 = zext i13 %image_V_load_max_V_1_35 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_36"/></StgValue>
</operation>

<operation id="928" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:223  %image_V_addr_42 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_36

]]></Node>
<StgValue><ssdm name="image_V_addr_42"/></StgValue>
</operation>

<operation id="929" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:224  %image_V_load_43 = load i24* %image_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_43"/></StgValue>
</operation>

<operation id="930" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:267  %image_V_load_max_V_1_44 = zext i13 %image_V_load_max_V_1_43 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_44"/></StgValue>
</operation>

<operation id="931" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:268  %image_V_addr_51 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_44

]]></Node>
<StgValue><ssdm name="image_V_addr_51"/></StgValue>
</operation>

<operation id="932" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:269  %image_V_load_52 = load i24* %image_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_52"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="933" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:135  %tmp_9_2_cast = zext i10 %tmp_9_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_9_2_cast"/></StgValue>
</operation>

<operation id="934" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:180  %tmp_9_3 = add i11 %tmp_9_2_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="935" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:224  %image_V_load_43 = load i24* %image_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_43"/></StgValue>
</operation>

<operation id="936" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:225  %tmp_9_4 = add i11 %tmp_9_2_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="937" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:226  %tmp_10_4 = zext i11 %tmp_9_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="938" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:227  %output_V_addr_4 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_4

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="939" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:228  store i24 %image_V_load_43, i24* %output_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:269  %image_V_load_52 = load i24* %image_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_52"/></StgValue>
</operation>

<operation id="941" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:271  %tmp_10_5 = zext i11 %tmp_9_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="942" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:272  %output_V_addr_5 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_5

]]></Node>
<StgValue><ssdm name="output_V_addr_5"/></StgValue>
</operation>

<operation id="943" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:273  store i24 %image_V_load_52, i24* %output_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:312  %image_V_load_max_V_1_52 = zext i13 %image_V_load_max_V_1_51 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_52"/></StgValue>
</operation>

<operation id="945" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:313  %image_V_addr_60 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_52

]]></Node>
<StgValue><ssdm name="image_V_addr_60"/></StgValue>
</operation>

<operation id="946" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:314  %image_V_load_61 = load i24* %image_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_61"/></StgValue>
</operation>

<operation id="947" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:358  %image_V_load_max_V_1_60 = zext i13 %image_V_load_max_V_1_59 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_60"/></StgValue>
</operation>

<operation id="948" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:359  %image_V_addr_69 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_60

]]></Node>
<StgValue><ssdm name="image_V_addr_69"/></StgValue>
</operation>

<operation id="949" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:360  %image_V_load_70 = load i24* %image_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_70"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="950" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:270  %tmp_9_5 = add i11 %tmp_9_2_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="951" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:314  %image_V_load_61 = load i24* %image_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_61"/></StgValue>
</operation>

<operation id="952" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:315  %tmp_9_6 = or i10 %contor_1, 7

]]></Node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="953" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:317  %tmp_10_6 = zext i11 %tmp_9_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="954" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:318  %output_V_addr_6 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_6

]]></Node>
<StgValue><ssdm name="output_V_addr_6"/></StgValue>
</operation>

<operation id="955" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:319  store i24 %image_V_load_61, i24* %output_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:360  %image_V_load_70 = load i24* %image_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_70"/></StgValue>
</operation>

<operation id="957" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:362  %tmp_10_7 = zext i10 %tmp_9_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="958" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:363  %output_V_addr_7 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_7

]]></Node>
<StgValue><ssdm name="output_V_addr_7"/></StgValue>
</operation>

<operation id="959" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:364  store i24 %image_V_load_70, i24* %output_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:403  %image_V_load_max_V_1_68 = zext i13 %image_V_load_max_V_1_67 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_68"/></StgValue>
</operation>

<operation id="961" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:404  %image_V_addr_78 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_68

]]></Node>
<StgValue><ssdm name="image_V_addr_78"/></StgValue>
</operation>

<operation id="962" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:405  %image_V_load_79 = load i24* %image_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>

<operation id="963" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:448  %image_V_load_max_V_1_76 = zext i13 %image_V_load_max_V_1_75 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_76"/></StgValue>
</operation>

<operation id="964" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:449  %image_V_addr_87 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_76

]]></Node>
<StgValue><ssdm name="image_V_addr_87"/></StgValue>
</operation>

<operation id="965" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:450  %image_V_load_88 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="966" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:676  %tmp_9_14 = or i10 %contor_1, 15

]]></Node>
<StgValue><ssdm name="tmp_9_14"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="967" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:316  %tmp_9_6_cast = zext i10 %tmp_9_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_9_6_cast"/></StgValue>
</operation>

<operation id="968" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:361  %tmp_9_7 = add i11 %tmp_9_6_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="969" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:405  %image_V_load_79 = load i24* %image_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>

<operation id="970" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:406  %tmp_9_8 = add i11 %tmp_9_6_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_9_8"/></StgValue>
</operation>

<operation id="971" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:407  %tmp_10_8 = zext i11 %tmp_9_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="972" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:408  %output_V_addr_8 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_8

]]></Node>
<StgValue><ssdm name="output_V_addr_8"/></StgValue>
</operation>

<operation id="973" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:409  store i24 %image_V_load_79, i24* %output_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:450  %image_V_load_88 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="975" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:452  %tmp_10_9 = zext i11 %tmp_9_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="976" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:453  %output_V_addr_9 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_9

]]></Node>
<StgValue><ssdm name="output_V_addr_9"/></StgValue>
</operation>

<operation id="977" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:454  store i24 %image_V_load_88, i24* %output_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:493  %image_V_load_max_V_1_84 = zext i13 %image_V_load_max_V_1_83 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_84"/></StgValue>
</operation>

<operation id="979" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:494  %image_V_addr_96 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_84

]]></Node>
<StgValue><ssdm name="image_V_addr_96"/></StgValue>
</operation>

<operation id="980" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:495  %image_V_load_97 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>

<operation id="981" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:538  %image_V_load_max_V_1_92 = zext i13 %image_V_load_max_V_1_91 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_92"/></StgValue>
</operation>

<operation id="982" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:539  %image_V_addr_105 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_92

]]></Node>
<StgValue><ssdm name="image_V_addr_105"/></StgValue>
</operation>

<operation id="983" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:540  %image_V_load_106 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="984" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:451  %tmp_9_9 = add i11 %tmp_9_6_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_9_9"/></StgValue>
</operation>

<operation id="985" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:495  %image_V_load_97 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>

<operation id="986" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:496  %tmp_9_10 = add i11 %tmp_9_6_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_9_10"/></StgValue>
</operation>

<operation id="987" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:497  %tmp_10_s = zext i11 %tmp_9_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="988" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:498  %output_V_addr_10 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_s

]]></Node>
<StgValue><ssdm name="output_V_addr_10"/></StgValue>
</operation>

<operation id="989" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:499  store i24 %image_V_load_97, i24* %output_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:540  %image_V_load_106 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>

<operation id="991" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:542  %tmp_10_10 = zext i11 %tmp_9_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="992" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:543  %output_V_addr_11 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_10

]]></Node>
<StgValue><ssdm name="output_V_addr_11"/></StgValue>
</operation>

<operation id="993" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:544  store i24 %image_V_load_106, i24* %output_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:583  %image_V_load_max_V_1_100 = zext i13 %image_V_load_max_V_1_99 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_100"/></StgValue>
</operation>

<operation id="995" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:584  %image_V_addr_114 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_100

]]></Node>
<StgValue><ssdm name="image_V_addr_114"/></StgValue>
</operation>

<operation id="996" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:585  %image_V_load_115 = load i24* %image_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_115"/></StgValue>
</operation>

<operation id="997" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:628  %image_V_load_max_V_1_108 = zext i13 %image_V_load_max_V_1_107 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_108"/></StgValue>
</operation>

<operation id="998" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:629  %image_V_addr_123 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_108

]]></Node>
<StgValue><ssdm name="image_V_addr_123"/></StgValue>
</operation>

<operation id="999" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:630  %image_V_load_124 = load i24* %image_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_124"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1000" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0.0.0:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1001" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:541  %tmp_9_11 = add i11 %tmp_9_6_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_9_11"/></StgValue>
</operation>

<operation id="1002" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:585  %image_V_load_115 = load i24* %image_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_115"/></StgValue>
</operation>

<operation id="1003" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:586  %tmp_9_12 = add i11 %tmp_9_6_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_9_12"/></StgValue>
</operation>

<operation id="1004" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:587  %tmp_10_11 = zext i11 %tmp_9_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1005" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:588  %output_V_addr_12 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_11

]]></Node>
<StgValue><ssdm name="output_V_addr_12"/></StgValue>
</operation>

<operation id="1006" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:589  store i24 %image_V_load_115, i24* %output_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:630  %image_V_load_124 = load i24* %image_V_addr_123, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_124"/></StgValue>
</operation>

<operation id="1008" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:632  %tmp_10_12 = zext i11 %tmp_9_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1009" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:633  %output_V_addr_13 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_12

]]></Node>
<StgValue><ssdm name="output_V_addr_13"/></StgValue>
</operation>

<operation id="1010" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:634  store i24 %image_V_load_124, i24* %output_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:673  %image_V_load_max_V_1_116 = zext i13 %image_V_load_max_V_1_115 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_116"/></StgValue>
</operation>

<operation id="1012" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:674  %image_V_addr_132 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_116

]]></Node>
<StgValue><ssdm name="image_V_addr_132"/></StgValue>
</operation>

<operation id="1013" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:675  %image_V_load_133 = load i24* %image_V_addr_132, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_133"/></StgValue>
</operation>

<operation id="1014" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:677  %tmp_9_14_cast6 = zext i10 %tmp_9_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_9_14_cast6"/></StgValue>
</operation>

<operation id="1015" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0:719  %image_V_load_max_V_1_124 = zext i13 %image_V_load_max_V_1_123 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_124"/></StgValue>
</operation>

<operation id="1016" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:720  %image_V_addr_141 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_124

]]></Node>
<StgValue><ssdm name="image_V_addr_141"/></StgValue>
</operation>

<operation id="1017" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:721  %image_V_load_142 = load i24* %image_V_addr_141, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_142"/></StgValue>
</operation>

<operation id="1018" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:722  %tmp_9_15 = add i11 %tmp_9_14_cast6, 1

]]></Node>
<StgValue><ssdm name="tmp_9_15"/></StgValue>
</operation>

<operation id="1019" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:726  %exitcond1_s = icmp eq i11 %tmp_9_15, %indvars_iv

]]></Node>
<StgValue><ssdm name="exitcond1_s"/></StgValue>
</operation>

<operation id="1020" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str24, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1021" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_1 = add i4 %j, 2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1022" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %indvars_iv_next = add i11 %indvars_iv, 16

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="1023" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1024" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1025" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0.0.0:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0.0.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:4  %tmp_6 = add i10 %contor_1, 16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1028" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0:631  %tmp_9_13 = add i11 %tmp_9_6_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_9_13"/></StgValue>
</operation>

<operation id="1029" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:675  %image_V_load_133 = load i24* %image_V_addr_132, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_133"/></StgValue>
</operation>

<operation id="1030" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0:678  %tmp_10_13 = zext i11 %tmp_9_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1031" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:679  %output_V_addr_14 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_13

]]></Node>
<StgValue><ssdm name="output_V_addr_14"/></StgValue>
</operation>

<operation id="1032" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:680  store i24 %image_V_load_133, i24* %output_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0:721  %image_V_load_142 = load i24* %image_V_addr_141, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_142"/></StgValue>
</operation>

<operation id="1034" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0:723  %tmp_10_14 = zext i10 %tmp_9_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="1035" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0:724  %output_V_addr_15 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_14

]]></Node>
<StgValue><ssdm name="output_V_addr_15"/></StgValue>
</operation>

<operation id="1036" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0:725  store i24 %image_V_load_142, i24* %output_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0.0.0:727  br i1 %exitcond1_s, label %10, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1038" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="32">
<![CDATA[
:0  %max_V_0_s = alloca i24

]]></Node>
<StgValue><ssdm name="max_V_0_s"/></StgValue>
</operation>

<operation id="1039" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_3_15 = or i12 %tmp_3, 16

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="1040" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="12">
<![CDATA[
:3  %tmp_8_15 = zext i12 %tmp_3_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="1041" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %image_V_addr_142 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_8_15

]]></Node>
<StgValue><ssdm name="image_V_addr_142"/></StgValue>
</operation>

<operation id="1042" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="12">
<![CDATA[
:5  %image_V_load_143 = load i24* %image_V_addr_142, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_143"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1043" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1044" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="12">
<![CDATA[
:5  %image_V_load_143 = load i24* %image_V_addr_142, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_143"/></StgValue>
</operation>

<operation id="1045" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6  store i24 %image_V_load_143, i24* %max_V_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1047" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i2 [ 0, %6 ], [ %k_1_s, %7 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="1048" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="4" op_0_bw="2">
<![CDATA[
:1  %k_cast3 = zext i2 %k_s to i4

]]></Node>
<StgValue><ssdm name="k_cast3"/></StgValue>
</operation>

<operation id="1049" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond2_s = icmp eq i2 %k_s, -2

]]></Node>
<StgValue><ssdm name="exitcond2_s"/></StgValue>
</operation>

<operation id="1050" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1051" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %k_1_s = add i2 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_1_s"/></StgValue>
</operation>

<operation id="1052" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2_s, label %4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1055" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_11_s = add i4 %k_cast3, %i

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="1056" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="4">
<![CDATA[
:3  %tmp_11_cast_cast = zext i4 %tmp_11_s to i12

]]></Node>
<StgValue><ssdm name="tmp_11_cast_cast"/></StgValue>
</operation>

<operation id="1057" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_12_s = mul i12 %tmp_11_cast_cast, 208

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1058" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="24" op_0_bw="24">
<![CDATA[
:0  %max_V_0_load = load i24* %max_V_0_s

]]></Node>
<StgValue><ssdm name="max_V_0_load"/></StgValue>
</operation>

<operation id="1060" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_10_15 = zext i11 %tmp_9_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="1061" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_V_addr_16 = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_10_15

]]></Node>
<StgValue><ssdm name="output_V_addr_16"/></StgValue>
</operation>

<operation id="1062" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:3  store i24 %max_V_0_load, i24* %output_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str25, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1064" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond2_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0">
<![CDATA[
:5  unreachable

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1065" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %l_s = phi i2 [ 0, %9 ], [ %l_1_s, %._crit_edge.16 ]

]]></Node>
<StgValue><ssdm name="l_s"/></StgValue>
</operation>

<operation id="1066" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond_s = icmp eq i2 %l_s, -2

]]></Node>
<StgValue><ssdm name="exitcond_s"/></StgValue>
</operation>

<operation id="1067" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1068" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %l_1_s = add i2 %l_s, 1

]]></Node>
<StgValue><ssdm name="l_1_s"/></StgValue>
</operation>

<operation id="1069" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_s, label %7, label %._crit_edge.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge.16:2  %tmp_12_cast = zext i2 %l_s to i4

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="1071" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.16:3  %tmp_1312_s = add i4 %tmp_12_cast, %j

]]></Node>
<StgValue><ssdm name="tmp_1312_s"/></StgValue>
</operation>

<operation id="1072" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.16:4  %tmp_14_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_1312_s, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="1073" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.16:5  %tmp1 = add i8 %tmp_14_s, 16

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1074" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge.16:6  %tmp1_cast = zext i8 %tmp1 to i12

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="1075" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.16:7  %tmp_16_s = add i12 %tmp_12_s, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>

<operation id="1076" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str26, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1077" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1078" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.16:8  %tmp_17_s = zext i12 %tmp_16_s to i64

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="1079" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.16:9  %image_V_addr_143 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_17_s

]]></Node>
<StgValue><ssdm name="image_V_addr_143"/></StgValue>
</operation>

<operation id="1080" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.16:10  %image_V_load_16 = load i24* %image_V_addr_143, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1081" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="12">
<![CDATA[
._crit_edge.16:10  %image_V_load_16 = load i24* %image_V_addr_143, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_16"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1082" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="24">
<![CDATA[
._crit_edge.16:0  %max_V_0_load_1 = load i24* %max_V_0_s

]]></Node>
<StgValue><ssdm name="max_V_0_load_1"/></StgValue>
</operation>

<operation id="1083" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.16:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.16:11  %tmp_18_s = icmp sgt i24 %image_V_load_16, %max_V_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="1085" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge.16:12  %image_V_load_max_V_1_125 = select i1 %tmp_18_s, i24 %image_V_load_16, i24 %max_V_0_load_1

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_125"/></StgValue>
</operation>

<operation id="1086" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.16:13  store i24 %image_V_load_max_V_1_125, i24* %max_V_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.16:14  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1088" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_1 = add i4 %i, 2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1089" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
