###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:55 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.422
+ Time Given                   -3.969
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.797
- Arrival Time                  5.235
= Slack Time                   -7.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -6.171 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -5.906 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -5.570 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -5.458 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -5.374 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -5.290 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -5.145 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -5.054 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -4.697 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -4.518 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -3.926 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -3.612 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -3.430 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |   -3.311 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |   -3.100 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |   -2.998 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |   -2.846 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |   -2.717 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |   -2.685 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |   -2.488 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |   -2.342 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |   -2.079 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v            | AND2X1  | 0.317 | 0.206 |   5.158 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | A v -> Y v            | OR2X1   | 0.033 | 0.066 |   5.224 |   -1.807 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^            | INVX1   | 0.478 | 0.010 |   5.235 |   -1.797 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   5.235 |   -1.797 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.757 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.840 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.953 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    9.105 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.253 | 0.237 |   2.310 |    9.342 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.137 | 0.112 |   2.422 |    9.454 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.137 | 0.000 |   2.422 |    9.454 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.333
+ Time Given                   -3.937
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.853
- Arrival Time                  4.522
= Slack Time                   -6.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -5.275 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -4.988 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -4.805 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v         | NAND2X1 | 0.041 | 0.059 |   1.629 |   -4.746 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^         | AOI21X1 | 0.087 | 0.077 |   1.706 |   -4.669 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^         | AND2X2  | 0.415 | 0.253 |   1.959 |   -4.416 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v         | INVX8   | 0.197 | 0.146 |   2.105 |   -4.270 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^         | INVX4   | 0.132 | 0.132 |   2.237 |   -4.138 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v         | MUX2X1  | 0.066 | 0.095 |   2.332 |   -4.043 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^         | INVX1   | 0.311 | 0.228 |   2.561 |   -3.814 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v         | INVX1   | 0.031 | 0.100 |   2.661 |   -3.714 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^         | NAND2X1 | 0.200 | 0.142 |   2.802 |   -3.573 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v         | NOR3X1  | 0.168 | 0.125 |   2.927 |   -3.448 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v         | AND2X2  | 0.533 | 0.229 |   3.156 |   -3.219 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^         | INVX2   | 1.108 | 0.702 |   3.857 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^         | AND2X1  | 0.053 | 0.284 |   4.142 |   -2.234 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v         | INVX1   | 0.115 | 0.100 |   4.242 |   -2.134 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v         | OR2X1   | 0.022 | 0.056 |   4.298 |   -2.078 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^         | INVX1   | 0.008 | 0.024 |   4.322 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^         | AND2X1  | 0.092 | 0.070 |   4.392 |   -1.983 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v         | INVX1   | 0.033 | 0.057 |   4.449 |   -1.926 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v         | OR2X1   | 0.022 | 0.059 |   4.508 |   -1.868 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^         | INVX1   | 0.478 | 0.014 |   4.522 |   -1.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^                | LATCH   | 0.478 | 0.000 |   4.522 |   -1.853 | 
     | tch                                                |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.100 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.183 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.296 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.407 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.243 |    8.618 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.091 |   2.333 |    8.709 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.333 |    8.709 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.336
+ Time Given                   -3.937
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.851
- Arrival Time                  4.522
= Slack Time                   -6.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -5.273 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -4.986 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -4.803 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v         | NAND2X1 | 0.041 | 0.059 |   1.629 |   -4.744 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^         | AOI21X1 | 0.087 | 0.077 |   1.706 |   -4.667 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^         | AND2X2  | 0.415 | 0.253 |   1.959 |   -4.414 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v         | INVX8   | 0.197 | 0.146 |   2.105 |   -4.268 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^         | INVX4   | 0.132 | 0.132 |   2.237 |   -4.136 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v         | MUX2X1  | 0.066 | 0.095 |   2.332 |   -4.040 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^         | INVX1   | 0.311 | 0.228 |   2.561 |   -3.812 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v         | INVX1   | 0.031 | 0.100 |   2.661 |   -3.712 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^         | NAND2X1 | 0.200 | 0.142 |   2.802 |   -3.571 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v         | NOR3X1  | 0.168 | 0.125 |   2.927 |   -3.446 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v         | AND2X2  | 0.533 | 0.229 |   3.156 |   -3.217 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^         | INVX2   | 1.108 | 0.702 |   3.857 |   -2.515 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^         | AND2X1  | 0.053 | 0.284 |   4.142 |   -2.231 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v         | INVX1   | 0.115 | 0.100 |   4.242 |   -2.131 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v         | OR2X1   | 0.022 | 0.056 |   4.298 |   -2.075 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^         | INVX1   | 0.008 | 0.024 |   4.322 |   -2.051 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^         | AND2X1  | 0.092 | 0.070 |   4.392 |   -1.981 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v         | INVX1   | 0.033 | 0.057 |   4.449 |   -1.924 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v         | OR2X1   | 0.025 | 0.061 |   4.510 |   -1.863 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^         | INVX1   | 0.478 | 0.012 |   4.522 |   -1.851 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^                | LATCH   | 0.478 | 0.000 |   4.522 |   -1.851 | 
     | tch                                                |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    8.098 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.181 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.294 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.405 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.243 |    8.615 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.094 |   2.336 |    8.709 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.336 |    8.709 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.326
+ Time Given                   -3.936
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.859
- Arrival Time                  4.345
= Slack Time                   -6.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.743
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.203 |       |   0.743 |   -5.461 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.136 | 0.160 |   0.903 |   -5.301 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.729 | 0.506 |   1.409 |   -4.795 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.247 | 0.170 |   1.579 |   -4.625 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.057 | 0.102 |   1.681 |   -4.524 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.021 |   1.702 |   -4.503 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.128 | 0.148 |   1.850 |   -4.355 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.106 | 0.134 |   1.984 |   -4.220 | 
     | \tx_core/axi_master /U57                           | C v -> Y ^            | NAND3X1 | 0.048 | 0.075 |   2.059 |   -4.145 | 
     | \tx_core/axi_master /U241                          | A ^ -> Y ^            | OR2X2   | 0.599 | 0.301 |   2.361 |   -3.844 | 
     | \tx_core/axi_master /U114                          | A ^ -> Y v            | NAND2X1 | 0.121 | 0.259 |   2.620 |   -3.585 | 
     | \tx_core/axi_master /U99                           | B v -> Y ^            | NAND2X1 | 0.100 | 0.095 |   2.715 |   -3.490 | 
     | \tx_core/axi_master /U239                          | A ^ -> Y v            | NOR2X1  | 0.018 | 0.052 |   2.767 |   -3.438 | 
     | \tx_core/axi_master /U156                          | B v -> Y v            | AND2X2  | 0.034 | 0.064 |   2.831 |   -3.374 | 
     | \tx_core/axi_master /U368                          | A v -> Y ^            | INVX1   | 0.102 | 0.088 |   2.919 |   -3.286 | 
     | \tx_core/axi_master /U240                          | B ^ -> Y v            | NOR2X1  | 0.300 | 0.178 |   3.097 |   -3.108 | 
     | \tx_core/tx_crc/crcpkt2 /U13                       | A v -> Y ^            | INVX1   | 0.214 | 0.223 |   3.320 |   -2.884 | 
     | \tx_core/tx_crc/crcpkt2 /U37                       | A ^ -> Y v            | INVX4   | 0.099 | 0.053 |   3.373 |   -2.832 | 
     | \tx_core/tx_crc/crcpkt2 /U36                       | B v -> Y v            | AND2X2  | 0.025 | 0.063 |   3.436 |   -2.768 | 
     | \tx_core/tx_crc/crcpkt2 /U2179                     | A v -> Y ^            | INVX1   | 0.506 | 0.336 |   3.772 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt2 /U301                      | B ^ -> Y ^            | OR2X1   | 0.046 | 0.063 |   3.835 |   -2.370 | 
     | \tx_core/tx_crc/crcpkt2 /U2068                     | A ^ -> Y v            | INVX1   | 0.132 | 0.109 |   3.944 |   -2.260 | 
     | \tx_core/tx_crc/crcpkt2 /U645                      | B v -> Y v            | OR2X1   | 0.021 | 0.076 |   4.020 |   -2.185 | 
     | \tx_core/tx_crc/crcpkt2 /U300                      | A v -> Y ^            | INVX1   | 0.023 | 0.034 |   4.054 |   -2.151 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | A ^ -> Y ^            | AND2X1  | 0.039 | 0.036 |   4.089 |   -2.116 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v            | INVX1   | 0.061 | 0.059 |   4.148 |   -2.057 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^            | NOR3X1  | 0.085 | 0.063 |   4.211 |   -1.994 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v            | OAI21X1 | 0.023 | 0.044 |   4.255 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v            | OR2X1   | 0.044 | 0.073 |   4.328 |   -1.877 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^            | INVX1   | 0.478 | 0.018 |   4.345 |   -1.860 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   4.345 |   -1.859 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.930 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    8.013 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    8.126 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    8.236 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.221 | 0.211 |   2.242 |    8.447 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.109 | 0.084 |   2.326 |    8.531 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.109 | 0.000 |   2.326 |    8.531 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.362
+ Time Given                   -3.950
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.837
- Arrival Time                  3.667
= Slack Time                   -5.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -5.504 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.058 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -3.986 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -3.926 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -3.817 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.412 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.268 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.191 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.155 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.103 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.067 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.031 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -2.691 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -2.484 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.399 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.273 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.439 |   -2.066 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.060 | 0.128 |   3.567 |   -1.938 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.044 | 0.079 |   3.646 |   -1.859 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.667 |   -1.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.667 |   -1.837 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.229 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.313 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.426 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.536 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.771 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.096 |   2.362 |    7.867 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.362 |    7.867 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.356
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  3.635
= Slack Time                   -5.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -5.479 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.032 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -3.960 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -3.900 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -3.791 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.387 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.243 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.165 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.129 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.077 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.042 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.005 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -2.665 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -2.458 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.374 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.247 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.439 |   -2.040 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.061 | 0.128 |   3.567 |   -1.911 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.058 |   3.625 |   -1.854 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   3.635 |   -1.843 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.635 |   -1.843 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.204 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.287 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.400 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.510 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.745 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.089 |   2.356 |    7.834 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.356 |    7.835 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.355
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.843
- Arrival Time                  3.592
= Slack Time                   -5.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -5.435 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -3.989 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -3.917 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -3.857 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -3.748 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.343 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.199 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.122 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.086 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.034 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -2.998 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -2.962 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -2.621 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -2.415 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.330 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.203 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.082 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -1.955 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.047 | 0.090 |   3.571 |   -1.864 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.592 |   -1.843 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.592 |   -1.843 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.160 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.244 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.357 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.467 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.702 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.118 | 0.089 |   2.355 |    7.791 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.118 | 0.000 |   2.355 |    7.791 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.355
+ Time Given                   -3.949
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.844
- Arrival Time                  3.583
= Slack Time                   -5.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -5.427 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -3.980 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -3.908 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -3.848 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -3.739 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.335 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.191 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.114 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.077 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.026 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -2.990 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -2.953 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -2.613 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -2.406 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.322 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.195 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.073 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -1.946 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.038 | 0.085 |   3.565 |   -1.861 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   3.583 |   -1.844 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.583 |   -1.844 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.152 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.235 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.348 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.459 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.693 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.118 | 0.088 |   2.355 |    7.782 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.118 | 0.000 |   2.355 |    7.782 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.362
+ Time Given                   -3.950
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.837
- Arrival Time                  3.580
= Slack Time                   -5.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -5.417 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -3.971 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -3.899 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -3.839 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -3.730 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.325 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.181 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.104 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.068 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.016 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -2.980 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -2.944 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -2.604 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -2.397 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.312 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.185 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.064 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -1.937 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.039 | 0.084 |   3.565 |   -1.853 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   3.580 |   -1.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.580 |   -1.837 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    7.142 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.226 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.339 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    7.449 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.236 | 0.235 |   2.266 |    7.684 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.119 | 0.096 |   2.362 |    7.780 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.119 | 0.000 |   2.362 |    7.780 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.385
+ Time Given                   -3.962
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.827
- Arrival Time                  3.368
= Slack Time                   -5.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -4.096 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -3.809 | 
     | \tx_core/axi_master /U370                          | A v -> Y v         | OR2X2   | 0.119 | 0.100 |   1.487 |   -3.709 | 
     | \tx_core/axi_master /U371                          | A v -> Y ^         | INVX1   | 0.016 | 0.042 |   1.529 |   -3.667 | 
     | \tx_core/axi_master /U672                          | A ^ -> Y v         | INVX1   | 0.111 | 0.086 |   1.614 |   -3.581 | 
     | \tx_core/axi_master /U356                          | B v -> Y v         | OR2X2   | 0.095 | 0.127 |   1.742 |   -3.454 | 
     | \tx_core/axi_master /U357                          | A v -> Y ^         | INVX1   | 0.677 | 0.449 |   2.190 |   -3.006 | 
     | \tx_core/axi_master /U258                          | A ^ -> Y v         | INVX2   | 0.304 | 0.111 |   2.301 |   -2.895 | 
     | \tx_core/axi_master /U510                          | A v -> Y ^         | INVX8   | 0.475 | 0.186 |   2.487 |   -2.709 | 
     | \tx_core/axi_master /U16                           | A ^ -> Y v         | INVX1   | 0.285 | 0.335 |   2.822 |   -2.374 | 
     | \tx_core/axi_master /U551                          | A v -> Y v         | OR2X1   | 0.010 | 0.054 |   2.876 |   -2.320 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^         | INVX1   | 0.046 | 0.045 |   2.922 |   -2.274 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v         | NAND3X1 | 0.017 | 0.021 |   2.943 |   -2.253 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v         | BUFX2   | 0.020 | 0.047 |   2.990 |   -2.206 | 
     | \tx_core/axi_master /U536                          | B v -> Y v         | AND2X1  | 0.027 | 0.053 |   3.042 |   -2.153 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^         | INVX1   | 0.034 | 0.042 |   3.084 |   -2.111 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^         | AND2X1  | 0.053 | 0.056 |   3.140 |   -2.056 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v         | INVX1   | 0.180 | 0.139 |   3.279 |   -1.917 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v         | OR2X1   | 0.011 | 0.078 |   3.357 |   -1.839 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^         | INVX1   | 0.478 | 0.011 |   3.368 |   -1.828 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^                | LATCH   | 0.478 | 0.000 |   3.368 |   -1.827 | 
     | ta_mem_reg[1] /latch                               |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.921 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    7.004 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    7.117 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    7.269 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.248 | 0.212 |   2.285 |    7.481 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.132 | 0.100 |   2.385 |    7.581 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.132 | 0.000 |   2.385 |    7.581 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                                 
(^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.365
+ Time Given                   -3.992
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.877
- Arrival Time                  3.051
= Slack Time                   -4.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -4.067 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -3.802 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -3.467 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -3.354 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -3.270 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -3.186 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -3.042 | 
     | \tx_core/axi_master /U507                          | A ^ -> Y ^            | OR2X1   | 0.033 | 0.060 |   1.946 |   -2.982 | 
     | \tx_core/axi_master /U1051                         | A ^ -> Y v            | INVX1   | 0.023 | 0.031 |   1.977 |   -2.951 | 
     | \tx_core/axi_master /U550                          | A v -> Y v            | AND2X1  | 0.020 | 0.037 |   2.014 |   -2.914 | 
     | \tx_core/axi_master /U1080                         | A v -> Y ^            | INVX1   | 0.478 | 0.013 |   2.027 |   -2.901 | 
     | \tx_core/axi_master /U1136                         | C ^ -> Y v            | NOR3X1  | 0.205 | 0.215 |   2.242 |   -2.686 | 
     | \tx_core/axi_master /U260                          | B v -> Y v            | OR2X2   | 0.157 | 0.160 |   2.403 |   -2.525 | 
     | \tx_core/axi_master /U2240                         | A v -> Y ^            | INVX1   | 0.027 | 0.090 |   2.493 |   -2.435 | 
     | \tx_core/axi_master /U525                          | B ^ -> Y ^            | AND2X1  | 0.087 | 0.078 |   2.570 |   -2.358 | 
     | \tx_core/axi_master /U3296                         | C ^ -> Y v            | OAI21X1 | 0.038 | 0.049 |   2.620 |   -2.308 | 
     | \tx_core/axi_master /U521                          | B v -> Y v            | AND2X2  | 0.235 | 0.137 |   2.756 |   -2.172 | 
     | \tx_core/axi_master /U1734                         | A v -> Y ^            | INVX1   | 0.055 | 0.147 |   2.903 |   -2.025 | 
     | \tx_core/axi_master /U518                          | B ^ -> Y ^            | AND2X1  | 0.043 | 0.049 |   2.953 |   -1.975 | 
     | \tx_core/axi_master /U1180                         | A ^ -> Y v            | INVX1   | 0.016 | 0.030 |   2.982 |   -1.946 | 
     | \tx_core/axi_master /U1166                         | B v -> Y v            | OR2X1   | 0.022 | 0.055 |   3.037 |   -1.891 | 
     | \tx_core/axi_master /U1167                         | A v -> Y ^            | INVX1   | 0.478 | 0.014 |   3.051 |   -1.877 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D ^                   | LATCH   | 0.478 | 0.000 |   3.051 |   -1.877 | 
     | ta_mem_reg[1] /latch                               |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    6.653 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    6.736 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    6.849 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    7.001 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y v   | INVX8 | 0.270 | 0.185 |   2.259 |    7.187 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.141 | 0.106 |   2.365 |    7.293 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^        | LATCH | 0.141 | 0.000 |   2.365 |    7.293 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.331
+ Time Given                   -1.515
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 0.566
- Arrival Time                  4.728
= Slack Time                   -4.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |                                                    |                    |         |       |        |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+--------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |        |   1.100 |   -3.063 | 
     | \tx_core/axi_master /U746                          | A ^ -> Y ^         | BUFX2   | 0.052 |  0.179 |   1.279 |   -2.883 | 
     | \tx_core/axi_master /U677                          | A ^ -> Y v         | INVX1   | 0.012 |  0.029 |   1.308 |   -2.854 | 
     | \tx_core/axi_master /U718                          | A v -> Y v         | AND2X2  | 0.379 |  0.166 |   1.475 |   -2.688 | 
     | \tx_core/axi_master /U1122                         | A v -> Y ^         | INVX1   | 0.565 |  0.452 |   1.927 |   -2.235 | 
     | \tx_core/axi_master /U273                          | B ^ -> Y ^         | OR2X2   | 0.168 | -0.022 |   1.905 |   -2.257 | 
     | \tx_core/axi_master /U274                          | A ^ -> Y v         | INVX1   | 0.003 |  0.060 |   1.966 |   -2.197 | 
     | \tx_core/axi_master /U390                          | A v -> Y ^         | INVX1   | 0.088 |  0.070 |   2.035 |   -2.127 | 
     | \tx_core/axi_master /U289                          | A ^ -> Y ^         | OR2X2   | 0.161 |  0.058 |   2.093 |   -2.069 | 
     | \tx_core/axi_master /U290                          | A ^ -> Y v         | INVX1   | 0.006 |  0.060 |   2.153 |   -2.009 | 
     | \tx_core/axi_master /U198                          | B v -> Y ^         | NAND2X1 | 0.961 |  0.546 |   2.700 |   -1.463 | 
     | \tx_core/axi_master /U168                          | B ^ -> Y v         | NAND2X1 | 0.368 |  0.281 |   2.980 |   -1.182 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^         | INVX2   | 0.235 |  0.176 |   3.156 |   -1.006 | 
     | \tx_core/axi_master /U878                          | A ^ -> Y v         | AOI21X1 | 0.028 |  0.078 |   3.234 |   -0.928 | 
     | \tx_core/axi_master /U195                          | B v -> Y ^         | NAND3X1 | 0.073 |  0.062 |   3.297 |   -0.866 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v         | INVX1   | 0.008 |  0.033 |   3.330 |   -0.832 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^         | INVX1   | 0.246 |  0.171 |   3.501 |   -0.661 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v         | INVX2   | 0.521 |  0.231 |   3.733 |   -0.430 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^         | NAND3X1 | 0.380 |  0.216 |   3.948 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^         | BUFX2   | 0.136 |  0.041 |   3.989 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^         | OR2X2   | 0.772 |  0.368 |   4.358 |    0.196 | 
     | \tx_core/tx_crc/crcpkt1 /U2025                     | A ^ -> Y v         | OAI21X1 | 0.236 |  0.370 |   4.727 |    0.565 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v                | LATCH   | 0.236 |  0.000 |   4.728 |    0.566 | 
     | ch                                                 |                    |         |       |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.887 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.970 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    6.083 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    6.194 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.252 | 0.199 |   2.231 |    6.393 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8 | 0.130 | 0.100 |   2.331 |    6.493 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | CLK ^        | LATCH | 0.130 | 0.000 |   2.331 |    6.493 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.607
- Setup                         1.108
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.699
- Arrival Time                  6.777
= Slack Time                   -4.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.978 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.691 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.591 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.521 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.487 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.417 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.349 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.322 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.177 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.959 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.880 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.480 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.344 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.808 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.627 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.530 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.220 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.014 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.268 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.079 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.372 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.513 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.620 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.777 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.994 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.343 | 
     | \tx_core/tx_crc/crcpkt0 /U4172             | C ^ -> Y v         | AOI22X1  | 0.172 | 0.293 |   6.714 |    2.636 | 
     | \tx_core/tx_crc/crcpkt0 /U4173             | A v -> Y ^         | INVX1    | 0.008 | 0.062 |   6.777 |    2.699 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] | D ^                | DFFPOSX1 | 0.008 | 0.000 |   6.777 |    2.699 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.078 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.129 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.277 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.328 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.520 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.590 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.626 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.682 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.091 | 0.003 |   0.607 |    4.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.608
- Setup                         1.088
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.719
- Arrival Time                  6.793
= Slack Time                   -4.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.974 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.687 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.587 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.517 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.483 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.413 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.345 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.317 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.173 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.954 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.876 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.476 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.339 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.804 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.622 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.018 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.272 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.084 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.376 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.517 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.624 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.781 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.998 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.347 | 
     | \tx_core/tx_crc/crcpkt0 /U3440            | C ^ -> Y v         | AOI22X1  | 0.167 | 0.307 |   6.727 |    2.654 | 
     | \tx_core/tx_crc/crcpkt0 /U3441            | A v -> Y ^         | INVX1    | 0.014 | 0.065 |   6.793 |    2.719 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] | D ^                | DFFPOSX1 | 0.014 | 0.000 |   6.793 |    2.719 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.073 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.124 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.273 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.323 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.516 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.586 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.622 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.678 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.091 | 0.003 |   0.608 |    4.681 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.612
- Setup                         1.116
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.696
- Arrival Time                  6.754
= Slack Time                   -4.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.958 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.671 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.571 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.501 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.468 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.397 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.329 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.302 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.158 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.939 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.861 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.461 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.324 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.607 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.510 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.200 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.288 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.099 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.391 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.640 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.797 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.014 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.363 | 
     | \tx_core/tx_crc/crcpkt0 /U2370            | C ^ -> Y v         | AOI22X1  | 0.246 | 0.247 |   6.667 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2371            | A v -> Y ^         | INVX1    | 0.018 | 0.086 |   6.754 |    2.696 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] | D ^                | DFFPOSX1 | 0.018 | 0.000 |   6.754 |    2.696 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.058 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.109 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.257 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.308 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.501 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.570 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.607 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.662 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.612
- Setup                         1.159
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.653
- Arrival Time                  6.695
= Slack Time                   -4.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.942 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.655 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.555 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.485 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.452 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.381 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.313 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.286 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.141 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.923 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.845 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.444 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.308 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.773 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.591 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.494 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.184 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.050 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.304 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.115 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.549 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.813 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.379 | 
     | \tx_core/tx_crc/crcpkt0 /U4000             | C ^ -> Y v         | AOI22X1  | 0.160 | 0.214 |   6.635 |    2.593 | 
     | \tx_core/tx_crc/crcpkt0 /U4001             | A v -> Y ^         | INVX1    | 0.009 | 0.060 |   6.695 |    2.653 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] | D ^                | DFFPOSX1 | 0.009 | 0.000 |   6.695 |    2.653 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.042 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.093 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.241 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.292 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.484 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.554 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.590 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.646 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.136
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.617
- Arrival Time                  7.652
= Slack Time                   -4.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.936 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.649 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.465 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.408 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -2.343 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.063 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.829 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.638 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.506 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.317 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.212 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.181 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.082 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.857 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.552 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.424 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.249 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.116 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.734 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.057 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.203 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.331 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.637 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    1.991 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.568 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.417 | 
     | \tx_core/tx_crc/crcpkt1 /U5128              | B ^ -> Y v         | OAI21X1 | 0.257 | 0.198 |   7.651 |    3.616 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] | D v                | DFFSR   | 0.257 | 0.001 |   7.652 |    3.617 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.087 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.235 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.285 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.459 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.511 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.551 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.585 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.588 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.373
+ Time Given                   -1.037
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.086
- Arrival Time                  5.110
= Slack Time                   -4.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -3.164 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -2.898 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -2.563 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -2.451 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -2.367 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -2.283 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -2.138 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -2.046 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -1.690 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -1.511 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -0.919 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -0.605 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -0.422 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |   -0.304 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |   -0.093 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |    0.009 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |    0.161 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |    0.291 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |    0.323 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |    0.520 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |    0.665 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |    0.928 | 
     | \tx_core/tx_crc/crcpkt0 /U242                      | B v -> Y v            | AND2X1  | 0.208 | 0.156 |   5.109 |    1.084 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v                   | LATCH   | 0.208 | 0.002 |   5.110 |    1.086 | 
     | ch                                                 |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.749 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.833 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.946 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    6.098 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.224 | 0.208 |   2.281 |    6.305 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8 | 0.113 | 0.092 |   2.373 |    6.397 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | CLK ^        | LATCH | 0.113 | 0.000 |   2.373 |    6.397 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.622
- Arrival Time                  7.645
= Slack Time                   -4.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.923 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.636 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.453 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.395 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.331 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.050 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.817 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.626 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.494 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.304 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.200 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.070 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.844 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.540 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.412 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.236 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.128 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.747 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.069 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.215 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.343 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.649 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.004 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.580 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.430 | 
     | \tx_core/tx_crc/crcpkt1 /U5122              | B ^ -> Y v         | OAI21X1 | 0.243 | 0.192 |   7.645 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] | D v                | DFFSR   | 0.243 | 0.001 |   7.645 |    3.622 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.023 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.074 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.223 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.273 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.447 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.499 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.539 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.573 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.576 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.555
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.624
- Arrival Time                  7.643
= Slack Time                   -4.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.920 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.633 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.449 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.392 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.327 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.046 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.813 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.622 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.490 | 
     | \tx_core/axi_master /U2909                 | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.301 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.196 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.066 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.840 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.536 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.408 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.233 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.132 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.751 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.219 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.347 | 
     | \tx_core/tx_crc/crcpkt1 /U49               | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.653 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808     | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.007 | 
     | \tx_core/tx_crc/crcpkt1 /U57               | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.584 | 
     | \tx_core/tx_crc/crcpkt1 /U1699             | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.434 | 
     | \tx_core/tx_crc/crcpkt1 /U5086             | B ^ -> Y v         | OAI21X1 | 0.241 | 0.190 |   7.643 |    3.623 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] | D v                | DFFSR   | 0.241 | 0.001 |   7.643 |    3.624 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.019 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.070 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.219 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.269 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.443 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.495 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.535 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.054 | 0.036 |   0.551 |    4.570 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]         | CLK ^        | DFFSR  | 0.055 | 0.004 |   0.555 |    4.574 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.623
- Arrival Time                  7.641
= Slack Time                   -4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.919 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.632 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.448 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.391 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.326 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.045 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.812 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.621 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.489 | 
     | \tx_core/axi_master /U2909                 | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.300 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.164 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.065 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.839 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.535 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.407 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.232 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.133 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.752 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.074 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.220 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.348 | 
     | \tx_core/tx_crc/crcpkt1 /U49               | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.654 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808     | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.008 | 
     | \tx_core/tx_crc/crcpkt1 /U57               | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1699             | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U5082             | B ^ -> Y v         | OAI21X1 | 0.241 | 0.187 |   7.640 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6] | D v                | DFFSR   | 0.241 | 0.001 |   7.641 |    3.623 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.018 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.069 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.218 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.268 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.442 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.494 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.534 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.568 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[6]         | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.571 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.557
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.625
- Arrival Time                  7.643
= Slack Time                   -4.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.918 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.631 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.448 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.390 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.326 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.045 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.811 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.621 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.488 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.299 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.194 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.163 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.064 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.839 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.535 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.407 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.231 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.133 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.752 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.075 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.221 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.348 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.654 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.009 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.435 | 
     | \tx_core/tx_crc/crcpkt1 /U5104              | B ^ -> Y v         | OAI21X1 | 0.241 | 0.190 |   7.643 |    3.625 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] | D v                | DFFSR   | 0.241 | 0.001 |   7.643 |    3.625 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.018 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.069 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.217 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.268 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.442 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.494 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.533 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.054 | 0.036 |   0.551 |    4.569 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]        | CLK ^        | DFFSR  | 0.056 | 0.006 |   0.557 |    4.575 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.559
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.630
- Arrival Time                  7.639
= Slack Time                   -4.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.909 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.622 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.438 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.381 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.316 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.036 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.802 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.611 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.479 | 
     | \tx_core/axi_master /U2909                 | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.290 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.185 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.154 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.055 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.830 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.397 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.222 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.143 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.761 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.084 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.230 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.358 | 
     | \tx_core/tx_crc/crcpkt1 /U49               | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.664 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808     | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.018 | 
     | \tx_core/tx_crc/crcpkt1 /U57               | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.594 | 
     | \tx_core/tx_crc/crcpkt1 /U1699             | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.444 | 
     | \tx_core/tx_crc/crcpkt1 /U5078             | A ^ -> Y v         | OAI21X1 | 0.230 | 0.185 |   7.638 |    3.630 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] | D v                | DFFSR   | 0.230 | 0.000 |   7.639 |    3.630 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.009 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.060 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.208 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.259 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.432 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.484 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.524 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.564 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4]         | CLK ^        | DFFSR  | 0.065 | 0.004 |   0.560 |    4.568 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.565
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  7.638
= Slack Time                   -4.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.904 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.617 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.433 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.376 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.311 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.030 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.797 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.606 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.474 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.285 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.180 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.149 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.050 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.520 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.217 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.148 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.767 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.089 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.235 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.363 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.024 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U5112              | B ^ -> Y v         | OAI21X1 | 0.235 | 0.184 |   7.637 |    3.634 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21] | D v                | DFFSR   | 0.235 | 0.000 |   7.638 |    3.634 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.054 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.203 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.253 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.427 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.479 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.519 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.558 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[21]        | CLK ^        | DFFSR  | 0.068 | 0.010 |   0.565 |    4.569 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.125
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.627
- Arrival Time                  7.630
= Slack Time                   -4.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.903 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.616 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.433 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.375 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.311 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.030 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.796 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.606 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.474 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.284 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.179 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.148 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.049 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.520 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.148 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.767 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.090 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.236 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.363 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.024 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.450 | 
     | \tx_core/tx_crc/crcpkt1 /U5120              | B ^ -> Y v         | OAI21X1 | 0.228 | 0.177 |   7.630 |    3.627 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] | D v                | DFFSR   | 0.228 | 0.000 |   7.630 |    3.627 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.054 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.202 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.253 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.427 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.479 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.518 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.553 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.556 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.565
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  7.636
= Slack Time                   -4.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.902 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.615 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.432 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.374 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.309 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.029 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.795 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.605 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.472 | 
     | \tx_core/axi_master /U2909                 | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.283 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.178 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.048 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.823 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.518 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.391 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.215 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.149 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.768 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.091 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.365 | 
     | \tx_core/tx_crc/crcpkt1 /U49               | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.671 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808     | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /U57               | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.601 | 
     | \tx_core/tx_crc/crcpkt1 /U1699             | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.451 | 
     | \tx_core/tx_crc/crcpkt1 /U5072             | B ^ -> Y v         | OAI21X1 | 0.232 | 0.182 |   7.635 |    3.634 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1] | D v                | DFFSR   | 0.232 | 0.000 |   7.636 |    3.634 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.053 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.201 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.252 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.426 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.478 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.517 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.559 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[1]         | CLK ^        | DFFSR  | 0.076 | 0.008 |   0.565 |    4.567 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.559
- Setup                         0.129
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.630
- Arrival Time                  7.631
= Slack Time                   -4.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.901 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.614 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.431 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.373 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.309 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.028 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.794 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.604 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.471 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.282 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.177 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.146 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.047 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.822 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.517 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.390 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.150 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.769 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.092 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.238 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.365 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.671 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.026 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.602 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.452 | 
     | \tx_core/tx_crc/crcpkt1 /U5106              | B ^ -> Y v         | OAI21X1 | 0.228 | 0.178 |   7.631 |    3.630 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18] | D v                | DFFSR   | 0.228 | 0.000 |   7.631 |    3.630 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    4.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.052 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.200 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.251 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.425 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.477 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.516 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.556 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18]        | CLK ^        | DFFSR  | 0.065 | 0.004 |   0.559 |    4.560 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.612
- Setup                         1.042
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  6.770
= Slack Time                   -4.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.901 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.614 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.514 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.444 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.410 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.340 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.272 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.244 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.100 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.881 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.803 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.403 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.266 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.731 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.549 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.452 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.092 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.346 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.157 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.449 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.590 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.697 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.855 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.072 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.420 | 
     | \tx_core/tx_crc/crcpkt0 /U4067             | C ^ -> Y v         | AOI22X1  | 0.294 | 0.249 |   6.670 |    2.669 | 
     | \tx_core/tx_crc/crcpkt0 /U4068             | A v -> Y ^         | INVX1    | 0.034 | 0.100 |   6.770 |    2.769 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] | D ^                | DFFPOSX1 | 0.034 | 0.000 |   6.770 |    2.769 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    4.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.051 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.200 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.250 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.443 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.512 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.549 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.604 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.093 | 0.007 |   0.612 |    4.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.124
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.629
- Arrival Time                  7.627
= Slack Time                   -3.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.898 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.611 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.428 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.370 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.305 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.025 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.791 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.601 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.468 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.044 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.819 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.514 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.153 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.772 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.241 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.368 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.674 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.605 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U5092              | B ^ -> Y v         | OAI21X1 | 0.223 | 0.174 |   7.627 |    3.629 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] | D v                | DFFSR   | 0.223 | 0.000 |   7.627 |    3.629 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.998 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.049 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.197 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.248 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.422 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.474 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.513 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.548 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.551 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.553
- Setup                         0.124
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  7.626
= Slack Time                   -3.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.898 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.611 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.428 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.370 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -2.305 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.025 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.791 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.601 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.468 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.044 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.819 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.514 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.153 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.772 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.241 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.369 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.675 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.029 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.605 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U5102              | B ^ -> Y v         | OAI21X1 | 0.224 | 0.173 |   7.626 |    3.628 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16] | D v                | DFFSR   | 0.224 | 0.000 |   7.626 |    3.628 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.998 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.049 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.197 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.248 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.422 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.474 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.513 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.029 | 0.035 |   0.550 |    4.548 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[16]        | CLK ^        | DFFSR  | 0.029 | 0.003 |   0.553 |    4.551 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.570
- Setup                         0.131
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.639
- Arrival Time                  7.632
= Slack Time                   -3.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.892 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.605 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.422 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.364 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.300 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.019 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.785 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.595 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.463 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.273 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.137 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.039 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.813 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.509 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.205 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.159 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.100 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.246 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.680 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.035 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.611 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.461 | 
     | \tx_core/tx_crc/crcpkt1 /U5108              | B ^ -> Y v         | OAI21X1 | 0.227 | 0.178 |   7.631 |    3.639 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] | D v                | DFFSR   | 0.227 | 0.000 |   7.632 |    3.639 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.043 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.191 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.242 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.416 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.468 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.507 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.549 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]        | CLK ^        | DFFSR  | 0.079 | 0.013 |   0.570 |    4.562 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.565
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.635
- Arrival Time                  7.627
= Slack Time                   -3.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.892 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.605 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.422 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.364 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -2.299 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.019 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.785 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.595 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.462 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.273 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.168 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.137 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.038 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.813 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.508 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.205 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.159 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.778 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.101 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.247 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.680 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.035 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.611 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.461 | 
     | \tx_core/tx_crc/crcpkt1 /U5116              | B ^ -> Y v         | OAI21X1 | 0.224 | 0.174 |   7.627 |    3.635 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23] | D v                | DFFSR   | 0.224 | 0.000 |   7.627 |    3.635 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.043 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.191 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.242 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.416 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.468 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.507 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.549 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[23]        | CLK ^        | DFFSR  | 0.077 | 0.008 |   0.565 |    4.557 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.570
- Setup                         0.130
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  7.628
= Slack Time                   -3.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.889 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.602 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.418 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.361 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.296 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.016 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.782 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.591 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.459 | 
     | \tx_core/axi_master /U2909                 | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.270 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.165 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.134 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.035 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.810 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.505 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.377 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.202 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.163 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.781 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.104 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.250 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.378 | 
     | \tx_core/tx_crc/crcpkt1 /U49               | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.684 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808     | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.038 | 
     | \tx_core/tx_crc/crcpkt1 /U57               | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.614 | 
     | \tx_core/tx_crc/crcpkt1 /U1699             | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    3.464 | 
     | \tx_core/tx_crc/crcpkt1 /U5070             | B ^ -> Y v         | OAI21X1 | 0.223 | 0.175 |   7.628 |    3.639 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0] | D v                | DFFSR   | 0.223 | 0.000 |   7.628 |    3.640 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    4.040 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    4.188 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    4.239 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.412 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.464 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.504 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.546 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0]         | CLK ^        | DFFSR  | 0.078 | 0.013 |   0.570 |    4.558 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.416
+ Time Given                   -0.771
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.394
- Arrival Time                  5.358
= Slack Time                   -3.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.864 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.577 | 
     | \tx_core/axi_master /U370                          | A v -> Y v         | OR2X2   | 0.119 | 0.100 |   1.487 |   -2.477 | 
     | \tx_core/axi_master /U372                          | A v -> Y ^         | INVX1   | 0.040 | 0.070 |   1.557 |   -2.407 | 
     | \tx_core/axi_master /U122                          | B ^ -> Y v         | NAND2X1 | 0.036 | 0.034 |   1.590 |   -2.374 | 
     | \tx_core/axi_master /U562                          | A v -> Y ^         | INVX1   | 0.074 | 0.070 |   1.661 |   -2.303 | 
     | \tx_core/axi_master /U182                          | B ^ -> Y ^         | OR2X2   | 0.038 | 0.068 |   1.729 |   -2.235 | 
     | \tx_core/axi_master /U74                           | A ^ -> Y v         | INVX1   | 0.015 | 0.027 |   1.756 |   -2.208 | 
     | \tx_core/axi_master /U75                           | A v -> Y v         | AND2X2  | 0.329 | 0.144 |   1.900 |   -2.064 | 
     | \tx_core/axi_master /U385                          | A v -> Y ^         | INVX4   | 0.207 | 0.219 |   2.119 |   -1.845 | 
     | \tx_core/axi_master /U384                          | A ^ -> Y v         | INVX4   | 0.425 | 0.157 |   2.276 |   -1.688 | 
     | \tx_core/axi_master /U2941                         | S v -> Y ^         | MUX2X1  | 0.210 | 0.355 |   2.631 |   -1.333 | 
     | \tx_core/axi_master /U527                          | A ^ -> Y v         | INVX2   | 0.768 | 0.230 |   2.861 |   -1.103 | 
     | \tx_core/tx_crc/crcpkt0 /U2030                     | B v -> Y ^         | NAND3X1 | 0.510 | 0.654 |   3.515 |   -0.449 | 
     | \tx_core/tx_crc/crcpkt0 /U2033                     | A ^ -> Y v         | INVX1   | 0.132 | 0.165 |   3.680 |   -0.283 | 
     | \tx_core/tx_crc/crcpkt0 /U778                      | A v -> Y ^         | INVX1   | 0.069 | 0.092 |   3.773 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt0 /U249                      | A ^ -> Y ^         | OR2X1   | 0.043 | 0.057 |   3.829 |   -0.135 | 
     | \tx_core/tx_crc/crcpkt0 /U246                      | B ^ -> Y ^         | OR2X1   | 0.128 | 0.123 |   3.953 |   -0.011 | 
     | \tx_core/tx_crc/crcpkt0 /U2036                     | B ^ -> Y ^         | OR2X2   | 0.956 | 0.414 |   4.367 |    0.403 | 
     | \tx_core/tx_crc/crcpkt0 /U3                        | A ^ -> Y v         | INVX2   | 0.843 | 0.823 |   5.190 |    1.226 | 
     | \tx_core/tx_crc/crcpkt0 /U5083                     | A v -> Y v         | AND2X1  | 0.191 | 0.168 |   5.358 |    1.394 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v                | LATCH   | 0.191 | 0.000 |   5.358 |    1.394 | 
     | ch                                                 |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.689 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.772 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.885 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    6.037 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.253 | 0.237 |   2.310 |    6.274 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8 | 0.135 | 0.106 |   2.416 |    6.380 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^        | LATCH | 0.135 | 0.000 |   2.416 |    6.380 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.612
- Setup                         1.073
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.740
- Arrival Time                  6.702
= Slack Time                   -3.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.863 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.576 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.476 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.406 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.372 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.302 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.234 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.206 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.062 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.843 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.765 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.365 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.228 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.693 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.511 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.414 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.105 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.130 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.195 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.487 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.628 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.735 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.892 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.109 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U3659             | C ^ -> Y v         | AOI22X1  | 0.158 | 0.209 |   6.630 |    2.667 | 
     | \tx_core/tx_crc/crcpkt0 /U3660             | A v -> Y ^         | INVX1    | 0.028 | 0.072 |   6.702 |    2.739 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] | D ^                | DFFPOSX1 | 0.028 | 0.000 |   6.702 |    2.740 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.962 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    4.013 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.162 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.212 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.405 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.475 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.511 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.567 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.093 | 0.008 |   0.612 |    4.575 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.610
- Setup                         0.951
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.859
- Arrival Time                  6.799
= Slack Time                   -3.940
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.840 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.553 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.453 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.383 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.349 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.279 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.211 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.184 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.039 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.821 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.742 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.342 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.206 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.670 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.489 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.392 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.082 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.152 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.406 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.510 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.651 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.758 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.915 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.132 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.481 | 
     | \tx_core/tx_crc/crcpkt0 /U3031            | C ^ -> Y v         | AOI22X1  | 0.319 | 0.264 |   6.684 |    2.745 | 
     | \tx_core/tx_crc/crcpkt0 /U3032            | A v -> Y ^         | INVX1    | 0.053 | 0.114 |   6.799 |    2.859 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] | D ^                | DFFPOSX1 | 0.053 | 0.000 |   6.799 |    2.859 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.940 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.991 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.139 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.190 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.382 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.452 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.488 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.544 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.093 | 0.006 |   0.610 |    4.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.329
+ Time Given                   -0.931
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.148
- Arrival Time                  5.017
= Slack Time                   -3.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |                                                    |                    |         |       |        |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+--------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |        |   1.100 |   -2.769 | 
     | \tx_core/axi_master /U746                          | A ^ -> Y ^         | BUFX2   | 0.052 |  0.179 |   1.279 |   -2.590 | 
     | \tx_core/axi_master /U677                          | A ^ -> Y v         | INVX1   | 0.012 |  0.029 |   1.308 |   -2.561 | 
     | \tx_core/axi_master /U718                          | A v -> Y v         | AND2X2  | 0.379 |  0.166 |   1.475 |   -2.394 | 
     | \tx_core/axi_master /U1122                         | A v -> Y ^         | INVX1   | 0.565 |  0.452 |   1.927 |   -1.942 | 
     | \tx_core/axi_master /U273                          | B ^ -> Y ^         | OR2X2   | 0.168 | -0.022 |   1.905 |   -1.964 | 
     | \tx_core/axi_master /U274                          | A ^ -> Y v         | INVX1   | 0.003 |  0.060 |   1.965 |   -1.904 | 
     | \tx_core/axi_master /U390                          | A v -> Y ^         | INVX1   | 0.088 |  0.070 |   2.035 |   -1.834 | 
     | \tx_core/axi_master /U289                          | A ^ -> Y ^         | OR2X2   | 0.161 |  0.058 |   2.093 |   -1.776 | 
     | \tx_core/axi_master /U290                          | A ^ -> Y v         | INVX1   | 0.006 |  0.060 |   2.153 |   -1.716 | 
     | \tx_core/axi_master /U198                          | B v -> Y ^         | NAND2X1 | 0.961 |  0.546 |   2.700 |   -1.170 | 
     | \tx_core/axi_master /U168                          | B ^ -> Y v         | NAND2X1 | 0.368 |  0.281 |   2.980 |   -0.889 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^         | INVX2   | 0.235 |  0.176 |   3.156 |   -0.713 | 
     | \tx_core/axi_master /U878                          | A ^ -> Y v         | AOI21X1 | 0.028 |  0.078 |   3.234 |   -0.635 | 
     | \tx_core/axi_master /U195                          | B v -> Y ^         | NAND3X1 | 0.073 |  0.062 |   3.297 |   -0.573 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v         | INVX1   | 0.008 |  0.033 |   3.330 |   -0.539 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^         | INVX1   | 0.246 |  0.171 |   3.501 |   -0.368 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v         | INVX2   | 0.521 |  0.231 |   3.733 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^         | NAND3X1 | 0.380 |  0.216 |   3.948 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^         | BUFX2   | 0.136 |  0.041 |   3.989 |    0.120 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^         | OR2X2   | 0.772 |  0.368 |   4.358 |    0.489 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v         | INVX2   | 0.583 |  0.479 |   4.836 |    0.967 | 
     | \tx_core/tx_crc/crcpkt1 /U229                      | B v -> Y v         | AND2X1  | 0.201 |  0.178 |   5.015 |    1.146 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | D v                | LATCH   | 0.201 |  0.002 |   5.017 |    1.148 | 
     | ch                                                 |                    |         |       |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.594 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.677 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.790 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    5.901 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.252 | 0.199 |   2.231 |    6.100 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8 | 0.130 | 0.098 |   2.329 |    6.198 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | CLK ^        | LATCH | 0.130 | 0.000 |   2.329 |    6.198 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.607
- Setup                         0.815
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.993
- Arrival Time                  6.836
= Slack Time                   -3.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.744 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.457 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.357 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.287 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.253 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.183 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.115 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.088 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.943 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.725 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.646 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.246 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.110 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.574 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.393 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.296 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.014 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.248 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.502 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.313 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.854 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.011 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.228 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.577 | 
     | \tx_core/tx_crc/crcpkt0 /U4378             | C ^ -> Y v         | AOI22X1  | 0.260 | 0.319 |   6.740 |    2.896 | 
     | \tx_core/tx_crc/crcpkt0 /U4379             | A v -> Y ^         | INVX1    | 0.032 | 0.097 |   6.836 |    2.992 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] | D ^                | DFFPOSX1 | 0.032 | 0.000 |   6.836 |    2.993 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.844 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.895 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    4.043 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.094 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.286 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.356 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.392 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.441 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.085 | 0.010 |   0.607 |    4.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.604
- Setup                         0.810
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.994
- Arrival Time                  6.789
= Slack Time                   -3.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.696 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.409 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.309 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.239 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.205 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.135 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.067 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.039 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.895 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.676 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.598 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.198 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.061 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.526 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.247 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.062 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.296 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.550 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.362 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.654 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.795 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.902 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.059 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.276 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.625 | 
     | \tx_core/tx_crc/crcpkt0 /U2591            | C ^ -> Y v         | AOI22X1  | 0.169 | 0.302 |   6.723 |    2.927 | 
     | \tx_core/tx_crc/crcpkt0 /U2592            | A v -> Y ^         | INVX1    | 0.016 | 0.067 |   6.789 |    2.994 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | D ^                | DFFPOSX1 | 0.016 | 0.000 |   6.789 |    2.994 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.795 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.846 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.995 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.045 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.238 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.308 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.344 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.393 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.083 | 0.007 |   0.604 |    4.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.606
- Setup                         0.669
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.138
- Arrival Time                  6.902
= Slack Time                   -3.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.664 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.377 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.277 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.208 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.174 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.103 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.036 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.008 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.864 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.645 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.567 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.167 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.030 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.495 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.313 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.094 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.328 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.582 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.685 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.826 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.934 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.091 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.308 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.657 | 
     | \tx_core/tx_crc/crcpkt0 /U232             | A ^ -> Y ^         | AND2X1   | 0.039 | 0.417 |   6.838 |    3.074 | 
     | \tx_core/tx_crc/crcpkt0 /U566             | A ^ -> Y v         | INVX1    | 0.018 | 0.029 |   6.867 |    3.103 | 
     | \tx_core/tx_crc/crcpkt0 /U2925            | C v -> Y ^         | OAI21X1  | 0.073 | 0.034 |   6.902 |    3.137 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] | D ^                | DFFPOSX1 | 0.073 | 0.000 |   6.902 |    3.138 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.764 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.815 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.963 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    4.014 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.443 |    4.207 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.276 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.313 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.362 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.084 | 0.009 |   0.606 |    4.371 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.603
- Setup                         0.651
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.152
- Arrival Time                  6.894
= Slack Time                   -3.742
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.642 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.355 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.255 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.186 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.152 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.081 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.014 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -1.986 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.842 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.623 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.545 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.145 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.008 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.473 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.291 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.194 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.116 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.350 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.604 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.415 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.707 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.848 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.956 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.113 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.330 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.679 | 
     | \tx_core/tx_crc/crcpkt0 /U221              | A ^ -> Y ^         | AND2X1   | 0.036 | 0.418 |   6.839 |    3.097 | 
     | \tx_core/tx_crc/crcpkt0 /U767              | A ^ -> Y v         | INVX1    | 0.014 | 0.025 |   6.864 |    3.122 | 
     | \tx_core/tx_crc/crcpkt0 /U3721             | C v -> Y ^         | OAI21X1  | 0.068 | 0.030 |   6.894 |    3.152 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] | D ^                | DFFPOSX1 | 0.068 | 0.000 |   6.894 |    3.152 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.742 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.793 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.941 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    3.992 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.185 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.254 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.291 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.340 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.083 | 0.006 |   0.603 |    4.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.607
- Setup                         0.637
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.170
- Arrival Time                  6.887
= Slack Time                   -3.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.618 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.331 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.231 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.161 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.127 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.057 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -1.989 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -1.961 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.817 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.598 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.520 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.120 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -0.983 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.448 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.266 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.169 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.141 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.375 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.629 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.440 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.873 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.980 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.138 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.355 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.703 | 
     | \tx_core/tx_crc/crcpkt0 /U223             | A ^ -> Y ^         | AND2X1   | 0.041 | 0.417 |   6.837 |    3.120 | 
     | \tx_core/tx_crc/crcpkt0 /U765             | A ^ -> Y v         | INVX1    | 0.014 | 0.027 |   6.864 |    3.147 | 
     | \tx_core/tx_crc/crcpkt0 /U2777            | C v -> Y ^         | OAI21X1  | 0.085 | 0.023 |   6.887 |    3.170 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] | D ^                | DFFPOSX1 | 0.085 | 0.000 |   6.887 |    3.170 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.717 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.768 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.917 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    3.967 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.160 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.229 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.266 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.315 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.085 | 0.009 |   0.607 |    4.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data48_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.371
+ Time Given                   -0.734
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.388
- Arrival Time                  5.100
= Slack Time                   -3.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -2.852 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -2.586 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.462 |   -2.251 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -2.139 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -2.055 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -1.971 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -1.826 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -1.734 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -1.378 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -1.199 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -0.607 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -0.293 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -0.110 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |    0.008 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |    0.219 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |    0.321 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |    0.473 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |    0.602 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |    0.634 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |    0.832 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |    0.977 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |    1.240 | 
     | \tx_core/tx_crc/crcpkt0 /U240                      | B v -> Y v            | AND2X1  | 0.307 | 0.147 |   5.099 |    1.387 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D v                   | LATCH   | 0.307 | 0.001 |   5.100 |    1.388 | 
     | ch                                                 |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.437 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.521 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.634 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    5.786 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.224 | 0.208 |   2.281 |    5.993 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8 | 0.113 | 0.090 |   2.371 |    6.084 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | CLK ^        | LATCH | 0.113 | 0.000 |   2.371 |    6.084 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.606
- Setup                         0.615
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.191
- Arrival Time                  6.893
= Slack Time                   -3.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.603 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.316 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.216 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -2.146 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -2.112 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -2.042 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -1.974 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -1.946 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.802 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.583 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.505 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -1.105 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -0.968 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.433 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.251 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.154 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.155 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.390 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.644 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.455 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    1.888 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    1.995 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.152 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.369 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.718 | 
     | \tx_core/tx_crc/crcpkt0 /U222              | A ^ -> Y ^         | AND2X1   | 0.041 | 0.418 |   6.838 |    3.136 | 
     | \tx_core/tx_crc/crcpkt0 /U574              | A ^ -> Y v         | INVX1    | 0.014 | 0.027 |   6.865 |    3.163 | 
     | \tx_core/tx_crc/crcpkt0 /U4566             | C v -> Y ^         | OAI21X1  | 0.089 | 0.028 |   6.893 |    3.191 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] | D ^                | DFFPOSX1 | 0.089 | 0.000 |   6.893 |    3.191 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.702 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.753 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.902 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    3.952 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    4.145 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.215 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.251 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.082 | 0.049 |   0.597 |    4.300 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.084 | 0.009 |   0.606 |    4.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin8_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.398
+ Time Given                   -0.494
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.654
- Arrival Time                  5.329
= Slack Time                   -3.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.576 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.289 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.105 | 
     | \tx_core/axi_master /U233                          | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.048 | 
     | \tx_core/axi_master /U126                          | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -1.983 | 
     | \tx_core/axi_master /U125                          | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -1.702 | 
     | \tx_core/axi_master /U788                          | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.469 | 
     | \tx_core/axi_master /U386                          | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.278 | 
     | \tx_core/axi_master /U2908                         | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.146 | 
     | \tx_core/axi_master /U2909                         | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -0.957 | 
     | \tx_core/tx_crc/crcpkt1 /U23                       | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -0.852 | 
     | \tx_core/tx_crc/crcpkt1 /U22                       | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -0.821 | 
     | \tx_core/tx_crc/crcpkt1 /U44                       | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -0.722 | 
     | \tx_core/tx_crc/crcpkt1 /U35                       | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.496 | 
     | \tx_core/tx_crc/crcpkt1 /U36                       | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.192 | 
     | \tx_core/tx_crc/crcpkt1 /U239                      | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.064 | 
     | \tx_core/tx_crc/crcpkt1 /U467                      | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |    0.111 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545           | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.476 | 
     | \tx_core/tx_crc/crcpkt1 /U9                        | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                     | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.417 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                     | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.563 | 
     | \tx_core/tx_crc/crcpkt1 /U2005                     | A ^ -> Y v         | NOR3X1  | 0.327 | 0.090 |   5.329 |    1.653 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D v                | LATCH   | 0.327 | 0.000 |   5.329 |    1.654 | 
     | ch                                                 |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.400 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.484 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.597 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    5.707 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8 | 0.260 | 0.250 |   2.281 |    5.957 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8 | 0.134 | 0.117 |   2.398 |    6.073 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | CLK ^        | LATCH | 0.134 | 0.000 |   2.398 |    6.073 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.564
- Setup                         0.099
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.666
- Arrival Time                  7.313
= Slack Time                   -3.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.548 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.261 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -2.077 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.020 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -1.955 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -1.675 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.441 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.250 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -1.118 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -0.929 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -0.824 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -0.793 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -0.694 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.469 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.164 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.036 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |    0.139 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.504 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    1.123 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.445 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.591 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.719 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.379 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.956 | 
     | \tx_core/tx_crc/crcpkt1 /U5130              | A v -> Y ^         | AOI22X1 | 0.185 | 0.294 |   6.897 |    3.250 | 
     | \tx_core/tx_crc/crcpkt1 /U947               | A ^ -> Y ^         | BUFX2   | 0.036 | 0.049 |   6.947 |    3.299 | 
     | \tx_core/tx_crc/crcpkt1 /U795               | A ^ -> Y ^         | AND2X1  | 0.343 | 0.241 |   7.188 |    3.540 | 
     | \tx_core/tx_crc/crcpkt1 /U794               | A ^ -> Y v         | INVX1   | 0.053 | 0.125 |   7.313 |    3.666 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30] | D v                | DFFSR   | 0.053 | 0.000 |   7.313 |    3.666 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.648 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.699 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.847 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.897 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    4.071 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    4.123 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.163 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I3            | A v -> Y ^   | INVX8  | 0.064 | 0.040 |   0.555 |    4.203 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[30]        | CLK ^        | DFFSR  | 0.067 | 0.009 |   0.564 |    4.212 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.404
+ Time Given                   -0.621
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.533
- Arrival Time                  5.161
= Slack Time                   -3.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -2.767 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -2.502 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -2.166 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -2.054 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -1.970 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -1.886 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -1.741 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -1.650 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -1.293 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -1.114 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -0.522 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -0.208 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -0.026 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |    0.093 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |    0.304 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |    0.406 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |    0.558 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |    0.687 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |    0.719 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |    0.916 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |    1.062 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v            | AND2X1  | 0.317 | 0.206 |   5.158 |    1.530 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | D v                   | LATCH   | 0.317 | 0.003 |   5.161 |    1.533 | 
     | ch                                                 |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.353 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.436 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.549 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.377 | 0.152 |   2.073 |    5.701 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.253 | 0.237 |   2.310 |    5.938 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8 | 0.131 | 0.093 |   2.404 |    6.031 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | CLK ^        | LATCH | 0.131 | 0.000 |   2.404 |    6.031 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.608
- Setup                         0.484
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.324
- Arrival Time                  6.874
= Slack Time                   -3.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -2.450 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -2.163 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -2.063 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -1.993 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -1.959 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -1.889 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -1.821 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -1.794 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -1.649 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -1.431 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -1.352 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -0.952 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -0.816 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -0.280 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |    0.308 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |    0.542 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    1.607 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    1.900 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    2.041 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    2.305 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    2.522 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    2.871 | 
     | \tx_core/tx_crc/crcpkt0 /U228             | A ^ -> Y ^         | AND2X1   | 0.043 | 0.392 |   6.813 |    3.263 | 
     | \tx_core/tx_crc/crcpkt0 /U567             | A ^ -> Y v         | INVX1    | 0.025 | 0.035 |   6.848 |    3.298 | 
     | \tx_core/tx_crc/crcpkt0 /U3367            | C v -> Y ^         | OAI21X1  | 0.158 | 0.026 |   6.874 |    3.324 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] | D ^                | DFFPOSX1 | 0.158 | 0.000 |   6.874 |    3.324 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.120 |       |   0.000 |    3.550 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.097 | 0.051 |   0.051 |    3.601 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.104 | 0.148 |   0.199 |    3.749 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.114 | 0.051 |   0.250 |    3.800 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.176 | 0.192 |   0.442 |    3.992 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.043 | 0.070 |   0.512 |    4.062 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.032 | 0.036 |   0.549 |    4.098 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.090 | 0.056 |   0.604 |    4.154 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.092 | 0.004 |   0.608 |    4.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.569
- Setup                         0.104
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.665
- Arrival Time                  7.173
= Slack Time                   -3.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -2.408 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -2.121 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -1.938 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -1.880 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.692 |   -1.815 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -1.535 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -1.301 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -1.110 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -0.978 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -0.684 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -0.653 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -0.554 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -0.329 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -0.024 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |    0.104 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |    0.279 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |    0.644 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    1.262 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    1.585 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    1.731 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    1.859 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    2.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    2.519 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    3.095 | 
     | \tx_core/tx_crc/crcpkt1 /U5094              | A v -> Y ^         | AOI22X1 | 0.198 | 0.325 |   6.928 |    3.420 | 
     | \tx_core/tx_crc/crcpkt1 /U939               | A ^ -> Y ^         | BUFX2   | 0.046 | 0.051 |   6.979 |    3.471 | 
     | \tx_core/tx_crc/crcpkt1 /U779               | A ^ -> Y ^         | AND2X1  | 0.156 | 0.122 |   7.101 |    3.594 | 
     | \tx_core/tx_crc/crcpkt1 /U778               | A ^ -> Y v         | INVX1   | 0.021 | 0.071 |   7.173 |    3.665 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] | D v                | DFFSR   | 0.021 | 0.000 |   7.173 |    3.665 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |   0.000 |    3.508 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.097 | 0.051 |   0.051 |    3.559 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.104 | 0.148 |   0.199 |    3.707 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.116 | 0.051 |   0.250 |    3.758 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.160 | 0.174 |   0.424 |    3.931 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.032 | 0.052 |   0.476 |    3.983 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.033 | 0.040 |   0.515 |    4.023 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I2            | A v -> Y ^   | INVX8  | 0.073 | 0.042 |   0.557 |    4.065 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]        | CLK ^        | DFFSR  | 0.078 | 0.012 |   0.569 |    4.077 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data32_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.364
+ Time Given                   -0.538
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 1.576
- Arrival Time                  5.056
= Slack Time                   -3.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |                                                    |                    |         |       |        |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+--------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |        |   1.100 |   -2.380 | 
     | \tx_core/axi_master /U746                          | A ^ -> Y ^         | BUFX2   | 0.052 |  0.179 |   1.279 |   -2.201 | 
     | \tx_core/axi_master /U677                          | A ^ -> Y v         | INVX1   | 0.012 |  0.029 |   1.308 |   -2.172 | 
     | \tx_core/axi_master /U718                          | A v -> Y v         | AND2X2  | 0.379 |  0.166 |   1.475 |   -2.005 | 
     | \tx_core/axi_master /U1122                         | A v -> Y ^         | INVX1   | 0.565 |  0.452 |   1.927 |   -1.553 | 
     | \tx_core/axi_master /U273                          | B ^ -> Y ^         | OR2X2   | 0.168 | -0.022 |   1.905 |   -1.575 | 
     | \tx_core/axi_master /U274                          | A ^ -> Y v         | INVX1   | 0.003 |  0.060 |   1.965 |   -1.514 | 
     | \tx_core/axi_master /U390                          | A v -> Y ^         | INVX1   | 0.088 |  0.070 |   2.035 |   -1.445 | 
     | \tx_core/axi_master /U289                          | A ^ -> Y ^         | OR2X2   | 0.161 |  0.058 |   2.093 |   -1.387 | 
     | \tx_core/axi_master /U290                          | A ^ -> Y v         | INVX1   | 0.006 |  0.060 |   2.153 |   -1.327 | 
     | \tx_core/axi_master /U198                          | B v -> Y ^         | NAND2X1 | 0.961 |  0.546 |   2.700 |   -0.780 | 
     | \tx_core/axi_master /U168                          | B ^ -> Y v         | NAND2X1 | 0.368 |  0.281 |   2.980 |   -0.500 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^         | INVX2   | 0.235 |  0.176 |   3.156 |   -0.324 | 
     | \tx_core/axi_master /U878                          | A ^ -> Y v         | AOI21X1 | 0.028 |  0.078 |   3.234 |   -0.246 | 
     | \tx_core/axi_master /U195                          | B v -> Y ^         | NAND3X1 | 0.073 |  0.062 |   3.297 |   -0.183 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v         | INVX1   | 0.008 |  0.033 |   3.330 |   -0.150 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^         | INVX1   | 0.246 |  0.171 |   3.501 |    0.021 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v         | INVX2   | 0.521 |  0.231 |   3.733 |    0.253 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^         | NAND3X1 | 0.380 |  0.216 |   3.948 |    0.468 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^         | BUFX2   | 0.136 |  0.041 |   3.989 |    0.509 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^         | OR2X2   | 0.772 |  0.368 |   4.358 |    0.878 | 
     | \tx_core/tx_crc/crcpkt1 /U448                      | A ^ -> Y v         | INVX2   | 0.583 |  0.479 |   4.836 |    1.356 | 
     | \tx_core/tx_crc/crcpkt1 /U228                      | B v -> Y v         | AND2X2  | 0.323 |  0.218 |   5.055 |    1.575 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D v                | LATCH   | 0.323 |  0.001 |   5.056 |    1.576 | 
     | ch                                                 |                    |         |       |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.120 |       |   1.725 |    5.205 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.122 | 0.083 |   1.808 |    5.288 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.095 | 0.113 |   1.921 |    5.401 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.299 | 0.111 |   2.032 |    5.512 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.252 | 0.199 |   2.231 |    5.711 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8 | 0.132 | 0.133 |   2.364 |    5.844 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | CLK ^        | LATCH | 0.132 | 0.000 |   2.364 |    5.844 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 

