{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680412153551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680412153552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  2 02:39:13 2023 " "Processing started: Sun Apr  2 02:39:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680412153552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680412153552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ping_pong -c ping_pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off ping_pong -c ping_pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680412153552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680412154414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680412154414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ping_pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ping_pong-Behavioral " "Found design unit 1: ping_pong-Behavioral" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680412167956 ""} { "Info" "ISGN_ENTITY_NAME" "1 ping_pong " "Found entity 1: ping_pong" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680412167956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680412167956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ping_pong_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ping_pong_tb-sim " "Found design unit 1: ping_pong_tb-sim" {  } { { "ping_pong_tb.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680412167959 ""} { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_tb " "Found entity 1: ping_pong_tb" {  } { { "ping_pong_tb.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680412167959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680412167959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ping_pong " "Elaborating entity \"ping_pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680412167999 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dx\[0\] " "Inserted always-enabled tri-state buffer between \"ball_dx\[0\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dx\[1\] " "Inserted always-enabled tri-state buffer between \"ball_dx\[1\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dx\[2\] " "Inserted always-enabled tri-state buffer between \"ball_dx\[2\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dy\[0\] " "Inserted always-enabled tri-state buffer between \"ball_dy\[0\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dy\[1\] " "Inserted always-enabled tri-state buffer between \"ball_dy\[1\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ball_dy\[2\] " "Inserted always-enabled tri-state buffer between \"ball_dy\[2\]\" and its non-tri-state driver." {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1680412168671 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1680412168671 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dx\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dx\[0\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dx\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dx\[1\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dx\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dx\[2\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dy\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dy\[0\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dy\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dy\[1\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ball_dy\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ball_dy\[2\]\" is moved to its source" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1680412168672 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1680412168672 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ball_dx\[0\]~synth " "Node \"ball_dx\[0\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ball_dx\[1\]~synth " "Node \"ball_dx\[1\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ball_dx\[2\]~synth " "Node \"ball_dx\[2\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ball_dy\[0\]~synth " "Node \"ball_dy\[0\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ball_dy\[1\]~synth " "Node \"ball_dy\[1\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ball_dy\[2\]~synth " "Node \"ball_dy\[2\]~synth\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412168849 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680412168849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "score\[7\] GND " "Pin \"score\[7\]\" is stuck at GND" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680412168850 "|ping_pong|score[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680412168850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680412168954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680412169428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680412169428 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ping_pong.vhd" "" { Text "C:/intelFPGA/22.1std/questa_fse/win64/ping_pong/ping_pong.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680412169496 "|ping_pong|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680412169496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680412169497 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680412169497 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680412169497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680412169497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680412169497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680412169523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  2 02:39:29 2023 " "Processing ended: Sun Apr  2 02:39:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680412169523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680412169523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680412169523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680412169523 ""}
