Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_generic_po (2)           |sky130_fd_pr__res_generic_po (2)           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1         |Circuit 2: sky130_fd_sc_hd__conb_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
LO                                         |LO                                         
HI                                         |HI                                         
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.
Circuit 2 cell sky130_mm_sc_hd_dlyPoly5ns is a black box; will not flatten Circuit 1
Class sky130_mm_sc_hd_dlyPoly5ns (0):  Merged 2 parallel devices.
Warning: Equate pins:  cell sky130_mm_sc_hd_dlyPoly5ns is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_mm_sc_hd_dlyPoly5ns      |Circuit 2: sky130_mm_sc_hd_dlyPoly5ns      
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
in                                         |in                                         
out                                        |out                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_mm_sc_hd_dlyPoly5ns and sky130_mm_sc_hd_dlyPoly5ns are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
A                                          |A                                          
B                                          |B                                          
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 2                          |Number of nets: 2                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2        |Circuit 2: sky130_fd_sc_hd__diode_2        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
DIODE                                      |DIODE                                      
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Class sky130_fd_sc_hd__buf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__buf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_4 and sky130_fd_sc_hd__buf_4 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class sky130_fd_sc_hd__a211o_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__a211o_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a211o_2        |Circuit 2: sky130_fd_sc_hd__a211o_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a211o_2        |Circuit 2: sky130_fd_sc_hd__a211o_2        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A1                                         |A1                                         
B1                                         |B1                                         
C1                                         |C1                                         
X                                          |X                                          
A2                                         |A2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211o_2 and sky130_fd_sc_hd__a211o_2 are equivalent.

Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[5]
Cell adc_clkgen_with_edgedetect (0) disconnected node: enable_dlycontrol
Cell adc_clkgen_with_edgedetect (1) disconnected node: enable_dlycontrol
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[5]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[0]
Class adc_clkgen_with_edgedetect (0):  Merged 528 parallel devices.
Class adc_clkgen_with_edgedetect (1):  Merged 528 parallel devices.
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol1[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol2[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol3[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[0]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[1]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[2]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[3]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[4]
Cell adc_clkgen_with_edgedetect (0) disconnected node: dlycontrol4[5]
Cell adc_clkgen_with_edgedetect (0) disconnected node: enable_dlycontrol
Cell adc_clkgen_with_edgedetect (1) disconnected node: enable_dlycontrol
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol1[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol2[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol3[0]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[5]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[4]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[3]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[2]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[1]
Cell adc_clkgen_with_edgedetect (1) disconnected node: dlycontrol4[0]
Subcircuit summary:
Circuit 1: adc_clkgen_with_edgedetect      |Circuit 2: adc_clkgen_with_edgedetect      
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__decap_3 (83->1)           |sky130_fd_sc_hd__decap_3 (83->1)           
sky130_fd_sc_hd__conb_1 (200)              |sky130_fd_sc_hd__conb_1 (200)              
sky130_fd_sc_hd__decap_6 (69->1)           |sky130_fd_sc_hd__decap_6 (69->1)           
sky130_fd_sc_hd__decap_4 (328->1)          |sky130_fd_sc_hd__decap_4 (328->1)          
sky130_fd_sc_hd__mux2_1 (100)              |sky130_fd_sc_hd__mux2_1 (100)              
sky130_mm_sc_hd_dlyPoly5ns (100)           |sky130_mm_sc_hd_dlyPoly5ns (100)           
sky130_fd_sc_hd__and2_1 (100)              |sky130_fd_sc_hd__and2_1 (100)              
sky130_fd_sc_hd__diode_2 (14->12)          |sky130_fd_sc_hd__diode_2 (14->12)          
sky130_fd_sc_hd__decap_8 (50->1)           |sky130_fd_sc_hd__decap_8 (50->1)           
sky130_fd_sc_hd__buf_1 (3)                 |sky130_fd_sc_hd__buf_1 (3)                 
sky130_fd_sc_hd__buf_4 (6)                 |sky130_fd_sc_hd__buf_4 (6)                 
sky130_fd_sc_hd__inv_2 (3)                 |sky130_fd_sc_hd__inv_2 (3)                 
sky130_fd_sc_hd__a211o_2 (1)               |sky130_fd_sc_hd__a211o_2 (1)               
Number of devices: 529                     |Number of devices: 529                     
Number of nets: 722                        |Number of nets: 722                        
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: adc_clkgen_with_edgedetect      |Circuit 2: adc_clkgen_with_edgedetect      
-------------------------------------------|-------------------------------------------
ena_in                                     |ena_in                                     
start_conv                                 |start_conv                                 
ndecision_finish                           |ndecision_finish                           
clk_dig                                    |clk_dig                                    
clk_comp                                   |clk_comp                                   
sample_p                                   |sample_p                                   
sample_n                                   |sample_n                                   
nsample_p                                  |nsample_p                                  
nsample_n                                  |nsample_n                                  
sample_p_buf                               |sample_p_buf                               
sample_n_buf                               |sample_n_buf                               
nsample_p_buf                              |nsample_p_buf                              
nsample_n_buf                              |nsample_n_buf                              
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
dlycontrol1[0]                             |dlycontrol1[0]                             
dlycontrol1[1]                             |dlycontrol1[1]                             
dlycontrol1[2]                             |dlycontrol1[2]                             
dlycontrol1[3]                             |dlycontrol1[3]                             
dlycontrol1[4]                             |dlycontrol1[4]                             
dlycontrol2[0]                             |dlycontrol2[0]                             
dlycontrol2[1]                             |dlycontrol2[1]                             
dlycontrol2[2]                             |dlycontrol2[2]                             
dlycontrol2[3]                             |dlycontrol2[3]                             
dlycontrol2[4]                             |dlycontrol2[4]                             
dlycontrol3[0]                             |dlycontrol3[0]                             
dlycontrol3[1]                             |dlycontrol3[1]                             
dlycontrol3[2]                             |dlycontrol3[2]                             
dlycontrol3[3]                             |dlycontrol3[3]                             
dlycontrol3[4]                             |dlycontrol3[4]                             
dlycontrol4[0]                             |dlycontrol4[0]                             
dlycontrol4[1]                             |dlycontrol4[1]                             
dlycontrol4[2]                             |dlycontrol4[2]                             
dlycontrol4[3]                             |dlycontrol4[3]                             
dlycontrol4[4]                             |dlycontrol4[4]                             
dlycontrol4[5]                             |dlycontrol4[5]                             
enable_dlycontrol                          |enable_dlycontrol                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes adc_clkgen_with_edgedetect and adc_clkgen_with_edgedetect are equivalent.
Circuits match uniquely.
