set_max_delay 4.0 -from [get_ports clk1] -rise_from pin* -fall_from * -through * -rise_through [get_ports {clk0}] -fall_through pin2 -to clk* -fall_to {clk1 clk2} -ignore_clock_latency -probe -reset_path
