
LAB04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104a4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f64  08010658  08010658  00020658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125bc  080125bc  0003037c  2**0
                  CONTENTS
  4 .ARM          00000008  080125bc  080125bc  000225bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125c4  080125c4  0003037c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125c4  080125c4  000225c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080125c8  080125c8  000225c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000037c  20000000  080125cc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003037c  2**0
                  CONTENTS
 10 .bss          00005f68  2000037c  2000037c  0003037c  2**2
                  ALLOC
 11 ._user_heap_stack 00002404  200062e4  200062e4  0003037c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003037c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000262ae  00000000  00000000  000303ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005d2f  00000000  00000000  0005665a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000021d0  00000000  00000000  0005c390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f18  00000000  00000000  0005e560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c8c7  00000000  00000000  00060478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002ab51  00000000  00000000  0008cd3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4f71  00000000  00000000  000b7890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001ac801  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009e38  00000000  00000000  001ac854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000037c 	.word	0x2000037c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801063c 	.word	0x0801063c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000380 	.word	0x20000380
 80001ec:	0801063c 	.word	0x0801063c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000edc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	4a06      	ldr	r2, [pc, #24]	; (8000efc <vApplicationGetIdleTaskMemory+0x30>)
 8000ee2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2280      	movs	r2, #128	; 0x80
 8000ee8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000398 	.word	0x20000398
 8000efc:	200003ec 	.word	0x200003ec

08000f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f00:	b5b0      	push	{r4, r5, r7, lr}
 8000f02:	b08e      	sub	sp, #56	; 0x38
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f06:	f002 fa5f 	bl	80033c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f0a:	f000 f84d 	bl	8000fa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0e:	f000 f8eb 	bl	80010e8 <MX_GPIO_Init>
  MX_SPI5_Init();
 8000f12:	f000 f8b3 	bl	800107c <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();//init LCD
 8000f16:	f001 fb75 	bl	8002604 <BSP_LCD_Init>
  BSP_GYRO_Init();
 8000f1a:	f001 fb0d 	bl	8002538 <BSP_GYRO_Init>
  //set the layer buffer address into SDRAM
  BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000f1e:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000f22:	2001      	movs	r0, #1
 8000f24:	f001 fbf0 	bl	8002708 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(1);//select on which layer we write
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f001 fc51 	bl	80027d0 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();//turn on LCD
 8000f2e:	f001 ff3d 	bl	8002dac <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE);//clear the LCD on blue color
 8000f32:	4818      	ldr	r0, [pc, #96]	; (8000f94 <main+0x94>)
 8000f34:	f001 fca8 	bl	8002888 <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);//set text background color
 8000f38:	4816      	ldr	r0, [pc, #88]	; (8000f94 <main+0x94>)
 8000f3a:	f001 fc71 	bl	8002820 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);//set text color
 8000f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f42:	f001 fc55 	bl	80027f0 <BSP_LCD_SetTextColor>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task01 */
  osThreadDef(Task01, StartTask01, osPriorityNormal, 0, 256);
 8000f46:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <main+0x98>)
 8000f48:	f107 041c 	add.w	r4, r7, #28
 8000f4c:	461d      	mov	r5, r3
 8000f4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01Handle = osThreadCreate(osThread(Task01), NULL);
 8000f5a:	f107 031c 	add.w	r3, r7, #28
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f008 fd1a 	bl	800999a <osThreadCreate>
 8000f66:	4603      	mov	r3, r0
 8000f68:	4a0c      	ldr	r2, [pc, #48]	; (8000f9c <main+0x9c>)
 8000f6a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task02 */
  osThreadDef(Task02, StartTask02, osPriorityNormal, 0, 128);
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <main+0xa0>)
 8000f6e:	463c      	mov	r4, r7
 8000f70:	461d      	mov	r5, r3
 8000f72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f76:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task02Handle = osThreadCreate(osThread(Task02), NULL);
 8000f7e:	463b      	mov	r3, r7
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f008 fd09 	bl	800999a <osThreadCreate>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	4a06      	ldr	r2, [pc, #24]	; (8000fa4 <main+0xa4>)
 8000f8c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f8e:	f008 fcfd 	bl	800998c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f92:	e7fe      	b.n	8000f92 <main+0x92>
 8000f94:	ff0000ff 	.word	0xff0000ff
 8000f98:	08010668 	.word	0x08010668
 8000f9c:	20000644 	.word	0x20000644
 8000fa0:	08010684 	.word	0x08010684
 8000fa4:	20000648 	.word	0x20000648

08000fa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b094      	sub	sp, #80	; 0x50
 8000fac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fae:	f107 0320 	add.w	r3, r7, #32
 8000fb2:	2230      	movs	r2, #48	; 0x30
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f00c fc64 	bl	800d884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	4b28      	ldr	r3, [pc, #160]	; (8001074 <SystemClock_Config+0xcc>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	4a27      	ldr	r2, [pc, #156]	; (8001074 <SystemClock_Config+0xcc>)
 8000fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fda:	6413      	str	r3, [r2, #64]	; 0x40
 8000fdc:	4b25      	ldr	r3, [pc, #148]	; (8001074 <SystemClock_Config+0xcc>)
 8000fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fe8:	2300      	movs	r3, #0
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	4b22      	ldr	r3, [pc, #136]	; (8001078 <SystemClock_Config+0xd0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a21      	ldr	r2, [pc, #132]	; (8001078 <SystemClock_Config+0xd0>)
 8000ff2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	; (8001078 <SystemClock_Config+0xd0>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001004:	2301      	movs	r3, #1
 8001006:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001008:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800100e:	2302      	movs	r3, #2
 8001010:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001012:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001016:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001018:	2308      	movs	r3, #8
 800101a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800101c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001020:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001022:	2302      	movs	r3, #2
 8001024:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001026:	2307      	movs	r3, #7
 8001028:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102a:	f107 0320 	add.w	r3, r7, #32
 800102e:	4618      	mov	r0, r3
 8001030:	f004 ff8e 	bl	8005f50 <HAL_RCC_OscConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800103a:	f000 f9c5 	bl	80013c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800103e:	230f      	movs	r3, #15
 8001040:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001042:	2302      	movs	r3, #2
 8001044:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800104e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001050:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001054:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001056:	f107 030c 	add.w	r3, r7, #12
 800105a:	2105      	movs	r1, #5
 800105c:	4618      	mov	r0, r3
 800105e:	f005 f9ef 	bl	8006440 <HAL_RCC_ClockConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001068:	f000 f9ae 	bl	80013c8 <Error_Handler>
  }
}
 800106c:	bf00      	nop
 800106e:	3750      	adds	r7, #80	; 0x50
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40023800 	.word	0x40023800
 8001078:	40007000 	.word	0x40007000

0800107c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001080:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <MX_SPI5_Init+0x64>)
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <MX_SPI5_Init+0x68>)
 8001084:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <MX_SPI5_Init+0x64>)
 8001088:	f44f 7282 	mov.w	r2, #260	; 0x104
 800108c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800108e:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <MX_SPI5_Init+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <MX_SPI5_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800109a:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MX_SPI5_Init+0x64>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ac:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010b0:	2218      	movs	r2, #24
 80010b2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010bc:	2200      	movs	r2, #0
 80010be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010c8:	220a      	movs	r2, #10
 80010ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	; (80010e0 <MX_SPI5_Init+0x64>)
 80010ce:	f005 fe50 	bl	8006d72 <HAL_SPI_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80010d8:	f000 f976 	bl	80013c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200005ec 	.word	0x200005ec
 80010e4:	40015000 	.word	0x40015000

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	; 0x30
 80010ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	4b3f      	ldr	r3, [pc, #252]	; (8001200 <MX_GPIO_Init+0x118>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a3e      	ldr	r2, [pc, #248]	; (8001200 <MX_GPIO_Init+0x118>)
 8001108:	f043 0320 	orr.w	r3, r3, #32
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b3c      	ldr	r3, [pc, #240]	; (8001200 <MX_GPIO_Init+0x118>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0320 	and.w	r3, r3, #32
 8001116:	61bb      	str	r3, [r7, #24]
 8001118:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	4b38      	ldr	r3, [pc, #224]	; (8001200 <MX_GPIO_Init+0x118>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a37      	ldr	r2, [pc, #220]	; (8001200 <MX_GPIO_Init+0x118>)
 8001124:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b35      	ldr	r3, [pc, #212]	; (8001200 <MX_GPIO_Init+0x118>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b31      	ldr	r3, [pc, #196]	; (8001200 <MX_GPIO_Init+0x118>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a30      	ldr	r2, [pc, #192]	; (8001200 <MX_GPIO_Init+0x118>)
 8001140:	f043 0304 	orr.w	r3, r3, #4
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b2e      	ldr	r3, [pc, #184]	; (8001200 <MX_GPIO_Init+0x118>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <MX_GPIO_Init+0x118>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a29      	ldr	r2, [pc, #164]	; (8001200 <MX_GPIO_Init+0x118>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b27      	ldr	r3, [pc, #156]	; (8001200 <MX_GPIO_Init+0x118>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	4b23      	ldr	r3, [pc, #140]	; (8001200 <MX_GPIO_Init+0x118>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a22      	ldr	r2, [pc, #136]	; (8001200 <MX_GPIO_Init+0x118>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b20      	ldr	r3, [pc, #128]	; (8001200 <MX_GPIO_Init+0x118>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	4b1c      	ldr	r3, [pc, #112]	; (8001200 <MX_GPIO_Init+0x118>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a1b      	ldr	r2, [pc, #108]	; (8001200 <MX_GPIO_Init+0x118>)
 8001194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b19      	ldr	r3, [pc, #100]	; (8001200 <MX_GPIO_Init+0x118>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2102      	movs	r1, #2
 80011aa:	4816      	ldr	r0, [pc, #88]	; (8001204 <MX_GPIO_Init+0x11c>)
 80011ac:	f003 f960 	bl	8004470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80011b6:	4814      	ldr	r0, [pc, #80]	; (8001208 <MX_GPIO_Init+0x120>)
 80011b8:	f003 f95a 	bl	8004470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011bc:	2302      	movs	r3, #2
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	480c      	ldr	r0, [pc, #48]	; (8001204 <MX_GPIO_Init+0x11c>)
 80011d4:	f002 fe94 	bl	8003f00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80011d8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011de:	2301      	movs	r3, #1
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e6:	2302      	movs	r3, #2
 80011e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_GPIO_Init+0x120>)
 80011f2:	f002 fe85 	bl	8003f00 <HAL_GPIO_Init>

}
 80011f6:	bf00      	nop
 80011f8:	3730      	adds	r7, #48	; 0x30
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800
 8001204:	40020800 	.word	0x40020800
 8001208:	40021800 	.word	0x40021800

0800120c <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void const * argument)
{
 800120c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001210:	b086      	sub	sp, #24
 8001212:	af04      	add	r7, sp, #16
 8001214:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001216:	f00b fdb9 	bl	800cd8c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  L3GD20_ReadXYZAngRate(pfData);
 800121a:	4818      	ldr	r0, [pc, #96]	; (800127c <StartTask01+0x70>)
 800121c:	f000 fe00 	bl	8001e20 <L3GD20_ReadXYZAngRate>
	  sprintf(buffer, "X = %4f, Y = %4f, Z = %4f\n",pfData[0], pfData[1], pfData[2]);
 8001220:	4b16      	ldr	r3, [pc, #88]	; (800127c <StartTask01+0x70>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f99f 	bl	8000568 <__aeabi_f2d>
 800122a:	4680      	mov	r8, r0
 800122c:	4689      	mov	r9, r1
 800122e:	4b13      	ldr	r3, [pc, #76]	; (800127c <StartTask01+0x70>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f998 	bl	8000568 <__aeabi_f2d>
 8001238:	4604      	mov	r4, r0
 800123a:	460d      	mov	r5, r1
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <StartTask01+0x70>)
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f991 	bl	8000568 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800124e:	e9cd 4500 	strd	r4, r5, [sp]
 8001252:	4642      	mov	r2, r8
 8001254:	464b      	mov	r3, r9
 8001256:	490a      	ldr	r1, [pc, #40]	; (8001280 <StartTask01+0x74>)
 8001258:	480a      	ldr	r0, [pc, #40]	; (8001284 <StartTask01+0x78>)
 800125a:	f00c ff85 	bl	800e168 <siprintf>
	  CDC_Transmit_HS((uint8_t*)buffer,strlen(buffer));
 800125e:	4809      	ldr	r0, [pc, #36]	; (8001284 <StartTask01+0x78>)
 8001260:	f7fe ffc6 	bl	80001f0 <strlen>
 8001264:	4603      	mov	r3, r0
 8001266:	b29b      	uxth	r3, r3
 8001268:	4619      	mov	r1, r3
 800126a:	4806      	ldr	r0, [pc, #24]	; (8001284 <StartTask01+0x78>)
 800126c:	f00b fe74 	bl	800cf58 <CDC_Transmit_HS>
	  osDelay(1000);
 8001270:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001274:	f008 fbdd 	bl	8009a32 <osDelay>
	  L3GD20_ReadXYZAngRate(pfData);
 8001278:	e7cf      	b.n	800121a <StartTask01+0xe>
 800127a:	bf00      	nop
 800127c:	2000064c 	.word	0x2000064c
 8001280:	080106a0 	.word	0x080106a0
 8001284:	20000660 	.word	0x20000660

08001288 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  	  if (pfData[0]<0&&pfData[1]<0)
 8001290:	4b3e      	ldr	r3, [pc, #248]	; (800138c <StartTask02+0x104>)
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	d516      	bpl.n	80012ce <StartTask02+0x46>
 80012a0:	4b3a      	ldr	r3, [pc, #232]	; (800138c <StartTask02+0x104>)
 80012a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80012a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ae:	d50e      	bpl.n	80012ce <StartTask02+0x46>
	  	  {
	  		  BSP_LCD_FillPolygon(top, 3);
 80012b0:	2103      	movs	r1, #3
 80012b2:	4837      	ldr	r0, [pc, #220]	; (8001390 <StartTask02+0x108>)
 80012b4:	f001 fc98 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  BSP_LCD_FillPolygon(left, 3);
 80012b8:	2103      	movs	r1, #3
 80012ba:	4836      	ldr	r0, [pc, #216]	; (8001394 <StartTask02+0x10c>)
 80012bc:	f001 fc94 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  HAL_Delay(1000);
 80012c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012c4:	f002 f8c2 	bl	800344c <HAL_Delay>
	  	  	BSP_LCD_Clear(LCD_COLOR_BLUE);
 80012c8:	4833      	ldr	r0, [pc, #204]	; (8001398 <StartTask02+0x110>)
 80012ca:	f001 fadd 	bl	8002888 <BSP_LCD_Clear>
	  	  }
	  	  if (pfData[0]<0&&pfData[1]>0)
 80012ce:	4b2f      	ldr	r3, [pc, #188]	; (800138c <StartTask02+0x104>)
 80012d0:	edd3 7a00 	vldr	s15, [r3]
 80012d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012dc:	d516      	bpl.n	800130c <StartTask02+0x84>
 80012de:	4b2b      	ldr	r3, [pc, #172]	; (800138c <StartTask02+0x104>)
 80012e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80012e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ec:	dd0e      	ble.n	800130c <StartTask02+0x84>
	  	  {
	  	  	  BSP_LCD_FillPolygon(top, 3);
 80012ee:	2103      	movs	r1, #3
 80012f0:	4827      	ldr	r0, [pc, #156]	; (8001390 <StartTask02+0x108>)
 80012f2:	f001 fc79 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  BSP_LCD_FillPolygon(right, 3);
 80012f6:	2103      	movs	r1, #3
 80012f8:	4828      	ldr	r0, [pc, #160]	; (800139c <StartTask02+0x114>)
 80012fa:	f001 fc75 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  HAL_Delay(1000);
 80012fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001302:	f002 f8a3 	bl	800344c <HAL_Delay>
	  	  	BSP_LCD_Clear(LCD_COLOR_BLUE);
 8001306:	4824      	ldr	r0, [pc, #144]	; (8001398 <StartTask02+0x110>)
 8001308:	f001 fabe 	bl	8002888 <BSP_LCD_Clear>
	  	  }
	  	  if (pfData[0]>0&&pfData[1]<0)
 800130c:	4b1f      	ldr	r3, [pc, #124]	; (800138c <StartTask02+0x104>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	dd16      	ble.n	800134a <StartTask02+0xc2>
 800131c:	4b1b      	ldr	r3, [pc, #108]	; (800138c <StartTask02+0x104>)
 800131e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001322:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	d50e      	bpl.n	800134a <StartTask02+0xc2>
	  	  {
	  	  	  BSP_LCD_FillPolygon(bot, 3);
 800132c:	2103      	movs	r1, #3
 800132e:	481c      	ldr	r0, [pc, #112]	; (80013a0 <StartTask02+0x118>)
 8001330:	f001 fc5a 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  BSP_LCD_FillPolygon(left, 3);
 8001334:	2103      	movs	r1, #3
 8001336:	4817      	ldr	r0, [pc, #92]	; (8001394 <StartTask02+0x10c>)
 8001338:	f001 fc56 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  HAL_Delay(1000);
 800133c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001340:	f002 f884 	bl	800344c <HAL_Delay>
	  	  	BSP_LCD_Clear(LCD_COLOR_BLUE);
 8001344:	4814      	ldr	r0, [pc, #80]	; (8001398 <StartTask02+0x110>)
 8001346:	f001 fa9f 	bl	8002888 <BSP_LCD_Clear>
	  	  }
	  	  if (pfData[0]>0&&pfData[1]>0)
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <StartTask02+0x104>)
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	dd16      	ble.n	8001388 <StartTask02+0x100>
 800135a:	4b0c      	ldr	r3, [pc, #48]	; (800138c <StartTask02+0x104>)
 800135c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001360:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	dd0e      	ble.n	8001388 <StartTask02+0x100>
	  	  {
	  	  	  BSP_LCD_FillPolygon(bot, 3);
 800136a:	2103      	movs	r1, #3
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <StartTask02+0x118>)
 800136e:	f001 fc3b 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  BSP_LCD_FillPolygon(right, 3);
 8001372:	2103      	movs	r1, #3
 8001374:	4809      	ldr	r0, [pc, #36]	; (800139c <StartTask02+0x114>)
 8001376:	f001 fc37 	bl	8002be8 <BSP_LCD_FillPolygon>
	  	  	  HAL_Delay(1000);
 800137a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800137e:	f002 f865 	bl	800344c <HAL_Delay>
	  	  	BSP_LCD_Clear(LCD_COLOR_BLUE);
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <StartTask02+0x110>)
 8001384:	f001 fa80 	bl	8002888 <BSP_LCD_Clear>
	  	  if (pfData[0]<0&&pfData[1]<0)
 8001388:	e782      	b.n	8001290 <StartTask02+0x8>
 800138a:	bf00      	nop
 800138c:	2000064c 	.word	0x2000064c
 8001390:	20000000 	.word	0x20000000
 8001394:	20000018 	.word	0x20000018
 8001398:	ff0000ff 	.word	0xff0000ff
 800139c:	20000024 	.word	0x20000024
 80013a0:	2000000c 	.word	0x2000000c

080013a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a04      	ldr	r2, [pc, #16]	; (80013c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d101      	bne.n	80013ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013b6:	f002 f829 	bl	800340c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40001000 	.word	0x40001000

080013c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013cc:	b672      	cpsid	i
}
 80013ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013d0:	e7fe      	b.n	80013d0 <Error_Handler+0x8>
	...

080013d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	4b12      	ldr	r3, [pc, #72]	; (8001428 <HAL_MspInit+0x54>)
 80013e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e2:	4a11      	ldr	r2, [pc, #68]	; (8001428 <HAL_MspInit+0x54>)
 80013e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ea:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <HAL_MspInit+0x54>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	603b      	str	r3, [r7, #0]
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <HAL_MspInit+0x54>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fe:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <HAL_MspInit+0x54>)
 8001400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001404:	6413      	str	r3, [r2, #64]	; 0x40
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <HAL_MspInit+0x54>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	210f      	movs	r1, #15
 8001416:	f06f 0001 	mvn.w	r0, #1
 800141a:	f002 f8f3 	bl	8003604 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800

0800142c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <HAL_SPI_MspInit+0x84>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d12c      	bne.n	80014a8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001456:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 8001458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800145c:	6453      	str	r3, [r2, #68]	; 0x44
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 8001460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a10      	ldr	r2, [pc, #64]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <HAL_SPI_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0320 	and.w	r3, r3, #32
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001486:	f44f 7360 	mov.w	r3, #896	; 0x380
 800148a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148c:	2302      	movs	r3, #2
 800148e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001498:	2305      	movs	r3, #5
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4805      	ldr	r0, [pc, #20]	; (80014b8 <HAL_SPI_MspInit+0x8c>)
 80014a4:	f002 fd2c 	bl	8003f00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80014a8:	bf00      	nop
 80014aa:	3728      	adds	r7, #40	; 0x28
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40015000 	.word	0x40015000
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40021400 	.word	0x40021400

080014bc <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a08      	ldr	r2, [pc, #32]	; (80014ec <HAL_SPI_MspDeInit+0x30>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d10a      	bne.n	80014e4 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <HAL_SPI_MspDeInit+0x34>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	4a07      	ldr	r2, [pc, #28]	; (80014f0 <HAL_SPI_MspDeInit+0x34>)
 80014d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014d8:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 80014da:	f44f 7160 	mov.w	r1, #896	; 0x380
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <HAL_SPI_MspDeInit+0x38>)
 80014e0:	f002 feba 	bl	8004258 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40015000 	.word	0x40015000
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40021400 	.word	0x40021400

080014f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08e      	sub	sp, #56	; 0x38
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4b33      	ldr	r3, [pc, #204]	; (80015dc <HAL_InitTick+0xe4>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	4a32      	ldr	r2, [pc, #200]	; (80015dc <HAL_InitTick+0xe4>)
 8001512:	f043 0310 	orr.w	r3, r3, #16
 8001516:	6413      	str	r3, [r2, #64]	; 0x40
 8001518:	4b30      	ldr	r3, [pc, #192]	; (80015dc <HAL_InitTick+0xe4>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151c:	f003 0310 	and.w	r3, r3, #16
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001524:	f107 0210 	add.w	r2, r7, #16
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4611      	mov	r1, r2
 800152e:	4618      	mov	r0, r3
 8001530:	f005 f992 	bl	8006858 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001534:	6a3b      	ldr	r3, [r7, #32]
 8001536:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800153a:	2b00      	cmp	r3, #0
 800153c:	d103      	bne.n	8001546 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800153e:	f005 f977 	bl	8006830 <HAL_RCC_GetPCLK1Freq>
 8001542:	6378      	str	r0, [r7, #52]	; 0x34
 8001544:	e004      	b.n	8001550 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001546:	f005 f973 	bl	8006830 <HAL_RCC_GetPCLK1Freq>
 800154a:	4603      	mov	r3, r0
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001552:	4a23      	ldr	r2, [pc, #140]	; (80015e0 <HAL_InitTick+0xe8>)
 8001554:	fba2 2303 	umull	r2, r3, r2, r3
 8001558:	0c9b      	lsrs	r3, r3, #18
 800155a:	3b01      	subs	r3, #1
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800155e:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <HAL_InitTick+0xec>)
 8001560:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <HAL_InitTick+0xf0>)
 8001562:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001564:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <HAL_InitTick+0xec>)
 8001566:	f240 32e7 	movw	r2, #999	; 0x3e7
 800156a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800156c:	4a1d      	ldr	r2, [pc, #116]	; (80015e4 <HAL_InitTick+0xec>)
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <HAL_InitTick+0xec>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <HAL_InitTick+0xec>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <HAL_InitTick+0xec>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001584:	4817      	ldr	r0, [pc, #92]	; (80015e4 <HAL_InitTick+0xec>)
 8001586:	f006 f9d3 	bl	8007930 <HAL_TIM_Base_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001590:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001594:	2b00      	cmp	r3, #0
 8001596:	d11b      	bne.n	80015d0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001598:	4812      	ldr	r0, [pc, #72]	; (80015e4 <HAL_InitTick+0xec>)
 800159a:	f006 fa23 	bl	80079e4 <HAL_TIM_Base_Start_IT>
 800159e:	4603      	mov	r3, r0
 80015a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80015a4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d111      	bne.n	80015d0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015ac:	2036      	movs	r0, #54	; 0x36
 80015ae:	f002 f845 	bl	800363c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d808      	bhi.n	80015ca <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	2036      	movs	r0, #54	; 0x36
 80015be:	f002 f821 	bl	8003604 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015c2:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <HAL_InitTick+0xf4>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	e002      	b.n	80015d0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80015d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3738      	adds	r7, #56	; 0x38
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40023800 	.word	0x40023800
 80015e0:	431bde83 	.word	0x431bde83
 80015e4:	200006c4 	.word	0x200006c4
 80015e8:	40001000 	.word	0x40001000
 80015ec:	200000b0 	.word	0x200000b0

080015f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <NMI_Handler+0x4>

080015f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <HardFault_Handler+0x4>

080015fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <MemManage_Handler+0x4>

08001602 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <BusFault_Handler+0x4>

08001608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <UsageFault_Handler+0x4>

0800160e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001620:	4802      	ldr	r0, [pc, #8]	; (800162c <TIM6_DAC_IRQHandler+0x10>)
 8001622:	f006 fa4f 	bl	8007ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200006c4 	.word	0x200006c4

08001630 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001634:	4802      	ldr	r0, [pc, #8]	; (8001640 <OTG_HS_IRQHandler+0x10>)
 8001636:	f003 fb5e 	bl	8004cf6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20005ba8 	.word	0x20005ba8

08001644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	return 1;
 8001648:	2301      	movs	r3, #1
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <_kill>:

int _kill(int pid, int sig)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800165e:	f00c f8d9 	bl	800d814 <__errno>
 8001662:	4603      	mov	r3, r0
 8001664:	2216      	movs	r2, #22
 8001666:	601a      	str	r2, [r3, #0]
	return -1;
 8001668:	f04f 33ff 	mov.w	r3, #4294967295
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <_exit>:

void _exit (int status)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800167c:	f04f 31ff 	mov.w	r1, #4294967295
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ffe7 	bl	8001654 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001686:	e7fe      	b.n	8001686 <_exit+0x12>

08001688 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e00a      	b.n	80016b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800169a:	f3af 8000 	nop.w
 800169e:	4601      	mov	r1, r0
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	60ba      	str	r2, [r7, #8]
 80016a6:	b2ca      	uxtb	r2, r1
 80016a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3301      	adds	r3, #1
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbf0      	blt.n	800169a <_read+0x12>
	}

return len;
 80016b8:	687b      	ldr	r3, [r7, #4]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b086      	sub	sp, #24
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	e009      	b.n	80016e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	60ba      	str	r2, [r7, #8]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf1      	blt.n	80016d4 <_write+0x12>
	}
	return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_close>:

int _close(int file)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
	return -1;
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001706:	4618      	mov	r0, r3
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001712:	b480      	push	{r7}
 8001714:	b083      	sub	sp, #12
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001722:	605a      	str	r2, [r3, #4]
	return 0;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <_isatty>:

int _isatty(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
	return 1;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
	return 0;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
	...

08001764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800176c:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <_sbrk+0x5c>)
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <_sbrk+0x60>)
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001780:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <_sbrk+0x64>)
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <_sbrk+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	429a      	cmp	r2, r3
 8001792:	d207      	bcs.n	80017a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001794:	f00c f83e 	bl	800d814 <__errno>
 8001798:	4603      	mov	r3, r0
 800179a:	220c      	movs	r2, #12
 800179c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	e009      	b.n	80017b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017aa:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <_sbrk+0x64>)
 80017b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20030000 	.word	0x20030000
 80017c4:	00000400 	.word	0x00000400
 80017c8:	2000070c 	.word	0x2000070c
 80017cc:	200062e8 	.word	0x200062e8

080017d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <SystemInit+0x20>)
 80017d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <SystemInit+0x20>)
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80017f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800182c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017f8:	480d      	ldr	r0, [pc, #52]	; (8001830 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017fa:	490e      	ldr	r1, [pc, #56]	; (8001834 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017fc:	4a0e      	ldr	r2, [pc, #56]	; (8001838 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001800:	e002      	b.n	8001808 <LoopCopyDataInit>

08001802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001806:	3304      	adds	r3, #4

08001808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800180c:	d3f9      	bcc.n	8001802 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800180e:	4a0b      	ldr	r2, [pc, #44]	; (800183c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001810:	4c0b      	ldr	r4, [pc, #44]	; (8001840 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001814:	e001      	b.n	800181a <LoopFillZerobss>

08001816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001818:	3204      	adds	r2, #4

0800181a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800181c:	d3fb      	bcc.n	8001816 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800181e:	f7ff ffd7 	bl	80017d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001822:	f00b fffd 	bl	800d820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001826:	f7ff fb6b 	bl	8000f00 <main>
  bx  lr    
 800182a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800182c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001834:	2000037c 	.word	0x2000037c
  ldr r2, =_sidata
 8001838:	080125cc 	.word	0x080125cc
  ldr r2, =_sbss
 800183c:	2000037c 	.word	0x2000037c
  ldr r4, =_ebss
 8001840:	200062e4 	.word	0x200062e4

08001844 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001844:	e7fe      	b.n	8001844 <ADC_IRQHandler>

08001846 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800184a:	f000 fcc3 	bl	80021d4 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800184e:	20ca      	movs	r0, #202	; 0xca
 8001850:	f000 f95d 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001854:	20c3      	movs	r0, #195	; 0xc3
 8001856:	f000 f967 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 800185a:	2008      	movs	r0, #8
 800185c:	f000 f964 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001860:	2050      	movs	r0, #80	; 0x50
 8001862:	f000 f961 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001866:	20cf      	movs	r0, #207	; 0xcf
 8001868:	f000 f951 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800186c:	2000      	movs	r0, #0
 800186e:	f000 f95b 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001872:	20c1      	movs	r0, #193	; 0xc1
 8001874:	f000 f958 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001878:	2030      	movs	r0, #48	; 0x30
 800187a:	f000 f955 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800187e:	20ed      	movs	r0, #237	; 0xed
 8001880:	f000 f945 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001884:	2064      	movs	r0, #100	; 0x64
 8001886:	f000 f94f 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800188a:	2003      	movs	r0, #3
 800188c:	f000 f94c 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001890:	2012      	movs	r0, #18
 8001892:	f000 f949 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001896:	2081      	movs	r0, #129	; 0x81
 8001898:	f000 f946 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 800189c:	20e8      	movs	r0, #232	; 0xe8
 800189e:	f000 f936 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80018a2:	2085      	movs	r0, #133	; 0x85
 80018a4:	f000 f940 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f000 f93d 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80018ae:	2078      	movs	r0, #120	; 0x78
 80018b0:	f000 f93a 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80018b4:	20cb      	movs	r0, #203	; 0xcb
 80018b6:	f000 f92a 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80018ba:	2039      	movs	r0, #57	; 0x39
 80018bc:	f000 f934 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80018c0:	202c      	movs	r0, #44	; 0x2c
 80018c2:	f000 f931 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 f92e 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80018cc:	2034      	movs	r0, #52	; 0x34
 80018ce:	f000 f92b 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80018d2:	2002      	movs	r0, #2
 80018d4:	f000 f928 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80018d8:	20f7      	movs	r0, #247	; 0xf7
 80018da:	f000 f918 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80018de:	2020      	movs	r0, #32
 80018e0:	f000 f922 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80018e4:	20ea      	movs	r0, #234	; 0xea
 80018e6:	f000 f912 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80018ea:	2000      	movs	r0, #0
 80018ec:	f000 f91c 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f000 f919 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80018f6:	20b1      	movs	r0, #177	; 0xb1
 80018f8:	f000 f909 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80018fc:	2000      	movs	r0, #0
 80018fe:	f000 f913 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001902:	201b      	movs	r0, #27
 8001904:	f000 f910 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001908:	20b6      	movs	r0, #182	; 0xb6
 800190a:	f000 f900 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800190e:	200a      	movs	r0, #10
 8001910:	f000 f90a 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001914:	20a2      	movs	r0, #162	; 0xa2
 8001916:	f000 f907 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 800191a:	20c0      	movs	r0, #192	; 0xc0
 800191c:	f000 f8f7 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001920:	2010      	movs	r0, #16
 8001922:	f000 f901 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001926:	20c1      	movs	r0, #193	; 0xc1
 8001928:	f000 f8f1 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800192c:	2010      	movs	r0, #16
 800192e:	f000 f8fb 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001932:	20c5      	movs	r0, #197	; 0xc5
 8001934:	f000 f8eb 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001938:	2045      	movs	r0, #69	; 0x45
 800193a:	f000 f8f5 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800193e:	2015      	movs	r0, #21
 8001940:	f000 f8f2 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001944:	20c7      	movs	r0, #199	; 0xc7
 8001946:	f000 f8e2 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800194a:	2090      	movs	r0, #144	; 0x90
 800194c:	f000 f8ec 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001950:	2036      	movs	r0, #54	; 0x36
 8001952:	f000 f8dc 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001956:	20c8      	movs	r0, #200	; 0xc8
 8001958:	f000 f8e6 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800195c:	20f2      	movs	r0, #242	; 0xf2
 800195e:	f000 f8d6 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001962:	2000      	movs	r0, #0
 8001964:	f000 f8e0 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001968:	20b0      	movs	r0, #176	; 0xb0
 800196a:	f000 f8d0 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800196e:	20c2      	movs	r0, #194	; 0xc2
 8001970:	f000 f8da 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001974:	20b6      	movs	r0, #182	; 0xb6
 8001976:	f000 f8ca 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800197a:	200a      	movs	r0, #10
 800197c:	f000 f8d4 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001980:	20a7      	movs	r0, #167	; 0xa7
 8001982:	f000 f8d1 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001986:	2027      	movs	r0, #39	; 0x27
 8001988:	f000 f8ce 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800198c:	2004      	movs	r0, #4
 800198e:	f000 f8cb 	bl	8001b28 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001992:	202a      	movs	r0, #42	; 0x2a
 8001994:	f000 f8bb 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001998:	2000      	movs	r0, #0
 800199a:	f000 f8c5 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 f8c2 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019a4:	2000      	movs	r0, #0
 80019a6:	f000 f8bf 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80019aa:	20ef      	movs	r0, #239	; 0xef
 80019ac:	f000 f8bc 	bl	8001b28 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80019b0:	202b      	movs	r0, #43	; 0x2b
 80019b2:	f000 f8ac 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f000 f8b6 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019bc:	2000      	movs	r0, #0
 80019be:	f000 f8b3 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80019c2:	2001      	movs	r0, #1
 80019c4:	f000 f8b0 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80019c8:	203f      	movs	r0, #63	; 0x3f
 80019ca:	f000 f8ad 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80019ce:	20f6      	movs	r0, #246	; 0xf6
 80019d0:	f000 f89d 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80019d4:	2001      	movs	r0, #1
 80019d6:	f000 f8a7 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80019da:	2000      	movs	r0, #0
 80019dc:	f000 f8a4 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80019e0:	2006      	movs	r0, #6
 80019e2:	f000 f8a1 	bl	8001b28 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80019e6:	202c      	movs	r0, #44	; 0x2c
 80019e8:	f000 f891 	bl	8001b0e <ili9341_WriteReg>
  LCD_Delay(200);
 80019ec:	20c8      	movs	r0, #200	; 0xc8
 80019ee:	f000 fcdf 	bl	80023b0 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80019f2:	2026      	movs	r0, #38	; 0x26
 80019f4:	f000 f88b 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f000 f895 	bl	8001b28 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80019fe:	20e0      	movs	r0, #224	; 0xe0
 8001a00:	f000 f885 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001a04:	200f      	movs	r0, #15
 8001a06:	f000 f88f 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001a0a:	2029      	movs	r0, #41	; 0x29
 8001a0c:	f000 f88c 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001a10:	2024      	movs	r0, #36	; 0x24
 8001a12:	f000 f889 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001a16:	200c      	movs	r0, #12
 8001a18:	f000 f886 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001a1c:	200e      	movs	r0, #14
 8001a1e:	f000 f883 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001a22:	2009      	movs	r0, #9
 8001a24:	f000 f880 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001a28:	204e      	movs	r0, #78	; 0x4e
 8001a2a:	f000 f87d 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001a2e:	2078      	movs	r0, #120	; 0x78
 8001a30:	f000 f87a 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001a34:	203c      	movs	r0, #60	; 0x3c
 8001a36:	f000 f877 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001a3a:	2009      	movs	r0, #9
 8001a3c:	f000 f874 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001a40:	2013      	movs	r0, #19
 8001a42:	f000 f871 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001a46:	2005      	movs	r0, #5
 8001a48:	f000 f86e 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001a4c:	2017      	movs	r0, #23
 8001a4e:	f000 f86b 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001a52:	2011      	movs	r0, #17
 8001a54:	f000 f868 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f000 f865 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001a5e:	20e1      	movs	r0, #225	; 0xe1
 8001a60:	f000 f855 	bl	8001b0e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001a64:	2000      	movs	r0, #0
 8001a66:	f000 f85f 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001a6a:	2016      	movs	r0, #22
 8001a6c:	f000 f85c 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001a70:	201b      	movs	r0, #27
 8001a72:	f000 f859 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001a76:	2004      	movs	r0, #4
 8001a78:	f000 f856 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001a7c:	2011      	movs	r0, #17
 8001a7e:	f000 f853 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001a82:	2007      	movs	r0, #7
 8001a84:	f000 f850 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001a88:	2031      	movs	r0, #49	; 0x31
 8001a8a:	f000 f84d 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001a8e:	2033      	movs	r0, #51	; 0x33
 8001a90:	f000 f84a 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001a94:	2042      	movs	r0, #66	; 0x42
 8001a96:	f000 f847 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001a9a:	2005      	movs	r0, #5
 8001a9c:	f000 f844 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001aa0:	200c      	movs	r0, #12
 8001aa2:	f000 f841 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001aa6:	200a      	movs	r0, #10
 8001aa8:	f000 f83e 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001aac:	2028      	movs	r0, #40	; 0x28
 8001aae:	f000 f83b 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001ab2:	202f      	movs	r0, #47	; 0x2f
 8001ab4:	f000 f838 	bl	8001b28 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001ab8:	200f      	movs	r0, #15
 8001aba:	f000 f835 	bl	8001b28 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001abe:	2011      	movs	r0, #17
 8001ac0:	f000 f825 	bl	8001b0e <ili9341_WriteReg>
  LCD_Delay(200);
 8001ac4:	20c8      	movs	r0, #200	; 0xc8
 8001ac6:	f000 fc73 	bl	80023b0 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001aca:	2029      	movs	r0, #41	; 0x29
 8001acc:	f000 f81f 	bl	8001b0e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001ad0:	202c      	movs	r0, #44	; 0x2c
 8001ad2:	f000 f81c 	bl	8001b0e <ili9341_WriteReg>
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001ade:	f000 fb79 	bl	80021d4 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	20d3      	movs	r0, #211	; 0xd3
 8001ae6:	f000 f82c 	bl	8001b42 <ili9341_ReadData>
 8001aea:	4603      	mov	r3, r0
 8001aec:	b29b      	uxth	r3, r3
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001af6:	2029      	movs	r0, #41	; 0x29
 8001af8:	f000 f809 	bl	8001b0e <ili9341_WriteReg>
}
 8001afc:	bf00      	nop
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001b04:	2028      	movs	r0, #40	; 0x28
 8001b06:	f000 f802 	bl	8001b0e <ili9341_WriteReg>
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 fbf4 	bl	8002308 <LCD_IO_WriteReg>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001b32:	88fb      	ldrh	r3, [r7, #6]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f000 fbc5 	bl	80022c4 <LCD_IO_WriteData>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	460a      	mov	r2, r1
 8001b4c:	80fb      	strh	r3, [r7, #6]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001b52:	797a      	ldrb	r2, [r7, #5]
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 fbf7 	bl	800234c <LCD_IO_ReadData>
 8001b5e:	4603      	mov	r3, r0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001b6c:	23f0      	movs	r3, #240	; 0xf0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001b7c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b084      	sub	sp, #16
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	4603      	mov	r3, r0
 8001b92:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001b94:	2300      	movs	r3, #0
 8001b96:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001b98:	f000 fc16 	bl	80023c8 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001b9c:	88fb      	ldrh	r3, [r7, #6]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001ba2:	f107 030f 	add.w	r3, r7, #15
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2120      	movs	r1, #32
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fc58 	bl	8002460 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8001bb0:	88fb      	ldrh	r3, [r7, #6]
 8001bb2:	0a1b      	lsrs	r3, r3, #8
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8001bba:	f107 030f 	add.w	r3, r7, #15
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	2123      	movs	r1, #35	; 0x23
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 fc4c 	bl	8002460 <GYRO_IO_Write>
}
 8001bc8:	bf00      	nop
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001be4:	f000 fbf0 	bl	80023c8 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	2201      	movs	r2, #1
 8001bec:	210f      	movs	r1, #15
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fc68 	bl	80024c4 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001c04:	1dfb      	adds	r3, r7, #7
 8001c06:	2201      	movs	r2, #1
 8001c08:	2124      	movs	r1, #36	; 0x24
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fc5a 	bl	80024c4 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001c10:	79fb      	ldrb	r3, [r7, #7]
 8001c12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001c1a:	1dfb      	adds	r3, r7, #7
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	2124      	movs	r1, #36	; 0x24
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 fc1d 	bl	8002460 <GYRO_IO_Write>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001c42:	f107 030f 	add.w	r3, r7, #15
 8001c46:	2201      	movs	r2, #1
 8001c48:	2120      	movs	r1, #32
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 fc08 	bl	8002460 <GYRO_IO_Write>
}
 8001c50:	bf00      	nop
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]
 8001c66:	2300      	movs	r3, #0
 8001c68:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001c6a:	f107 030f 	add.w	r3, r7, #15
 8001c6e:	2201      	movs	r2, #1
 8001c70:	2130      	movs	r1, #48	; 0x30
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 fc26 	bl	80024c4 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001c78:	f107 030e 	add.w	r3, r7, #14
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2122      	movs	r1, #34	; 0x22
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fc1f 	bl	80024c4 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
 8001c88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	121b      	asrs	r3, r3, #8
 8001c96:	b25a      	sxtb	r2, r3
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	b25b      	sxtb	r3, r3
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8001ca4:	7bbb      	ldrb	r3, [r7, #14]
 8001ca6:	f023 0320 	bic.w	r3, r3, #32
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	7bbb      	ldrb	r3, [r7, #14]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001cba:	f107 030f 	add.w	r3, r7, #15
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	2130      	movs	r1, #48	; 0x30
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fbcc 	bl	8002460 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001cc8:	f107 030e 	add.w	r3, r7, #14
 8001ccc:	2201      	movs	r2, #1
 8001cce:	2122      	movs	r1, #34	; 0x22
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 fbc5 	bl	8002460 <GYRO_IO_Write>
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b084      	sub	sp, #16
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001ce8:	f107 030f 	add.w	r3, r7, #15
 8001cec:	2201      	movs	r2, #1
 8001cee:	2122      	movs	r1, #34	; 0x22
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f000 fbe7 	bl	80024c4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10a      	bne.n	8001d12 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	e00c      	b.n	8001d2c <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d109      	bne.n	8001d2c <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	f023 0308 	bic.w	r3, r3, #8
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
 8001d24:	f043 0308 	orr.w	r3, r3, #8
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001d2c:	f107 030f 	add.w	r3, r7, #15
 8001d30:	2201      	movs	r2, #1
 8001d32:	2122      	movs	r1, #34	; 0x22
 8001d34:	4618      	mov	r0, r3
 8001d36:	f000 fb93 	bl	8002460 <GYRO_IO_Write>
}
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b084      	sub	sp, #16
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	4603      	mov	r3, r0
 8001d4a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001d4c:	f107 030f 	add.w	r3, r7, #15
 8001d50:	2201      	movs	r2, #1
 8001d52:	2122      	movs	r1, #34	; 0x22
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fbb5 	bl	80024c4 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d107      	bne.n	8001d70 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
 8001d62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	73fb      	strb	r3, [r7, #15]
 8001d6e:	e009      	b.n	8001d84 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d106      	bne.n	8001d84 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	f023 0308 	bic.w	r3, r3, #8
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
 8001d82:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001d84:	f107 030f 	add.w	r3, r7, #15
 8001d88:	2201      	movs	r2, #1
 8001d8a:	2122      	movs	r1, #34	; 0x22
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fb67 	bl	8002460 <GYRO_IO_Write>
}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b084      	sub	sp, #16
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001da4:	f107 030f 	add.w	r3, r7, #15
 8001da8:	2201      	movs	r2, #1
 8001daa:	2121      	movs	r1, #33	; 0x21
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fb89 	bl	80024c4 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8001dbc:	7bfa      	ldrb	r2, [r7, #15]
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8001dc6:	f107 030f 	add.w	r3, r7, #15
 8001dca:	2201      	movs	r2, #1
 8001dcc:	2121      	movs	r1, #33	; 0x21
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 fb46 	bl	8002460 <GYRO_IO_Write>
}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001de6:	f107 030f 	add.w	r3, r7, #15
 8001dea:	2201      	movs	r2, #1
 8001dec:	2124      	movs	r1, #36	; 0x24
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 fb68 	bl	80024c4 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
 8001df6:	f023 0310 	bic.w	r3, r3, #16
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8001dfe:	7bfa      	ldrb	r2, [r7, #15]
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001e08:	f107 030f 	add.w	r3, r7, #15
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	2124      	movs	r1, #36	; 0x24
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fb25 	bl	8002460 <GYRO_IO_Write>
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61bb      	str	r3, [r7, #24]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0.07;
 8001e3e:	4b71      	ldr	r3, [pc, #452]	; (8002004 <L3GD20_ReadXYZAngRate+0x1e4>)
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8001e46:	f107 030f 	add.w	r3, r7, #15
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	2123      	movs	r1, #35	; 0x23
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 fb38 	bl	80024c4 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8001e54:	f107 0318 	add.w	r3, r7, #24
 8001e58:	2206      	movs	r2, #6
 8001e5a:	2128      	movs	r1, #40	; 0x28
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 fb31 	bl	80024c4 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d123      	bne.n	8001eb4 <L3GD20_ReadXYZAngRate+0x94>
  {
    for(i=0; i<3; i++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
 8001e70:	e01c      	b.n	8001eac <L3GD20_ReadXYZAngRate+0x8c>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	3301      	adds	r3, #1
 8001e78:	3328      	adds	r3, #40	; 0x28
 8001e7a:	443b      	add	r3, r7
 8001e7c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	021b      	lsls	r3, r3, #8
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	6a3b      	ldr	r3, [r7, #32]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	3328      	adds	r3, #40	; 0x28
 8001e8c:	443b      	add	r3, r7
 8001e8e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	4413      	add	r3, r2
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	b21a      	sxth	r2, r3
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	3328      	adds	r3, #40	; 0x28
 8001ea0:	443b      	add	r3, r7
 8001ea2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	623b      	str	r3, [r7, #32]
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	dddf      	ble.n	8001e72 <L3GD20_ReadXYZAngRate+0x52>
 8001eb2:	e022      	b.n	8001efa <L3GD20_ReadXYZAngRate+0xda>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	623b      	str	r3, [r7, #32]
 8001eb8:	e01c      	b.n	8001ef4 <L3GD20_ReadXYZAngRate+0xd4>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	3328      	adds	r3, #40	; 0x28
 8001ec0:	443b      	add	r3, r7
 8001ec2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	021b      	lsls	r3, r3, #8
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	3328      	adds	r3, #40	; 0x28
 8001ed4:	443b      	add	r3, r7
 8001ed6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4413      	add	r3, r2
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	b21a      	sxth	r2, r3
 8001ee2:	6a3b      	ldr	r3, [r7, #32]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	3328      	adds	r3, #40	; 0x28
 8001ee8:	443b      	add	r3, r7
 8001eea:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	623b      	str	r3, [r7, #32]
 8001ef4:	6a3b      	ldr	r3, [r7, #32]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	dddf      	ble.n	8001eba <L3GD20_ReadXYZAngRate+0x9a>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d00c      	beq.n	8001f1e <L3GD20_ReadXYZAngRate+0xfe>
 8001f04:	2b20      	cmp	r3, #32
 8001f06:	dc0d      	bgt.n	8001f24 <L3GD20_ReadXYZAngRate+0x104>
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d002      	beq.n	8001f12 <L3GD20_ReadXYZAngRate+0xf2>
 8001f0c:	2b10      	cmp	r3, #16
 8001f0e:	d003      	beq.n	8001f18 <L3GD20_ReadXYZAngRate+0xf8>
 8001f10:	e008      	b.n	8001f24 <L3GD20_ReadXYZAngRate+0x104>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8001f12:	4b3d      	ldr	r3, [pc, #244]	; (8002008 <L3GD20_ReadXYZAngRate+0x1e8>)
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001f16:	e005      	b.n	8001f24 <L3GD20_ReadXYZAngRate+0x104>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8001f18:	4b3c      	ldr	r3, [pc, #240]	; (800200c <L3GD20_ReadXYZAngRate+0x1ec>)
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001f1c:	e002      	b.n	8001f24 <L3GD20_ReadXYZAngRate+0x104>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8001f1e:	4b3c      	ldr	r3, [pc, #240]	; (8002010 <L3GD20_ReadXYZAngRate+0x1f0>)
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001f22:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i= 0; i<3; i++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
 8001f28:	e063      	b.n	8001ff2 <L3GD20_ReadXYZAngRate+0x1d2>
        {
          pfData[i] = (float)(RawData[i] * sensitivity) / 1000;
 8001f2a:	6a3b      	ldr	r3, [r7, #32]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	3328      	adds	r3, #40	; 0x28
 8001f30:	443b      	add	r3, r7
 8001f32:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f3e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001f42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002014 <L3GD20_ReadXYZAngRate+0x1f4>
 8001f52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f56:	edc3 7a00 	vstr	s15, [r3]
          if((pfData[i] < 1 && pfData[i] > 0) || (pfData[i] > -1 && pfData[i] < 0))
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	edd3 7a00 	vldr	s15, [r3]
 8001f66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f72:	d50a      	bpl.n	8001f8a <L3GD20_ReadXYZAngRate+0x16a>
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	edd3 7a00 	vldr	s15, [r3]
 8001f80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f88:	dc17      	bgt.n	8001fba <L3GD20_ReadXYZAngRate+0x19a>
 8001f8a:	6a3b      	ldr	r3, [r7, #32]
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	edd3 7a00 	vldr	s15, [r3]
 8001f96:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	dd12      	ble.n	8001fca <L3GD20_ReadXYZAngRate+0x1aa>
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb8:	d507      	bpl.n	8001fca <L3GD20_ReadXYZAngRate+0x1aa>
          {
          	pfData[i] = 0;
 8001fba:	6a3b      	ldr	r3, [r7, #32]
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	e00d      	b.n	8001fe6 <L3GD20_ReadXYZAngRate+0x1c6>
          }
          else
          {
          	pfData[i] += pfData[i];
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fe2:	edc3 7a00 	vstr	s15, [r3]
          }
          HAL_Delay(200);
 8001fe6:	20c8      	movs	r0, #200	; 0xc8
 8001fe8:	f001 fa30 	bl	800344c <HAL_Delay>
  for(i= 0; i<3; i++)
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	623b      	str	r3, [r7, #32]
 8001ff2:	6a3b      	ldr	r3, [r7, #32]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	dd98      	ble.n	8001f2a <L3GD20_ReadXYZAngRate+0x10a>
        }
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3728      	adds	r7, #40	; 0x28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	3d8f5c29 	.word	0x3d8f5c29
 8002008:	410c0000 	.word	0x410c0000
 800200c:	418c0000 	.word	0x418c0000
 8002010:	428c0000 	.word	0x428c0000
 8002014:	447a0000 	.word	0x447a0000

08002018 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800201c:	4819      	ldr	r0, [pc, #100]	; (8002084 <SPIx_Init+0x6c>)
 800201e:	f005 fb48 	bl	80076b2 <HAL_SPI_GetState>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d12b      	bne.n	8002080 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002028:	4b16      	ldr	r3, [pc, #88]	; (8002084 <SPIx_Init+0x6c>)
 800202a:	4a17      	ldr	r2, [pc, #92]	; (8002088 <SPIx_Init+0x70>)
 800202c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800202e:	4b15      	ldr	r3, [pc, #84]	; (8002084 <SPIx_Init+0x6c>)
 8002030:	2218      	movs	r2, #24
 8002032:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002034:	4b13      	ldr	r3, [pc, #76]	; (8002084 <SPIx_Init+0x6c>)
 8002036:	2200      	movs	r2, #0
 8002038:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800203a:	4b12      	ldr	r3, [pc, #72]	; (8002084 <SPIx_Init+0x6c>)
 800203c:	2200      	movs	r2, #0
 800203e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <SPIx_Init+0x6c>)
 8002042:	2200      	movs	r2, #0
 8002044:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002046:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <SPIx_Init+0x6c>)
 8002048:	2200      	movs	r2, #0
 800204a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <SPIx_Init+0x6c>)
 800204e:	2207      	movs	r2, #7
 8002050:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002052:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <SPIx_Init+0x6c>)
 8002054:	2200      	movs	r2, #0
 8002056:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <SPIx_Init+0x6c>)
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <SPIx_Init+0x6c>)
 8002060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002064:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <SPIx_Init+0x6c>)
 8002068:	2200      	movs	r2, #0
 800206a:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <SPIx_Init+0x6c>)
 800206e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002072:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002074:	4803      	ldr	r0, [pc, #12]	; (8002084 <SPIx_Init+0x6c>)
 8002076:	f000 f873 	bl	8002160 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800207a:	4802      	ldr	r0, [pc, #8]	; (8002084 <SPIx_Init+0x6c>)
 800207c:	f004 fe79 	bl	8006d72 <HAL_SPI_Init>
  } 
}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000710 	.word	0x20000710
 8002088:	40015000 	.word	0x40015000

0800208c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	b29a      	uxth	r2, r3
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <SPIx_Read+0x38>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f107 0108 	add.w	r1, r7, #8
 80020a6:	4808      	ldr	r0, [pc, #32]	; (80020c8 <SPIx_Read+0x3c>)
 80020a8:	f005 f850 	bl	800714c <HAL_SPI_Receive>
 80020ac:	4603      	mov	r3, r0
 80020ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80020b6:	f000 f847 	bl	8002148 <SPIx_Error>
  }
  
  return readvalue;
 80020ba:	68bb      	ldr	r3, [r7, #8]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200000a0 	.word	0x200000a0
 80020c8:	20000710 	.word	0x20000710

080020cc <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80020da:	4b09      	ldr	r3, [pc, #36]	; (8002100 <SPIx_Write+0x34>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	1db9      	adds	r1, r7, #6
 80020e0:	2201      	movs	r2, #1
 80020e2:	4808      	ldr	r0, [pc, #32]	; (8002104 <SPIx_Write+0x38>)
 80020e4:	f004 fef6 	bl	8006ed4 <HAL_SPI_Transmit>
 80020e8:	4603      	mov	r3, r0
 80020ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80020f2:	f000 f829 	bl	8002148 <SPIx_Error>
  }
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200000a0 	.word	0x200000a0
 8002104:	20000710 	.word	0x20000710

08002108 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af02      	add	r7, sp, #8
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8002116:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <SPIx_WriteRead+0x38>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f107 020f 	add.w	r2, r7, #15
 800211e:	1df9      	adds	r1, r7, #7
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	2301      	movs	r3, #1
 8002124:	4807      	ldr	r0, [pc, #28]	; (8002144 <SPIx_WriteRead+0x3c>)
 8002126:	f005 f922 	bl	800736e <HAL_SPI_TransmitReceive>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8002130:	f000 f80a 	bl	8002148 <SPIx_Error>
  }
  
  return receivedbyte;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200000a0 	.word	0x200000a0
 8002144:	20000710 	.word	0x20000710

08002148 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 800214c:	4803      	ldr	r0, [pc, #12]	; (800215c <SPIx_Error+0x14>)
 800214e:	f004 fe99 	bl	8006e84 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002152:	f7ff ff61 	bl	8002018 <SPIx_Init>
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000710 	.word	0x20000710

08002160 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b08a      	sub	sp, #40	; 0x28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002168:	2300      	movs	r3, #0
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	4b17      	ldr	r3, [pc, #92]	; (80021cc <SPIx_MspInit+0x6c>)
 800216e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002170:	4a16      	ldr	r2, [pc, #88]	; (80021cc <SPIx_MspInit+0x6c>)
 8002172:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002176:	6453      	str	r3, [r2, #68]	; 0x44
 8002178:	4b14      	ldr	r3, [pc, #80]	; (80021cc <SPIx_MspInit+0x6c>)
 800217a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	4b10      	ldr	r3, [pc, #64]	; (80021cc <SPIx_MspInit+0x6c>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	4a0f      	ldr	r2, [pc, #60]	; (80021cc <SPIx_MspInit+0x6c>)
 800218e:	f043 0320 	orr.w	r3, r3, #32
 8002192:	6313      	str	r3, [r2, #48]	; 0x30
 8002194:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <SPIx_MspInit+0x6c>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80021a0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80021a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80021aa:	2302      	movs	r3, #2
 80021ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80021ae:	2301      	movs	r3, #1
 80021b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80021b2:	2305      	movs	r3, #5
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	4804      	ldr	r0, [pc, #16]	; (80021d0 <SPIx_MspInit+0x70>)
 80021be:	f001 fe9f 	bl	8003f00 <HAL_GPIO_Init>
}
 80021c2:	bf00      	nop
 80021c4:	3728      	adds	r7, #40	; 0x28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40021400 	.word	0x40021400

080021d4 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 80021da:	4b36      	ldr	r3, [pc, #216]	; (80022b4 <LCD_IO_Init+0xe0>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d164      	bne.n	80022ac <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80021e2:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <LCD_IO_Init+0xe0>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80021e8:	2300      	movs	r3, #0
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	4b32      	ldr	r3, [pc, #200]	; (80022b8 <LCD_IO_Init+0xe4>)
 80021ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f0:	4a31      	ldr	r2, [pc, #196]	; (80022b8 <LCD_IO_Init+0xe4>)
 80021f2:	f043 0308 	orr.w	r3, r3, #8
 80021f6:	6313      	str	r3, [r2, #48]	; 0x30
 80021f8:	4b2f      	ldr	r3, [pc, #188]	; (80022b8 <LCD_IO_Init+0xe4>)
 80021fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fc:	f003 0308 	and.w	r3, r3, #8
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002204:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002208:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800220a:	2301      	movs	r3, #1
 800220c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002216:	f107 030c 	add.w	r3, r7, #12
 800221a:	4619      	mov	r1, r3
 800221c:	4827      	ldr	r0, [pc, #156]	; (80022bc <LCD_IO_Init+0xe8>)
 800221e:	f001 fe6f 	bl	8003f00 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
 8002226:	4b24      	ldr	r3, [pc, #144]	; (80022b8 <LCD_IO_Init+0xe4>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a23      	ldr	r2, [pc, #140]	; (80022b8 <LCD_IO_Init+0xe4>)
 800222c:	f043 0308 	orr.w	r3, r3, #8
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b21      	ldr	r3, [pc, #132]	; (80022b8 <LCD_IO_Init+0xe4>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	607b      	str	r3, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800223e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002242:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002244:	2301      	movs	r3, #1
 8002246:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800224c:	2302      	movs	r3, #2
 800224e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002250:	f107 030c 	add.w	r3, r7, #12
 8002254:	4619      	mov	r1, r3
 8002256:	4819      	ldr	r0, [pc, #100]	; (80022bc <LCD_IO_Init+0xe8>)
 8002258:	f001 fe52 	bl	8003f00 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 800225c:	2300      	movs	r3, #0
 800225e:	603b      	str	r3, [r7, #0]
 8002260:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <LCD_IO_Init+0xe4>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	4a14      	ldr	r2, [pc, #80]	; (80022b8 <LCD_IO_Init+0xe4>)
 8002266:	f043 0304 	orr.w	r3, r3, #4
 800226a:	6313      	str	r3, [r2, #48]	; 0x30
 800226c:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <LCD_IO_Init+0xe4>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	603b      	str	r3, [r7, #0]
 8002276:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002278:	2304      	movs	r3, #4
 800227a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800227c:	2301      	movs	r3, #1
 800227e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002284:	2302      	movs	r3, #2
 8002286:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002288:	f107 030c 	add.w	r3, r7, #12
 800228c:	4619      	mov	r1, r3
 800228e:	480c      	ldr	r0, [pc, #48]	; (80022c0 <LCD_IO_Init+0xec>)
 8002290:	f001 fe36 	bl	8003f00 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002294:	2200      	movs	r2, #0
 8002296:	2104      	movs	r1, #4
 8002298:	4809      	ldr	r0, [pc, #36]	; (80022c0 <LCD_IO_Init+0xec>)
 800229a:	f002 f8e9 	bl	8004470 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800229e:	2201      	movs	r2, #1
 80022a0:	2104      	movs	r1, #4
 80022a2:	4807      	ldr	r0, [pc, #28]	; (80022c0 <LCD_IO_Init+0xec>)
 80022a4:	f002 f8e4 	bl	8004470 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80022a8:	f7ff feb6 	bl	8002018 <SPIx_Init>
  }
}
 80022ac:	bf00      	nop
 80022ae:	3720      	adds	r7, #32
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000768 	.word	0x20000768
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40020c00 	.word	0x40020c00
 80022c0:	40020800 	.word	0x40020800

080022c4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80022ce:	2201      	movs	r2, #1
 80022d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022d4:	480a      	ldr	r0, [pc, #40]	; (8002300 <LCD_IO_WriteData+0x3c>)
 80022d6:	f002 f8cb 	bl	8004470 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80022da:	2200      	movs	r2, #0
 80022dc:	2104      	movs	r1, #4
 80022de:	4809      	ldr	r0, [pc, #36]	; (8002304 <LCD_IO_WriteData+0x40>)
 80022e0:	f002 f8c6 	bl	8004470 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fef0 	bl	80020cc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80022ec:	2201      	movs	r2, #1
 80022ee:	2104      	movs	r1, #4
 80022f0:	4804      	ldr	r0, [pc, #16]	; (8002304 <LCD_IO_WriteData+0x40>)
 80022f2:	f002 f8bd 	bl	8004470 <HAL_GPIO_WritePin>
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40020c00 	.word	0x40020c00
 8002304:	40020800 	.word	0x40020800

08002308 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002312:	2200      	movs	r2, #0
 8002314:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002318:	480a      	ldr	r0, [pc, #40]	; (8002344 <LCD_IO_WriteReg+0x3c>)
 800231a:	f002 f8a9 	bl	8004470 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800231e:	2200      	movs	r2, #0
 8002320:	2104      	movs	r1, #4
 8002322:	4809      	ldr	r0, [pc, #36]	; (8002348 <LCD_IO_WriteReg+0x40>)
 8002324:	f002 f8a4 	bl	8004470 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	b29b      	uxth	r3, r3
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fecd 	bl	80020cc <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002332:	2201      	movs	r2, #1
 8002334:	2104      	movs	r1, #4
 8002336:	4804      	ldr	r0, [pc, #16]	; (8002348 <LCD_IO_WriteReg+0x40>)
 8002338:	f002 f89a 	bl	8004470 <HAL_GPIO_WritePin>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40020c00 	.word	0x40020c00
 8002348:	40020800 	.word	0x40020800

0800234c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	460a      	mov	r2, r1
 8002356:	80fb      	strh	r3, [r7, #6]
 8002358:	4613      	mov	r3, r2
 800235a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 800235c:	2300      	movs	r3, #0
 800235e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002360:	2200      	movs	r2, #0
 8002362:	2104      	movs	r1, #4
 8002364:	4810      	ldr	r0, [pc, #64]	; (80023a8 <LCD_IO_ReadData+0x5c>)
 8002366:	f002 f883 	bl	8004470 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800236a:	2200      	movs	r2, #0
 800236c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002370:	480e      	ldr	r0, [pc, #56]	; (80023ac <LCD_IO_ReadData+0x60>)
 8002372:	f002 f87d 	bl	8004470 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fea7 	bl	80020cc <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800237e:	797b      	ldrb	r3, [r7, #5]
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fe83 	bl	800208c <SPIx_Read>
 8002386:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002388:	2201      	movs	r2, #1
 800238a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800238e:	4807      	ldr	r0, [pc, #28]	; (80023ac <LCD_IO_ReadData+0x60>)
 8002390:	f002 f86e 	bl	8004470 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002394:	2201      	movs	r2, #1
 8002396:	2104      	movs	r1, #4
 8002398:	4803      	ldr	r0, [pc, #12]	; (80023a8 <LCD_IO_ReadData+0x5c>)
 800239a:	f002 f869 	bl	8004470 <HAL_GPIO_WritePin>
  
  return readvalue;
 800239e:	68fb      	ldr	r3, [r7, #12]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40020800 	.word	0x40020800
 80023ac:	40020c00 	.word	0x40020c00

080023b0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f001 f847 	bl	800344c <HAL_Delay>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
	...

080023c8 <GYRO_IO_Init>:

/**
  * @brief  Configures the Gyroscope SPI interface.
  */
void GYRO_IO_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------*/
  /* Enable CS GPIO clock and Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 80023ce:	2300      	movs	r3, #0
 80023d0:	60bb      	str	r3, [r7, #8]
 80023d2:	4b20      	ldr	r3, [pc, #128]	; (8002454 <GYRO_IO_Init+0x8c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a1f      	ldr	r2, [pc, #124]	; (8002454 <GYRO_IO_Init+0x8c>)
 80023d8:	f043 0304 	orr.w	r3, r3, #4
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <GYRO_IO_Init+0x8c>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 80023ea:	2302      	movs	r3, #2
 80023ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80023ee:	2301      	movs	r3, #1
 80023f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	4619      	mov	r1, r3
 8002400:	4815      	ldr	r0, [pc, #84]	; (8002458 <GYRO_IO_Init+0x90>)
 8002402:	f001 fd7d 	bl	8003f00 <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  GYRO_CS_HIGH();
 8002406:	2201      	movs	r2, #1
 8002408:	2102      	movs	r1, #2
 800240a:	4813      	ldr	r0, [pc, #76]	; (8002458 <GYRO_IO_Init+0x90>)
 800240c:	f002 f830 	bl	8004470 <HAL_GPIO_WritePin>
  
  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8002410:	2300      	movs	r3, #0
 8002412:	607b      	str	r3, [r7, #4]
 8002414:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <GYRO_IO_Init+0x8c>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <GYRO_IO_Init+0x8c>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6313      	str	r3, [r2, #48]	; 0x30
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <GYRO_IO_Init+0x8c>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800242c:	2306      	movs	r3, #6
 800242e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002430:	2300      	movs	r3, #0
 8002432:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002434:	2302      	movs	r3, #2
 8002436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800243c:	f107 030c 	add.w	r3, r7, #12
 8002440:	4619      	mov	r1, r3
 8002442:	4806      	ldr	r0, [pc, #24]	; (800245c <GYRO_IO_Init+0x94>)
 8002444:	f001 fd5c 	bl	8003f00 <HAL_GPIO_Init>

  SPIx_Init();
 8002448:	f7ff fde6 	bl	8002018 <SPIx_Init>
}
 800244c:	bf00      	nop
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40023800 	.word	0x40023800
 8002458:	40020800 	.word	0x40020800
 800245c:	40020000 	.word	0x40020000

08002460 <GYRO_IO_Write>:
  * @param  pBuffer: Pointer to the buffer containing the data to be written to the Gyroscope.
  * @param  WriteAddr: Gyroscope's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	70fb      	strb	r3, [r7, #3]
 800246c:	4613      	mov	r3, r2
 800246e:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002470:	883b      	ldrh	r3, [r7, #0]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d903      	bls.n	800247e <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800247c:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800247e:	2200      	movs	r2, #0
 8002480:	2102      	movs	r1, #2
 8002482:	480f      	ldr	r0, [pc, #60]	; (80024c0 <GYRO_IO_Write+0x60>)
 8002484:	f001 fff4 	bl	8004470 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff fe3c 	bl	8002108 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002490:	e00a      	b.n	80024a8 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fe36 	bl	8002108 <SPIx_WriteRead>
    NumByteToWrite--;
 800249c:	883b      	ldrh	r3, [r7, #0]
 800249e:	3b01      	subs	r3, #1
 80024a0:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3301      	adds	r3, #1
 80024a6:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 80024a8:	883b      	ldrh	r3, [r7, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f1      	bne.n	8002492 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80024ae:	2201      	movs	r2, #1
 80024b0:	2102      	movs	r1, #2
 80024b2:	4803      	ldr	r0, [pc, #12]	; (80024c0 <GYRO_IO_Write+0x60>)
 80024b4:	f001 ffdc 	bl	8004470 <HAL_GPIO_WritePin>
}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40020800 	.word	0x40020800

080024c4 <GYRO_IO_Read>:
  * @param  pBuffer: Pointer to the buffer that receives the data read from the Gyroscope.
  * @param  ReadAddr: Gyroscope's internal address to read from.
  * @param  NumByteToRead: Number of bytes to read from the Gyroscope.
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	460b      	mov	r3, r1
 80024ce:	70fb      	strb	r3, [r7, #3]
 80024d0:	4613      	mov	r3, r2
 80024d2:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 80024d4:	883b      	ldrh	r3, [r7, #0]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d904      	bls.n	80024e4 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80024da:	78fb      	ldrb	r3, [r7, #3]
 80024dc:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80024e0:	70fb      	strb	r3, [r7, #3]
 80024e2:	e003      	b.n	80024ec <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80024e4:	78fb      	ldrb	r3, [r7, #3]
 80024e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80024ea:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80024ec:	2200      	movs	r2, #0
 80024ee:	2102      	movs	r1, #2
 80024f0:	4810      	ldr	r0, [pc, #64]	; (8002534 <GYRO_IO_Read+0x70>)
 80024f2:	f001 ffbd 	bl	8004470 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80024f6:	78fb      	ldrb	r3, [r7, #3]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fe05 	bl	8002108 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80024fe:	e00c      	b.n	800251a <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to Gyroscope (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8002500:	2000      	movs	r0, #0
 8002502:	f7ff fe01 	bl	8002108 <SPIx_WriteRead>
 8002506:	4603      	mov	r3, r0
 8002508:	461a      	mov	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800250e:	883b      	ldrh	r3, [r7, #0]
 8002510:	3b01      	subs	r3, #1
 8002512:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3301      	adds	r3, #1
 8002518:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 800251a:	883b      	ldrh	r3, [r7, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1ef      	bne.n	8002500 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8002520:	2201      	movs	r2, #1
 8002522:	2102      	movs	r1, #2
 8002524:	4803      	ldr	r0, [pc, #12]	; (8002534 <GYRO_IO_Read+0x70>)
 8002526:	f001 ffa3 	bl	8004470 <HAL_GPIO_WritePin>
}  
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40020800 	.word	0x40020800

08002538 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002542:	2300      	movs	r3, #0
 8002544:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8002546:	2300      	movs	r3, #0
 8002548:	703b      	strb	r3, [r7, #0]
 800254a:	2300      	movs	r3, #0
 800254c:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800254e:	4b2b      	ldr	r3, [pc, #172]	; (80025fc <BSP_GYRO_Init+0xc4>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	4798      	blx	r3
 8002554:	4603      	mov	r3, r0
 8002556:	2bd4      	cmp	r3, #212	; 0xd4
 8002558:	d005      	beq.n	8002566 <BSP_GYRO_Init+0x2e>
 800255a:	4b28      	ldr	r3, [pc, #160]	; (80025fc <BSP_GYRO_Init+0xc4>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	4798      	blx	r3
 8002560:	4603      	mov	r3, r0
 8002562:	2bd5      	cmp	r3, #213	; 0xd5
 8002564:	d145      	bne.n	80025f2 <BSP_GYRO_Init+0xba>
  {	
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8002566:	4b26      	ldr	r3, [pc, #152]	; (8002600 <BSP_GYRO_Init+0xc8>)
 8002568:	4a24      	ldr	r2, [pc, #144]	; (80025fc <BSP_GYRO_Init+0xc4>)
 800256a:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 800256c:	2308      	movs	r3, #8
 800256e:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8002570:	2300      	movs	r3, #0
 8002572:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8002574:	2307      	movs	r3, #7
 8002576:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8002578:	2330      	movs	r3, #48	; 0x30
 800257a:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 800257c:	2300      	movs	r3, #0
 800257e:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8002580:	2300      	movs	r3, #0
 8002582:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8002584:	2310      	movs	r3, #16
 8002586:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002588:	793a      	ldrb	r2, [r7, #4]
 800258a:	797b      	ldrb	r3, [r7, #5]
 800258c:	4313      	orrs	r3, r2
 800258e:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002590:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002592:	4313      	orrs	r3, r2
 8002594:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8002596:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8002598:	4313      	orrs	r3, r2
 800259a:	b2db      	uxtb	r3, r3
 800259c:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800259e:	7a3a      	ldrb	r2, [r7, #8]
 80025a0:	7a7b      	ldrb	r3, [r7, #9]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 80025a6:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	021b      	lsls	r3, r3, #8
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	89bb      	ldrh	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	81bb      	strh	r3, [r7, #12]
    
    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80025b8:	4b11      	ldr	r3, [pc, #68]	; (8002600 <BSP_GYRO_Init+0xc8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	89ba      	ldrh	r2, [r7, #12]
 80025c0:	4610      	mov	r0, r2
 80025c2:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 80025c4:	2300      	movs	r3, #0
 80025c6:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80025cc:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80025ce:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80025d0:	4313      	orrs	r3, r2
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 80025d6:	4b0a      	ldr	r3, [pc, #40]	; (8002600 <BSP_GYRO_Init+0xc8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	89ba      	ldrh	r2, [r7, #12]
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	4610      	mov	r0, r2
 80025e2:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <BSP_GYRO_Init+0xc8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ea:	2010      	movs	r0, #16
 80025ec:	4798      	blx	r3

    ret = GYRO_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	73fb      	strb	r3, [r7, #15]
    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);

    ret = GYRO_OK;
  }
#endif /* USE_STM32F429I_DISCOVERY_REVD */
  return ret;
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	2000006c 	.word	0x2000006c
 8002600:	2000076c 	.word	0x2000076c

08002604 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002608:	4b2d      	ldr	r3, [pc, #180]	; (80026c0 <BSP_LCD_Init+0xbc>)
 800260a:	4a2e      	ldr	r2, [pc, #184]	; (80026c4 <BSP_LCD_Init+0xc0>)
 800260c:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800260e:	4b2c      	ldr	r3, [pc, #176]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002610:	2209      	movs	r2, #9
 8002612:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002614:	4b2a      	ldr	r3, [pc, #168]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002616:	2201      	movs	r2, #1
 8002618:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800261a:	4b29      	ldr	r3, [pc, #164]	; (80026c0 <BSP_LCD_Init+0xbc>)
 800261c:	221d      	movs	r2, #29
 800261e:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002620:	4b27      	ldr	r3, [pc, #156]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002622:	2203      	movs	r2, #3
 8002624:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002626:	4b26      	ldr	r3, [pc, #152]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002628:	f240 120d 	movw	r2, #269	; 0x10d
 800262c:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800262e:	4b24      	ldr	r3, [pc, #144]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002630:	f240 1243 	movw	r2, #323	; 0x143
 8002634:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002636:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002638:	f240 1217 	movw	r2, #279	; 0x117
 800263c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800263e:	4b20      	ldr	r3, [pc, #128]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002640:	f240 1247 	movw	r2, #327	; 0x147
 8002644:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002646:	4b1e      	ldr	r3, [pc, #120]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800264e:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002656:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800265e:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <BSP_LCD_Init+0xc4>)
 8002660:	2208      	movs	r2, #8
 8002662:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002664:	4b18      	ldr	r3, [pc, #96]	; (80026c8 <BSP_LCD_Init+0xc4>)
 8002666:	22c0      	movs	r2, #192	; 0xc0
 8002668:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800266a:	4b17      	ldr	r3, [pc, #92]	; (80026c8 <BSP_LCD_Init+0xc4>)
 800266c:	2204      	movs	r2, #4
 800266e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002670:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <BSP_LCD_Init+0xc4>)
 8002672:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002676:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002678:	4813      	ldr	r0, [pc, #76]	; (80026c8 <BSP_LCD_Init+0xc4>)
 800267a:	f004 f91f 	bl	80068bc <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800267e:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002680:	2200      	movs	r2, #0
 8002682:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002684:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800268a:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <BSP_LCD_Init+0xbc>)
 800268c:	2200      	movs	r2, #0
 800268e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002690:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <BSP_LCD_Init+0xbc>)
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002696:	f000 fb99 	bl	8002dcc <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800269a:	4809      	ldr	r0, [pc, #36]	; (80026c0 <BSP_LCD_Init+0xbc>)
 800269c:	f001 ff02 	bl	80044a4 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80026a0:	4b0a      	ldr	r3, [pc, #40]	; (80026cc <BSP_LCD_Init+0xc8>)
 80026a2:	4a0b      	ldr	r2, [pc, #44]	; (80026d0 <BSP_LCD_Init+0xcc>)
 80026a4:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <BSP_LCD_Init+0xc8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80026ae:	f000 fcc1 	bl	8003034 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80026b2:	4808      	ldr	r0, [pc, #32]	; (80026d4 <BSP_LCD_Init+0xd0>)
 80026b4:	f000 f8ce 	bl	8002854 <BSP_LCD_SetFont>

  return LCD_OK;
 80026b8:	2300      	movs	r3, #0
}  
 80026ba:	4618      	mov	r0, r3
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000770 	.word	0x20000770
 80026c4:	40016800 	.word	0x40016800
 80026c8:	20000858 	.word	0x20000858
 80026cc:	200008a4 	.word	0x200008a4
 80026d0:	20000034 	.word	0x20000034
 80026d4:	200000a4 	.word	0x200000a4

080026d8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80026dc:	4b03      	ldr	r3, [pc, #12]	; (80026ec <BSP_LCD_GetXSize+0x14>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e2:	4798      	blx	r3
 80026e4:	4603      	mov	r3, r0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	200008a4 	.word	0x200008a4

080026f0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <BSP_LCD_GetYSize+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	4798      	blx	r3
 80026fc:	4603      	mov	r3, r0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200008a4 	.word	0x200008a4

08002708 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002708:	b580      	push	{r7, lr}
 800270a:	b090      	sub	sp, #64	; 0x40
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	6039      	str	r1, [r7, #0]
 8002712:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002714:	2300      	movs	r3, #0
 8002716:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002718:	f7ff ffde 	bl	80026d8 <BSP_LCD_GetXSize>
 800271c:	4603      	mov	r3, r0
 800271e:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002724:	f7ff ffe4 	bl	80026f0 <BSP_LCD_GetYSize>
 8002728:	4603      	mov	r3, r0
 800272a:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800272c:	2300      	movs	r3, #0
 800272e:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002734:	23ff      	movs	r3, #255	; 0xff
 8002736:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002738:	2300      	movs	r3, #0
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002742:	2300      	movs	r3, #0
 8002744:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800274e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002752:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002754:	2307      	movs	r3, #7
 8002756:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002758:	f7ff ffbe 	bl	80026d8 <BSP_LCD_GetXSize>
 800275c:	4603      	mov	r3, r0
 800275e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002760:	f7ff ffc6 	bl	80026f0 <BSP_LCD_GetYSize>
 8002764:	4603      	mov	r3, r0
 8002766:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002768:	88fa      	ldrh	r2, [r7, #6]
 800276a:	f107 030c 	add.w	r3, r7, #12
 800276e:	4619      	mov	r1, r3
 8002770:	4814      	ldr	r0, [pc, #80]	; (80027c4 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002772:	f001 ff71 	bl	8004658 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002776:	88fa      	ldrh	r2, [r7, #6]
 8002778:	4913      	ldr	r1, [pc, #76]	; (80027c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	3304      	adds	r3, #4
 8002786:	f04f 32ff 	mov.w	r2, #4294967295
 800278a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800278c:	88fa      	ldrh	r2, [r7, #6]
 800278e:	490e      	ldr	r1, [pc, #56]	; (80027c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002790:	4613      	mov	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	3308      	adds	r3, #8
 800279c:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <BSP_LCD_LayerDefaultInit+0xc4>)
 800279e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80027a0:	88fa      	ldrh	r2, [r7, #6]
 80027a2:	4909      	ldr	r1, [pc, #36]	; (80027c8 <BSP_LCD_LayerDefaultInit+0xc0>)
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80027b2:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80027b4:	4803      	ldr	r0, [pc, #12]	; (80027c4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80027b6:	f001 ff8d 	bl	80046d4 <HAL_LTDC_EnableDither>
}
 80027ba:	bf00      	nop
 80027bc:	3740      	adds	r7, #64	; 0x40
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000770 	.word	0x20000770
 80027c8:	2000088c 	.word	0x2000088c
 80027cc:	200000a4 	.word	0x200000a4

080027d0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80027d8:	4a04      	ldr	r2, [pc, #16]	; (80027ec <BSP_LCD_SelectLayer+0x1c>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000888 	.word	0x20000888

080027f0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80027f8:	4b07      	ldr	r3, [pc, #28]	; (8002818 <BSP_LCD_SetTextColor+0x28>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4907      	ldr	r1, [pc, #28]	; (800281c <BSP_LCD_SetTextColor+0x2c>)
 80027fe:	4613      	mov	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	601a      	str	r2, [r3, #0]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	20000888 	.word	0x20000888
 800281c:	2000088c 	.word	0x2000088c

08002820 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002828:	4b08      	ldr	r3, [pc, #32]	; (800284c <BSP_LCD_SetBackColor+0x2c>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4908      	ldr	r1, [pc, #32]	; (8002850 <BSP_LCD_SetBackColor+0x30>)
 800282e:	4613      	mov	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	3304      	adds	r3, #4
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	601a      	str	r2, [r3, #0]
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	20000888 	.word	0x20000888
 8002850:	2000088c 	.word	0x2000088c

08002854 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800285c:	4b08      	ldr	r3, [pc, #32]	; (8002880 <BSP_LCD_SetFont+0x2c>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4908      	ldr	r1, [pc, #32]	; (8002884 <BSP_LCD_SetFont+0x30>)
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	440b      	add	r3, r1
 800286c:	3308      	adds	r3, #8
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	601a      	str	r2, [r3, #0]
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000888 	.word	0x20000888
 8002884:	2000088c 	.word	0x2000088c

08002888 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800288a:	b085      	sub	sp, #20
 800288c:	af02      	add	r7, sp, #8
 800288e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002890:	4b0f      	ldr	r3, [pc, #60]	; (80028d0 <BSP_LCD_Clear+0x48>)
 8002892:	681c      	ldr	r4, [r3, #0]
 8002894:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <BSP_LCD_Clear+0x48>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a0e      	ldr	r2, [pc, #56]	; (80028d4 <BSP_LCD_Clear+0x4c>)
 800289a:	2134      	movs	r1, #52	; 0x34
 800289c:	fb01 f303 	mul.w	r3, r1, r3
 80028a0:	4413      	add	r3, r2
 80028a2:	335c      	adds	r3, #92	; 0x5c
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	461e      	mov	r6, r3
 80028a8:	f7ff ff16 	bl	80026d8 <BSP_LCD_GetXSize>
 80028ac:	4605      	mov	r5, r0
 80028ae:	f7ff ff1f 	bl	80026f0 <BSP_LCD_GetYSize>
 80028b2:	4602      	mov	r2, r0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	2300      	movs	r3, #0
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	4613      	mov	r3, r2
 80028be:	462a      	mov	r2, r5
 80028c0:	4631      	mov	r1, r6
 80028c2:	4620      	mov	r0, r4
 80028c4:	f000 fb7e 	bl	8002fc4 <FillBuffer>
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028d0:	20000888 	.word	0x20000888
 80028d4:	20000770 	.word	0x20000770

080028d8 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80028d8:	b590      	push	{r4, r7, lr}
 80028da:	b08b      	sub	sp, #44	; 0x2c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4604      	mov	r4, r0
 80028e0:	4608      	mov	r0, r1
 80028e2:	4611      	mov	r1, r2
 80028e4:	461a      	mov	r2, r3
 80028e6:	4623      	mov	r3, r4
 80028e8:	80fb      	strh	r3, [r7, #6]
 80028ea:	4603      	mov	r3, r0
 80028ec:	80bb      	strh	r3, [r7, #4]
 80028ee:	460b      	mov	r3, r1
 80028f0:	807b      	strh	r3, [r7, #2]
 80028f2:	4613      	mov	r3, r2
 80028f4:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80028f6:	2300      	movs	r3, #0
 80028f8:	823b      	strh	r3, [r7, #16]
 80028fa:	2300      	movs	r3, #0
 80028fc:	81fb      	strh	r3, [r7, #14]
 80028fe:	2300      	movs	r3, #0
 8002900:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002902:	2300      	movs	r3, #0
 8002904:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002906:	2300      	movs	r3, #0
 8002908:	847b      	strh	r3, [r7, #34]	; 0x22
 800290a:	2300      	movs	r3, #0
 800290c:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 800290e:	2300      	movs	r3, #0
 8002910:	83fb      	strh	r3, [r7, #30]
 8002912:	2300      	movs	r3, #0
 8002914:	83bb      	strh	r3, [r7, #28]
 8002916:	2300      	movs	r3, #0
 8002918:	837b      	strh	r3, [r7, #26]
 800291a:	2300      	movs	r3, #0
 800291c:	833b      	strh	r3, [r7, #24]
 800291e:	2300      	movs	r3, #0
 8002920:	82fb      	strh	r3, [r7, #22]
 8002922:	2300      	movs	r3, #0
 8002924:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 800292a:	887a      	ldrh	r2, [r7, #2]
 800292c:	88fb      	ldrh	r3, [r7, #6]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	bfb8      	it	lt
 8002934:	425b      	neglt	r3, r3
 8002936:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8002938:	883a      	ldrh	r2, [r7, #0]
 800293a:	88bb      	ldrh	r3, [r7, #4]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	bfb8      	it	lt
 8002942:	425b      	neglt	r3, r3
 8002944:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 800294a:	88bb      	ldrh	r3, [r7, #4]
 800294c:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 800294e:	887a      	ldrh	r2, [r7, #2]
 8002950:	88fb      	ldrh	r3, [r7, #6]
 8002952:	429a      	cmp	r2, r3
 8002954:	d304      	bcc.n	8002960 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002956:	2301      	movs	r3, #1
 8002958:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 800295a:	2301      	movs	r3, #1
 800295c:	843b      	strh	r3, [r7, #32]
 800295e:	e005      	b.n	800296c <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002964:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002966:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800296a:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 800296c:	883a      	ldrh	r2, [r7, #0]
 800296e:	88bb      	ldrh	r3, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	d304      	bcc.n	800297e <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002974:	2301      	movs	r3, #1
 8002976:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002978:	2301      	movs	r3, #1
 800297a:	83bb      	strh	r3, [r7, #28]
 800297c:	e005      	b.n	800298a <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 800297e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002982:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002984:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002988:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800298a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800298e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002992:	429a      	cmp	r2, r3
 8002994:	db10      	blt.n	80029b8 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002996:	2300      	movs	r3, #0
 8002998:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800299a:	2300      	movs	r3, #0
 800299c:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 800299e:	8a3b      	ldrh	r3, [r7, #16]
 80029a0:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80029a2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80029a6:	0fda      	lsrs	r2, r3, #31
 80029a8:	4413      	add	r3, r2
 80029aa:	105b      	asrs	r3, r3, #1
 80029ac:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 80029ae:	89fb      	ldrh	r3, [r7, #14]
 80029b0:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 80029b2:	8a3b      	ldrh	r3, [r7, #16]
 80029b4:	82bb      	strh	r3, [r7, #20]
 80029b6:	e00f      	b.n	80029d8 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 80029b8:	2300      	movs	r3, #0
 80029ba:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 80029bc:	2300      	movs	r3, #0
 80029be:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 80029c0:	89fb      	ldrh	r3, [r7, #14]
 80029c2:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 80029c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029c8:	0fda      	lsrs	r2, r3, #31
 80029ca:	4413      	add	r3, r2
 80029cc:	105b      	asrs	r3, r3, #1
 80029ce:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 80029d0:	8a3b      	ldrh	r3, [r7, #16]
 80029d2:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 80029d4:	89fb      	ldrh	r3, [r7, #14]
 80029d6:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80029d8:	2300      	movs	r3, #0
 80029da:	827b      	strh	r3, [r7, #18]
 80029dc:	e037      	b.n	8002a4e <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80029de:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80029e0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80029e2:	4b20      	ldr	r3, [pc, #128]	; (8002a64 <BSP_LCD_DrawLine+0x18c>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	4c20      	ldr	r4, [pc, #128]	; (8002a68 <BSP_LCD_DrawLine+0x190>)
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4423      	add	r3, r4
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	f000 fabf 	bl	8002f78 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80029fa:	8b3a      	ldrh	r2, [r7, #24]
 80029fc:	8afb      	ldrh	r3, [r7, #22]
 80029fe:	4413      	add	r3, r2
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002a04:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002a08:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	db0e      	blt.n	8002a2e <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8002a10:	8b3a      	ldrh	r2, [r7, #24]
 8002a12:	8b7b      	ldrh	r3, [r7, #26]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002a1a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002a1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002a1e:	4413      	add	r3, r2
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002a24:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a26:	8bfb      	ldrh	r3, [r7, #30]
 8002a28:	4413      	add	r3, r2
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8002a2e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002a30:	8c3b      	ldrh	r3, [r7, #32]
 8002a32:	4413      	add	r3, r2
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002a38:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a3a:	8bbb      	ldrh	r3, [r7, #28]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002a42:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3301      	adds	r3, #1
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	827b      	strh	r3, [r7, #18]
 8002a4e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002a52:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	ddc1      	ble.n	80029de <BSP_LCD_DrawLine+0x106>
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	372c      	adds	r7, #44	; 0x2c
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd90      	pop	{r4, r7, pc}
 8002a64:	20000888 	.word	0x20000888
 8002a68:	2000088c 	.word	0x2000088c

08002a6c <BSP_LCD_FillTriangle>:
  * @param  Y2: the point 2 y position
  * @param  X3: the point 3 x position
  * @param  Y3: the point 3 y position
  */
void BSP_LCD_FillTriangle(uint16_t X1, uint16_t X2, uint16_t X3, uint16_t Y1, uint16_t Y2, uint16_t Y3)
{ 
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b08b      	sub	sp, #44	; 0x2c
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4604      	mov	r4, r0
 8002a74:	4608      	mov	r0, r1
 8002a76:	4611      	mov	r1, r2
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4623      	mov	r3, r4
 8002a7c:	80fb      	strh	r3, [r7, #6]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	80bb      	strh	r3, [r7, #4]
 8002a82:	460b      	mov	r3, r1
 8002a84:	807b      	strh	r3, [r7, #2]
 8002a86:	4613      	mov	r3, r2
 8002a88:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	823b      	strh	r3, [r7, #16]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	81fb      	strh	r3, [r7, #14]
 8002a92:	2300      	movs	r3, #0
 8002a94:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002a96:	2300      	movs	r3, #0
 8002a98:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	847b      	strh	r3, [r7, #34]	; 0x22
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	83fb      	strh	r3, [r7, #30]
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	83bb      	strh	r3, [r7, #28]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	837b      	strh	r3, [r7, #26]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	833b      	strh	r3, [r7, #24]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	82fb      	strh	r3, [r7, #22]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8002abe:	88ba      	ldrh	r2, [r7, #4]
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bfb8      	it	lt
 8002ac8:	425b      	neglt	r3, r3
 8002aca:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8002acc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002ace:	883b      	ldrh	r3, [r7, #0]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	bfb8      	it	lt
 8002ad6:	425b      	neglt	r3, r3
 8002ad8:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8002ada:	88fb      	ldrh	r3, [r7, #6]
 8002adc:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8002ade:	883b      	ldrh	r3, [r7, #0]
 8002ae0:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8002ae2:	88ba      	ldrh	r2, [r7, #4]
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d304      	bcc.n	8002af4 <BSP_LCD_FillTriangle+0x88>
  {
    xinc1 = 1;
 8002aea:	2301      	movs	r3, #1
 8002aec:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002aee:	2301      	movs	r3, #1
 8002af0:	843b      	strh	r3, [r7, #32]
 8002af2:	e005      	b.n	8002b00 <BSP_LCD_FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002af8:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002afa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002afe:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8002b00:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8002b02:	883b      	ldrh	r3, [r7, #0]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d304      	bcc.n	8002b12 <BSP_LCD_FillTriangle+0xa6>
  {
    yinc1 = 1;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	83bb      	strh	r3, [r7, #28]
 8002b10:	e005      	b.n	8002b1e <BSP_LCD_FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b16:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002b18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b1c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002b1e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002b22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	db10      	blt.n	8002b4c <BSP_LCD_FillTriangle+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002b2e:	2300      	movs	r3, #0
 8002b30:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002b32:	8a3b      	ldrh	r3, [r7, #16]
 8002b34:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002b36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002b3a:	0fda      	lsrs	r2, r3, #31
 8002b3c:	4413      	add	r3, r2
 8002b3e:	105b      	asrs	r3, r3, #1
 8002b40:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8002b42:	89fb      	ldrh	r3, [r7, #14]
 8002b44:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8002b46:	8a3b      	ldrh	r3, [r7, #16]
 8002b48:	82bb      	strh	r3, [r7, #20]
 8002b4a:	e00f      	b.n	8002b6c <BSP_LCD_FillTriangle+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002b50:	2300      	movs	r3, #0
 8002b52:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002b54:	89fb      	ldrh	r3, [r7, #14]
 8002b56:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002b58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b5c:	0fda      	lsrs	r2, r3, #31
 8002b5e:	4413      	add	r3, r2
 8002b60:	105b      	asrs	r3, r3, #1
 8002b62:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8002b64:	8a3b      	ldrh	r3, [r7, #16]
 8002b66:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8002b68:	89fb      	ldrh	r3, [r7, #14]
 8002b6a:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	827b      	strh	r3, [r7, #18]
 8002b70:	e02f      	b.n	8002bd2 <BSP_LCD_FillTriangle+0x166>
  {
    BSP_LCD_DrawLine(x, y, X3, Y3);
 8002b72:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002b74:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8002b76:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b78:	887a      	ldrh	r2, [r7, #2]
 8002b7a:	f7ff fead 	bl	80028d8 <BSP_LCD_DrawLine>
    
    num += numadd;              /* Increase the numerator by the top of the fraction */
 8002b7e:	8b3a      	ldrh	r2, [r7, #24]
 8002b80:	8afb      	ldrh	r3, [r7, #22]
 8002b82:	4413      	add	r3, r2
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 8002b88:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002b8c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	db0e      	blt.n	8002bb2 <BSP_LCD_FillTriangle+0x146>
    {
      num -= den;               /* Calculate the new numerator value */
 8002b94:	8b3a      	ldrh	r2, [r7, #24]
 8002b96:	8b7b      	ldrh	r3, [r7, #26]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8002b9e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002ba0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002ba2:	4413      	add	r3, r2
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 8002ba8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002baa:	8bfb      	ldrh	r3, [r7, #30]
 8002bac:	4413      	add	r3, r2
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8002bb2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002bb4:	8c3b      	ldrh	r3, [r7, #32]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8002bbc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bbe:	8bbb      	ldrh	r3, [r7, #28]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8002bc6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	827b      	strh	r3, [r7, #18]
 8002bd2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002bd6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	ddc9      	ble.n	8002b72 <BSP_LCD_FillTriangle+0x106>
  } 
}
 8002bde:	bf00      	nop
 8002be0:	bf00      	nop
 8002be2:	372c      	adds	r7, #44	; 0x2c
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd90      	pop	{r4, r7, pc}

08002be8 <BSP_LCD_FillPolygon>:
  * @brief  Displays a full poly-line (between many points).
  * @param  Points: pointer to the points array
  * @param  PointCount: Number of points
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8002be8:	b5b0      	push	{r4, r5, r7, lr}
 8002bea:	b08c      	sub	sp, #48	; 0x30
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	807b      	strh	r3, [r7, #2]
  
  int16_t x = 0, y = 0, x2 = 0, y2 = 0, xcenter = 0, ycenter = 0, xfirst = 0, yfirst = 0, pixelx = 0, pixely = 0, counter = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	833b      	strh	r3, [r7, #24]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	82fb      	strh	r3, [r7, #22]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c00:	2300      	movs	r3, #0
 8002c02:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002c04:	2300      	movs	r3, #0
 8002c06:	82bb      	strh	r3, [r7, #20]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	827b      	strh	r3, [r7, #18]
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	823b      	strh	r3, [r7, #16]
 8002c10:	2300      	movs	r3, #0
 8002c12:	81fb      	strh	r3, [r7, #14]
 8002c14:	2300      	movs	r3, #0
 8002c16:	81bb      	strh	r3, [r7, #12]
 8002c18:	2300      	movs	r3, #0
 8002c1a:	817b      	strh	r3, [r7, #10]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  
 8002c20:	2300      	movs	r3, #0
 8002c22:	843b      	strh	r3, [r7, #32]
 8002c24:	2300      	movs	r3, #0
 8002c26:	83fb      	strh	r3, [r7, #30]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	83bb      	strh	r3, [r7, #28]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	837b      	strh	r3, [r7, #26]

  imageleft = imageright = Points->X;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c36:	83fb      	strh	r3, [r7, #30]
 8002c38:	8bfb      	ldrh	r3, [r7, #30]
 8002c3a:	843b      	strh	r3, [r7, #32]
  imagetop= imagebottom = Points->Y;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002c42:	837b      	strh	r3, [r7, #26]
 8002c44:	8b7b      	ldrh	r3, [r7, #26]
 8002c46:	83bb      	strh	r3, [r7, #28]

  for(counter = 1; counter < PointCount; counter++)
 8002c48:	2301      	movs	r3, #1
 8002c4a:	847b      	strh	r3, [r7, #34]	; 0x22
 8002c4c:	e02f      	b.n	8002cae <BSP_LCD_FillPolygon+0xc6>
  {
    pixelx = POLY_X(counter);
 8002c4e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	4413      	add	r3, r2
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	81bb      	strh	r3, [r7, #12]
    if(pixelx < imageleft)
 8002c5c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002c60:	8c3b      	ldrh	r3, [r7, #32]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	da01      	bge.n	8002c6a <BSP_LCD_FillPolygon+0x82>
    {
      imageleft = pixelx;
 8002c66:	89bb      	ldrh	r3, [r7, #12]
 8002c68:	843b      	strh	r3, [r7, #32]
    }
    if(pixelx > imageright)
 8002c6a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002c6e:	8bfb      	ldrh	r3, [r7, #30]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	dd01      	ble.n	8002c78 <BSP_LCD_FillPolygon+0x90>
    {
      imageright = pixelx;
 8002c74:	89bb      	ldrh	r3, [r7, #12]
 8002c76:	83fb      	strh	r3, [r7, #30]
    }

    pixely = POLY_Y(counter);
 8002c78:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	885b      	ldrh	r3, [r3, #2]
 8002c84:	817b      	strh	r3, [r7, #10]
    if(pixely < imagetop)
 8002c86:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002c8a:	8bbb      	ldrh	r3, [r7, #28]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	da01      	bge.n	8002c94 <BSP_LCD_FillPolygon+0xac>
    { 
      imagetop = pixely;
 8002c90:	897b      	ldrh	r3, [r7, #10]
 8002c92:	83bb      	strh	r3, [r7, #28]
    }
    if(pixely > imagebottom)
 8002c94:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002c98:	8b7b      	ldrh	r3, [r7, #26]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	dd01      	ble.n	8002ca2 <BSP_LCD_FillPolygon+0xba>
    {
      imagebottom = pixely;
 8002c9e:	897b      	ldrh	r3, [r7, #10]
 8002ca0:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 8002ca2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3301      	adds	r3, #1
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	847b      	strh	r3, [r7, #34]	; 0x22
 8002cae:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8002cb2:	887b      	ldrh	r3, [r7, #2]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	dbca      	blt.n	8002c4e <BSP_LCD_FillPolygon+0x66>
    }
  }  

  if(PointCount < 2)
 8002cb8:	887b      	ldrh	r3, [r7, #2]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d972      	bls.n	8002da4 <BSP_LCD_FillPolygon+0x1bc>
  {
    return;
  }

  xcenter = (imageleft + imageright)/2;
 8002cbe:	8c3a      	ldrh	r2, [r7, #32]
 8002cc0:	8bfb      	ldrh	r3, [r7, #30]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	0fda      	lsrs	r2, r3, #31
 8002cc6:	4413      	add	r3, r2
 8002cc8:	105b      	asrs	r3, r3, #1
 8002cca:	82bb      	strh	r3, [r7, #20]
  ycenter = (imagebottom + imagetop)/2;
 8002ccc:	8b7a      	ldrh	r2, [r7, #26]
 8002cce:	8bbb      	ldrh	r3, [r7, #28]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	0fda      	lsrs	r2, r3, #31
 8002cd4:	4413      	add	r3, r2
 8002cd6:	105b      	asrs	r3, r3, #1
 8002cd8:	827b      	strh	r3, [r7, #18]
 
  xfirst = Points->X;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	823b      	strh	r3, [r7, #16]
  yfirst = Points->Y;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	885b      	ldrh	r3, [r3, #2]
 8002ce4:	81fb      	strh	r3, [r7, #14]

  while(--PointCount)
 8002ce6:	e032      	b.n	8002d4e <BSP_LCD_FillPolygon+0x166>
  {
    x = Points->X;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	833b      	strh	r3, [r7, #24]
    y = Points->Y;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	885b      	ldrh	r3, [r3, #2]
 8002cf2:	82fb      	strh	r3, [r7, #22]
    Points++;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	607b      	str	r3, [r7, #4]
    x2 = Points->X;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	84fb      	strh	r3, [r7, #38]	; 0x26
    y2 = Points->Y;    
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	885b      	ldrh	r3, [r3, #2]
 8002d04:	84bb      	strh	r3, [r7, #36]	; 0x24
  
    BSP_LCD_FillTriangle(x, x2, xcenter, y, y2, ycenter);
 8002d06:	8b38      	ldrh	r0, [r7, #24]
 8002d08:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8002d0a:	8abc      	ldrh	r4, [r7, #20]
 8002d0c:	8afd      	ldrh	r5, [r7, #22]
 8002d0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d10:	8a7a      	ldrh	r2, [r7, #18]
 8002d12:	9201      	str	r2, [sp, #4]
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	462b      	mov	r3, r5
 8002d18:	4622      	mov	r2, r4
 8002d1a:	f7ff fea7 	bl	8002a6c <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(x, xcenter, x2, y, ycenter, y2);
 8002d1e:	8b38      	ldrh	r0, [r7, #24]
 8002d20:	8ab9      	ldrh	r1, [r7, #20]
 8002d22:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8002d24:	8afd      	ldrh	r5, [r7, #22]
 8002d26:	8a7b      	ldrh	r3, [r7, #18]
 8002d28:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d2a:	9201      	str	r2, [sp, #4]
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	462b      	mov	r3, r5
 8002d30:	4622      	mov	r2, r4
 8002d32:	f7ff fe9b 	bl	8002a6c <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(xcenter, x2, x, ycenter, y2, y);   
 8002d36:	8ab8      	ldrh	r0, [r7, #20]
 8002d38:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8002d3a:	8b3c      	ldrh	r4, [r7, #24]
 8002d3c:	8a7d      	ldrh	r5, [r7, #18]
 8002d3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d40:	8afa      	ldrh	r2, [r7, #22]
 8002d42:	9201      	str	r2, [sp, #4]
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	462b      	mov	r3, r5
 8002d48:	4622      	mov	r2, r4
 8002d4a:	f7ff fe8f 	bl	8002a6c <BSP_LCD_FillTriangle>
  while(--PointCount)
 8002d4e:	887b      	ldrh	r3, [r7, #2]
 8002d50:	3b01      	subs	r3, #1
 8002d52:	807b      	strh	r3, [r7, #2]
 8002d54:	887b      	ldrh	r3, [r7, #2]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1c6      	bne.n	8002ce8 <BSP_LCD_FillPolygon+0x100>
  }
  
  BSP_LCD_FillTriangle(xfirst, x2, xcenter, yfirst, y2, ycenter);
 8002d5a:	8a38      	ldrh	r0, [r7, #16]
 8002d5c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8002d5e:	8abc      	ldrh	r4, [r7, #20]
 8002d60:	89fd      	ldrh	r5, [r7, #14]
 8002d62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d64:	8a7a      	ldrh	r2, [r7, #18]
 8002d66:	9201      	str	r2, [sp, #4]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	462b      	mov	r3, r5
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	f7ff fe7d 	bl	8002a6c <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xfirst, xcenter, x2, yfirst, ycenter, y2);
 8002d72:	8a38      	ldrh	r0, [r7, #16]
 8002d74:	8ab9      	ldrh	r1, [r7, #20]
 8002d76:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8002d78:	89fd      	ldrh	r5, [r7, #14]
 8002d7a:	8a7b      	ldrh	r3, [r7, #18]
 8002d7c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d7e:	9201      	str	r2, [sp, #4]
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	462b      	mov	r3, r5
 8002d84:	4622      	mov	r2, r4
 8002d86:	f7ff fe71 	bl	8002a6c <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xcenter, x2, xfirst, ycenter, y2, yfirst);   
 8002d8a:	8ab8      	ldrh	r0, [r7, #20]
 8002d8c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8002d8e:	8a3c      	ldrh	r4, [r7, #16]
 8002d90:	8a7d      	ldrh	r5, [r7, #18]
 8002d92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d94:	89fa      	ldrh	r2, [r7, #14]
 8002d96:	9201      	str	r2, [sp, #4]
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	462b      	mov	r3, r5
 8002d9c:	4622      	mov	r2, r4
 8002d9e:	f7ff fe65 	bl	8002a6c <BSP_LCD_FillTriangle>
 8002da2:	e000      	b.n	8002da6 <BSP_LCD_FillPolygon+0x1be>
    return;
 8002da4:	bf00      	nop
}
 8002da6:	3728      	adds	r7, #40	; 0x28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bdb0      	pop	{r4, r5, r7, pc}

08002dac <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <BSP_LCD_DisplayOn+0x1c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002dba:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <BSP_LCD_DisplayOn+0x1c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	4798      	blx	r3
  }
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	200008a4 	.word	0x200008a4

08002dcc <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	; 0x38
 8002dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	623b      	str	r3, [r7, #32]
 8002dd6:	4b61      	ldr	r3, [pc, #388]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dda:	4a60      	ldr	r2, [pc, #384]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002ddc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002de0:	6453      	str	r3, [r2, #68]	; 0x44
 8002de2:	4b5e      	ldr	r3, [pc, #376]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002dea:	623b      	str	r3, [r7, #32]
 8002dec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	4b5a      	ldr	r3, [pc, #360]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	4a59      	ldr	r2, [pc, #356]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002df8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dfe:	4b57      	ldr	r3, [pc, #348]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e06:	61fb      	str	r3, [r7, #28]
 8002e08:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	4b53      	ldr	r3, [pc, #332]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	4a52      	ldr	r2, [pc, #328]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1a:	4b50      	ldr	r3, [pc, #320]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	61bb      	str	r3, [r7, #24]
 8002e24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	4b4c      	ldr	r3, [pc, #304]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a4b      	ldr	r2, [pc, #300]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e30:	f043 0302 	orr.w	r3, r3, #2
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b49      	ldr	r3, [pc, #292]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	4b45      	ldr	r3, [pc, #276]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4a44      	ldr	r2, [pc, #272]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e4c:	f043 0304 	orr.w	r3, r3, #4
 8002e50:	6313      	str	r3, [r2, #48]	; 0x30
 8002e52:	4b42      	ldr	r3, [pc, #264]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60fb      	str	r3, [r7, #12]
 8002e62:	4b3e      	ldr	r3, [pc, #248]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	4a3d      	ldr	r2, [pc, #244]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e68:	f043 0308 	orr.w	r3, r3, #8
 8002e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6e:	4b3b      	ldr	r3, [pc, #236]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60bb      	str	r3, [r7, #8]
 8002e7e:	4b37      	ldr	r3, [pc, #220]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a36      	ldr	r2, [pc, #216]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e84:	f043 0320 	orr.w	r3, r3, #32
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b34      	ldr	r3, [pc, #208]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	4b30      	ldr	r3, [pc, #192]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a2f      	ldr	r2, [pc, #188]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b2d      	ldr	r3, [pc, #180]	; (8002f5c <BSP_LCD_MspInit+0x190>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eae:	607b      	str	r3, [r7, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002eb2:	f641 0358 	movw	r3, #6232	; 0x1858
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002ec4:	230e      	movs	r3, #14
 8002ec6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002ec8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4824      	ldr	r0, [pc, #144]	; (8002f60 <BSP_LCD_MspInit+0x194>)
 8002ed0:	f001 f816 	bl	8003f00 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002ed4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002eda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4820      	ldr	r0, [pc, #128]	; (8002f64 <BSP_LCD_MspInit+0x198>)
 8002ee2:	f001 f80d 	bl	8003f00 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002ee6:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002eea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	481d      	ldr	r0, [pc, #116]	; (8002f68 <BSP_LCD_MspInit+0x19c>)
 8002ef4:	f001 f804 	bl	8003f00 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002ef8:	2348      	movs	r3, #72	; 0x48
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002efc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f00:	4619      	mov	r1, r3
 8002f02:	481a      	ldr	r0, [pc, #104]	; (8002f6c <BSP_LCD_MspInit+0x1a0>)
 8002f04:	f000 fffc 	bl	8003f00 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8002f0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f12:	4619      	mov	r1, r3
 8002f14:	4816      	ldr	r0, [pc, #88]	; (8002f70 <BSP_LCD_MspInit+0x1a4>)
 8002f16:	f000 fff3 	bl	8003f00 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002f1a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f24:	4619      	mov	r1, r3
 8002f26:	4813      	ldr	r0, [pc, #76]	; (8002f74 <BSP_LCD_MspInit+0x1a8>)
 8002f28:	f000 ffea 	bl	8003f00 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8002f30:	2309      	movs	r3, #9
 8002f32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480a      	ldr	r0, [pc, #40]	; (8002f64 <BSP_LCD_MspInit+0x198>)
 8002f3c:	f000 ffe0 	bl	8003f00 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002f40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002f46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4809      	ldr	r0, [pc, #36]	; (8002f74 <BSP_LCD_MspInit+0x1a8>)
 8002f4e:	f000 ffd7 	bl	8003f00 <HAL_GPIO_Init>
}
 8002f52:	bf00      	nop
 8002f54:	3738      	adds	r7, #56	; 0x38
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40023800 	.word	0x40023800
 8002f60:	40020000 	.word	0x40020000
 8002f64:	40020400 	.word	0x40020400
 8002f68:	40020800 	.word	0x40020800
 8002f6c:	40020c00 	.word	0x40020c00
 8002f70:	40021400 	.word	0x40021400
 8002f74:	40021800 	.word	0x40021800

08002f78 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	4603      	mov	r3, r0
 8002f80:	603a      	str	r2, [r7, #0]
 8002f82:	80fb      	strh	r3, [r7, #6]
 8002f84:	460b      	mov	r3, r1
 8002f86:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <BSP_LCD_DrawPixel+0x44>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	; (8002fc0 <BSP_LCD_DrawPixel+0x48>)
 8002f8e:	2134      	movs	r1, #52	; 0x34
 8002f90:	fb01 f303 	mul.w	r3, r1, r3
 8002f94:	4413      	add	r3, r2
 8002f96:	335c      	adds	r3, #92	; 0x5c
 8002f98:	681c      	ldr	r4, [r3, #0]
 8002f9a:	88bd      	ldrh	r5, [r7, #4]
 8002f9c:	f7ff fb9c 	bl	80026d8 <BSP_LCD_GetXSize>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	fb03 f205 	mul.w	r2, r3, r5
 8002fa6:	88fb      	ldrh	r3, [r7, #6]
 8002fa8:	4413      	add	r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4423      	add	r3, r4
 8002fae:	461a      	mov	r2, r3
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	6013      	str	r3, [r2, #0]
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bdb0      	pop	{r4, r5, r7, pc}
 8002fbc:	20000888 	.word	0x20000888
 8002fc0:	20000770 	.word	0x20000770

08002fc4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
 8002fd0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002fd2:	4b16      	ldr	r3, [pc, #88]	; (800302c <FillBuffer+0x68>)
 8002fd4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002fd8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002fda:	4b14      	ldr	r3, [pc, #80]	; (800302c <FillBuffer+0x68>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002fe0:	4a12      	ldr	r2, [pc, #72]	; (800302c <FillBuffer+0x68>)
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002fe6:	4b11      	ldr	r3, [pc, #68]	; (800302c <FillBuffer+0x68>)
 8002fe8:	4a11      	ldr	r2, [pc, #68]	; (8003030 <FillBuffer+0x6c>)
 8002fea:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002fec:	480f      	ldr	r0, [pc, #60]	; (800302c <FillBuffer+0x68>)
 8002fee:	f000 fcf1 	bl	80039d4 <HAL_DMA2D_Init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d115      	bne.n	8003024 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002ff8:	68f9      	ldr	r1, [r7, #12]
 8002ffa:	480c      	ldr	r0, [pc, #48]	; (800302c <FillBuffer+0x68>)
 8002ffc:	f000 fe52 	bl	8003ca4 <HAL_DMA2D_ConfigLayer>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10e      	bne.n	8003024 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	69f9      	ldr	r1, [r7, #28]
 8003010:	4806      	ldr	r0, [pc, #24]	; (800302c <FillBuffer+0x68>)
 8003012:	f000 fd32 	bl	8003a7a <HAL_DMA2D_Start>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d103      	bne.n	8003024 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 800301c:	210a      	movs	r1, #10
 800301e:	4803      	ldr	r0, [pc, #12]	; (800302c <FillBuffer+0x68>)
 8003020:	f000 fd56 	bl	8003ad0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003024:	bf00      	nop
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20000818 	.word	0x20000818
 8003030:	4002b000 	.word	0x4002b000

08003034 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003038:	4b29      	ldr	r3, [pc, #164]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 800303a:	4a2a      	ldr	r2, [pc, #168]	; (80030e4 <BSP_SDRAM_Init+0xb0>)
 800303c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800303e:	4b2a      	ldr	r3, [pc, #168]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 8003040:	2202      	movs	r2, #2
 8003042:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003044:	4b28      	ldr	r3, [pc, #160]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 8003046:	2207      	movs	r2, #7
 8003048:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800304a:	4b27      	ldr	r3, [pc, #156]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 800304c:	2204      	movs	r2, #4
 800304e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 8003052:	2207      	movs	r2, #7
 8003054:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 8003058:	2202      	movs	r2, #2
 800305a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800305c:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 800305e:	2202      	movs	r2, #2
 8003060:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003062:	4b21      	ldr	r3, [pc, #132]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 8003064:	2202      	movs	r2, #2
 8003066:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003068:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 800306a:	2201      	movs	r2, #1
 800306c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800306e:	4b1c      	ldr	r3, [pc, #112]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003074:	4b1a      	ldr	r3, [pc, #104]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003076:	2204      	movs	r2, #4
 8003078:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800307a:	4b19      	ldr	r3, [pc, #100]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 800307c:	2210      	movs	r2, #16
 800307e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003080:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003082:	2240      	movs	r2, #64	; 0x40
 8003084:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003086:	4b16      	ldr	r3, [pc, #88]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003088:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800308c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800308e:	4b14      	ldr	r3, [pc, #80]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003090:	2200      	movs	r2, #0
 8003092:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003094:	4b12      	ldr	r3, [pc, #72]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 8003096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800309a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800309c:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 800309e:	2200      	movs	r2, #0
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80030a2:	4b0f      	ldr	r3, [pc, #60]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 80030a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80030aa:	2100      	movs	r1, #0
 80030ac:	480c      	ldr	r0, [pc, #48]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 80030ae:	f000 f87f 	bl	80031b0 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80030b2:	490d      	ldr	r1, [pc, #52]	; (80030e8 <BSP_SDRAM_Init+0xb4>)
 80030b4:	480a      	ldr	r0, [pc, #40]	; (80030e0 <BSP_SDRAM_Init+0xac>)
 80030b6:	f003 fdc1 	bl	8006c3c <HAL_SDRAM_Init>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80030c0:	4b0a      	ldr	r3, [pc, #40]	; (80030ec <BSP_SDRAM_Init+0xb8>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	701a      	strb	r2, [r3, #0]
 80030c6:	e002      	b.n	80030ce <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80030c8:	4b08      	ldr	r3, [pc, #32]	; (80030ec <BSP_SDRAM_Init+0xb8>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80030ce:	f240 506a 	movw	r0, #1386	; 0x56a
 80030d2:	f000 f80d 	bl	80030f0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80030d6:	4b05      	ldr	r3, [pc, #20]	; (80030ec <BSP_SDRAM_Init+0xb8>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	200008a8 	.word	0x200008a8
 80030e4:	a0000140 	.word	0xa0000140
 80030e8:	200008dc 	.word	0x200008dc
 80030ec:	200000ac 	.word	0x200000ac

080030f0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80030fc:	4b2a      	ldr	r3, [pc, #168]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80030fe:	2201      	movs	r2, #1
 8003100:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003102:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003104:	2208      	movs	r2, #8
 8003106:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003108:	4b27      	ldr	r3, [pc, #156]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800310a:	2201      	movs	r2, #1
 800310c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800310e:	4b26      	ldr	r3, [pc, #152]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003110:	2200      	movs	r2, #0
 8003112:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003114:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003118:	4923      	ldr	r1, [pc, #140]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800311a:	4824      	ldr	r0, [pc, #144]	; (80031ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800311c:	f003 fdcc 	bl	8006cb8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003120:	2001      	movs	r0, #1
 8003122:	f000 f993 	bl	800344c <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003126:	4b20      	ldr	r3, [pc, #128]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003128:	2202      	movs	r2, #2
 800312a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800312c:	4b1e      	ldr	r3, [pc, #120]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800312e:	2208      	movs	r2, #8
 8003130:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003132:	4b1d      	ldr	r3, [pc, #116]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003134:	2201      	movs	r2, #1
 8003136:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003138:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800313a:	2200      	movs	r2, #0
 800313c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 800313e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003142:	4919      	ldr	r1, [pc, #100]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003144:	4819      	ldr	r0, [pc, #100]	; (80031ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003146:	f003 fdb7 	bl	8006cb8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800314a:	4b17      	ldr	r3, [pc, #92]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800314c:	2203      	movs	r2, #3
 800314e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003150:	4b15      	ldr	r3, [pc, #84]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003152:	2208      	movs	r2, #8
 8003154:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003156:	4b14      	ldr	r3, [pc, #80]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003158:	2204      	movs	r2, #4
 800315a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800315c:	4b12      	ldr	r3, [pc, #72]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800315e:	2200      	movs	r2, #0
 8003160:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003162:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003166:	4910      	ldr	r1, [pc, #64]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003168:	4810      	ldr	r0, [pc, #64]	; (80031ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800316a:	f003 fda5 	bl	8006cb8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800316e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003172:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003174:	4b0c      	ldr	r3, [pc, #48]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003176:	2204      	movs	r2, #4
 8003178:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800317a:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800317c:	2208      	movs	r2, #8
 800317e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003180:	4b09      	ldr	r3, [pc, #36]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003182:	2201      	movs	r2, #1
 8003184:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4a07      	ldr	r2, [pc, #28]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800318a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800318c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003190:	4905      	ldr	r1, [pc, #20]	; (80031a8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003192:	4806      	ldr	r0, [pc, #24]	; (80031ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003194:	f003 fd90 	bl	8006cb8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4804      	ldr	r0, [pc, #16]	; (80031ac <BSP_SDRAM_Initialization_sequence+0xbc>)
 800319c:	f003 fdc1 	bl	8006d22 <HAL_SDRAM_ProgramRefreshRate>
}
 80031a0:	bf00      	nop
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	200008f8 	.word	0x200008f8
 80031ac:	200008a8 	.word	0x200008a8

080031b0 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b090      	sub	sp, #64	; 0x40
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 80ec 	beq.w	800339a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80031c6:	4b77      	ldr	r3, [pc, #476]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ca:	4a76      	ldr	r2, [pc, #472]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6393      	str	r3, [r2, #56]	; 0x38
 80031d2:	4b74      	ldr	r3, [pc, #464]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	62bb      	str	r3, [r7, #40]	; 0x28
 80031dc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	627b      	str	r3, [r7, #36]	; 0x24
 80031e2:	4b70      	ldr	r3, [pc, #448]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	4a6f      	ldr	r2, [pc, #444]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031ec:	6313      	str	r3, [r2, #48]	; 0x30
 80031ee:	4b6d      	ldr	r3, [pc, #436]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	623b      	str	r3, [r7, #32]
 80031fe:	4b69      	ldr	r3, [pc, #420]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	4a68      	ldr	r2, [pc, #416]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003204:	f043 0302 	orr.w	r3, r3, #2
 8003208:	6313      	str	r3, [r2, #48]	; 0x30
 800320a:	4b66      	ldr	r3, [pc, #408]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	623b      	str	r3, [r7, #32]
 8003214:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	61fb      	str	r3, [r7, #28]
 800321a:	4b62      	ldr	r3, [pc, #392]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	4a61      	ldr	r2, [pc, #388]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003220:	f043 0304 	orr.w	r3, r3, #4
 8003224:	6313      	str	r3, [r2, #48]	; 0x30
 8003226:	4b5f      	ldr	r3, [pc, #380]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	f003 0304 	and.w	r3, r3, #4
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	4b5b      	ldr	r3, [pc, #364]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	4a5a      	ldr	r2, [pc, #360]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 800323c:	f043 0308 	orr.w	r3, r3, #8
 8003240:	6313      	str	r3, [r2, #48]	; 0x30
 8003242:	4b58      	ldr	r3, [pc, #352]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800324e:	2300      	movs	r3, #0
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	4b54      	ldr	r3, [pc, #336]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	4a53      	ldr	r2, [pc, #332]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003258:	f043 0310 	orr.w	r3, r3, #16
 800325c:	6313      	str	r3, [r2, #48]	; 0x30
 800325e:	4b51      	ldr	r3, [pc, #324]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	4b4d      	ldr	r3, [pc, #308]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003272:	4a4c      	ldr	r2, [pc, #304]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003274:	f043 0320 	orr.w	r3, r3, #32
 8003278:	6313      	str	r3, [r2, #48]	; 0x30
 800327a:	4b4a      	ldr	r3, [pc, #296]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	4b46      	ldr	r3, [pc, #280]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a45      	ldr	r2, [pc, #276]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b43      	ldr	r3, [pc, #268]	; (80033a4 <BSP_SDRAM_MspInit+0x1f4>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80032a2:	2302      	movs	r3, #2
 80032a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80032a6:	2302      	movs	r3, #2
 80032a8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80032ae:	230c      	movs	r3, #12
 80032b0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80032b2:	2360      	movs	r3, #96	; 0x60
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80032b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032ba:	4619      	mov	r1, r3
 80032bc:	483a      	ldr	r0, [pc, #232]	; (80033a8 <BSP_SDRAM_MspInit+0x1f8>)
 80032be:	f000 fe1f 	bl	8003f00 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80032c2:	2301      	movs	r3, #1
 80032c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80032c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032ca:	4619      	mov	r1, r3
 80032cc:	4837      	ldr	r0, [pc, #220]	; (80033ac <BSP_SDRAM_MspInit+0x1fc>)
 80032ce:	f000 fe17 	bl	8003f00 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80032d2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80032d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80032d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032dc:	4619      	mov	r1, r3
 80032de:	4834      	ldr	r0, [pc, #208]	; (80033b0 <BSP_SDRAM_MspInit+0x200>)
 80032e0:	f000 fe0e 	bl	8003f00 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80032e4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80032e8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80032ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032ee:	4619      	mov	r1, r3
 80032f0:	4830      	ldr	r0, [pc, #192]	; (80033b4 <BSP_SDRAM_MspInit+0x204>)
 80032f2:	f000 fe05 	bl	8003f00 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80032f6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80032fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80032fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003300:	4619      	mov	r1, r3
 8003302:	482d      	ldr	r0, [pc, #180]	; (80033b8 <BSP_SDRAM_MspInit+0x208>)
 8003304:	f000 fdfc 	bl	8003f00 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003308:	f248 1333 	movw	r3, #33075	; 0x8133
 800330c:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800330e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003312:	4619      	mov	r1, r3
 8003314:	4829      	ldr	r0, [pc, #164]	; (80033bc <BSP_SDRAM_MspInit+0x20c>)
 8003316:	f000 fdf3 	bl	8003f00 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800331a:	4b29      	ldr	r3, [pc, #164]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 800331c:	2200      	movs	r2, #0
 800331e:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003320:	4b27      	ldr	r3, [pc, #156]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003322:	2280      	movs	r2, #128	; 0x80
 8003324:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003326:	4b26      	ldr	r3, [pc, #152]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003328:	f44f 7200 	mov.w	r2, #512	; 0x200
 800332c:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800332e:	4b24      	ldr	r3, [pc, #144]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003330:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003334:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003336:	4b22      	ldr	r3, [pc, #136]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003338:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800333c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800333e:	4b20      	ldr	r3, [pc, #128]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003340:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003344:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003346:	4b1e      	ldr	r3, [pc, #120]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003348:	2200      	movs	r2, #0
 800334a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800334c:	4b1c      	ldr	r3, [pc, #112]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 800334e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003352:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003354:	4b1a      	ldr	r3, [pc, #104]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003356:	2200      	movs	r2, #0
 8003358:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800335a:	4b19      	ldr	r3, [pc, #100]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 800335c:	2203      	movs	r2, #3
 800335e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003360:	4b17      	ldr	r3, [pc, #92]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003362:	2200      	movs	r2, #0
 8003364:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003366:	4b16      	ldr	r3, [pc, #88]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003368:	2200      	movs	r2, #0
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800336c:	4b14      	ldr	r3, [pc, #80]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 800336e:	4a15      	ldr	r2, [pc, #84]	; (80033c4 <BSP_SDRAM_MspInit+0x214>)
 8003370:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a12      	ldr	r2, [pc, #72]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003376:	631a      	str	r2, [r3, #48]	; 0x30
 8003378:	4a11      	ldr	r2, [pc, #68]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800337e:	4810      	ldr	r0, [pc, #64]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003380:	f000 fa18 	bl	80037b4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003384:	480e      	ldr	r0, [pc, #56]	; (80033c0 <BSP_SDRAM_MspInit+0x210>)
 8003386:	f000 f967 	bl	8003658 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800338a:	2200      	movs	r2, #0
 800338c:	210f      	movs	r1, #15
 800338e:	2038      	movs	r0, #56	; 0x38
 8003390:	f000 f938 	bl	8003604 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003394:	2038      	movs	r0, #56	; 0x38
 8003396:	f000 f951 	bl	800363c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800339a:	bf00      	nop
 800339c:	3740      	adds	r7, #64	; 0x40
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40023800 	.word	0x40023800
 80033a8:	40020400 	.word	0x40020400
 80033ac:	40020800 	.word	0x40020800
 80033b0:	40020c00 	.word	0x40020c00
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40021400 	.word	0x40021400
 80033bc:	40021800 	.word	0x40021800
 80033c0:	20000908 	.word	0x20000908
 80033c4:	40026410 	.word	0x40026410

080033c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033cc:	4b0e      	ldr	r3, [pc, #56]	; (8003408 <HAL_Init+0x40>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a0d      	ldr	r2, [pc, #52]	; (8003408 <HAL_Init+0x40>)
 80033d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033d8:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <HAL_Init+0x40>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a0a      	ldr	r2, [pc, #40]	; (8003408 <HAL_Init+0x40>)
 80033de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033e4:	4b08      	ldr	r3, [pc, #32]	; (8003408 <HAL_Init+0x40>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a07      	ldr	r2, [pc, #28]	; (8003408 <HAL_Init+0x40>)
 80033ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033f0:	2003      	movs	r0, #3
 80033f2:	f000 f8fc 	bl	80035ee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033f6:	200f      	movs	r0, #15
 80033f8:	f7fe f87e 	bl	80014f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033fc:	f7fd ffea 	bl	80013d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	40023c00 	.word	0x40023c00

0800340c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003410:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_IncTick+0x20>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	4b06      	ldr	r3, [pc, #24]	; (8003430 <HAL_IncTick+0x24>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4413      	add	r3, r2
 800341c:	4a04      	ldr	r2, [pc, #16]	; (8003430 <HAL_IncTick+0x24>)
 800341e:	6013      	str	r3, [r2, #0]
}
 8003420:	bf00      	nop
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	200000b4 	.word	0x200000b4
 8003430:	20000968 	.word	0x20000968

08003434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  return uwTick;
 8003438:	4b03      	ldr	r3, [pc, #12]	; (8003448 <HAL_GetTick+0x14>)
 800343a:	681b      	ldr	r3, [r3, #0]
}
 800343c:	4618      	mov	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	20000968 	.word	0x20000968

0800344c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003454:	f7ff ffee 	bl	8003434 <HAL_GetTick>
 8003458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003464:	d005      	beq.n	8003472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003466:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <HAL_Delay+0x44>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4413      	add	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003472:	bf00      	nop
 8003474:	f7ff ffde 	bl	8003434 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	429a      	cmp	r2, r3
 8003482:	d8f7      	bhi.n	8003474 <HAL_Delay+0x28>
  {
  }
}
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	200000b4 	.word	0x200000b4

08003494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034a4:	4b0c      	ldr	r3, [pc, #48]	; (80034d8 <__NVIC_SetPriorityGrouping+0x44>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034b0:	4013      	ands	r3, r2
 80034b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034c6:	4a04      	ldr	r2, [pc, #16]	; (80034d8 <__NVIC_SetPriorityGrouping+0x44>)
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	60d3      	str	r3, [r2, #12]
}
 80034cc:	bf00      	nop
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	e000ed00 	.word	0xe000ed00

080034dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034e0:	4b04      	ldr	r3, [pc, #16]	; (80034f4 <__NVIC_GetPriorityGrouping+0x18>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	0a1b      	lsrs	r3, r3, #8
 80034e6:	f003 0307 	and.w	r3, r3, #7
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	e000ed00 	.word	0xe000ed00

080034f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003506:	2b00      	cmp	r3, #0
 8003508:	db0b      	blt.n	8003522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	f003 021f 	and.w	r2, r3, #31
 8003510:	4907      	ldr	r1, [pc, #28]	; (8003530 <__NVIC_EnableIRQ+0x38>)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	095b      	lsrs	r3, r3, #5
 8003518:	2001      	movs	r0, #1
 800351a:	fa00 f202 	lsl.w	r2, r0, r2
 800351e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	e000e100 	.word	0xe000e100

08003534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	6039      	str	r1, [r7, #0]
 800353e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003544:	2b00      	cmp	r3, #0
 8003546:	db0a      	blt.n	800355e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	b2da      	uxtb	r2, r3
 800354c:	490c      	ldr	r1, [pc, #48]	; (8003580 <__NVIC_SetPriority+0x4c>)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	0112      	lsls	r2, r2, #4
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	440b      	add	r3, r1
 8003558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800355c:	e00a      	b.n	8003574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	b2da      	uxtb	r2, r3
 8003562:	4908      	ldr	r1, [pc, #32]	; (8003584 <__NVIC_SetPriority+0x50>)
 8003564:	79fb      	ldrb	r3, [r7, #7]
 8003566:	f003 030f 	and.w	r3, r3, #15
 800356a:	3b04      	subs	r3, #4
 800356c:	0112      	lsls	r2, r2, #4
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	440b      	add	r3, r1
 8003572:	761a      	strb	r2, [r3, #24]
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000e100 	.word	0xe000e100
 8003584:	e000ed00 	.word	0xe000ed00

08003588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003588:	b480      	push	{r7}
 800358a:	b089      	sub	sp, #36	; 0x24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f1c3 0307 	rsb	r3, r3, #7
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	bf28      	it	cs
 80035a6:	2304      	movcs	r3, #4
 80035a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	3304      	adds	r3, #4
 80035ae:	2b06      	cmp	r3, #6
 80035b0:	d902      	bls.n	80035b8 <NVIC_EncodePriority+0x30>
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	3b03      	subs	r3, #3
 80035b6:	e000      	b.n	80035ba <NVIC_EncodePriority+0x32>
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	f04f 32ff 	mov.w	r2, #4294967295
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43da      	mvns	r2, r3
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	401a      	ands	r2, r3
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035d0:	f04f 31ff 	mov.w	r1, #4294967295
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	fa01 f303 	lsl.w	r3, r1, r3
 80035da:	43d9      	mvns	r1, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	4313      	orrs	r3, r2
         );
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3724      	adds	r7, #36	; 0x24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff ff4c 	bl	8003494 <__NVIC_SetPriorityGrouping>
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003616:	f7ff ff61 	bl	80034dc <__NVIC_GetPriorityGrouping>
 800361a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	6978      	ldr	r0, [r7, #20]
 8003622:	f7ff ffb1 	bl	8003588 <NVIC_EncodePriority>
 8003626:	4602      	mov	r2, r0
 8003628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff ff80 	bl	8003534 <__NVIC_SetPriority>
}
 8003634:	bf00      	nop
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff ff54 	bl	80034f8 <__NVIC_EnableIRQ>
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003664:	f7ff fee6 	bl	8003434 <HAL_GetTick>
 8003668:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e099      	b.n	80037a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003694:	e00f      	b.n	80036b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003696:	f7ff fecd 	bl	8003434 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b05      	cmp	r3, #5
 80036a2:	d908      	bls.n	80036b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2203      	movs	r2, #3
 80036ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e078      	b.n	80037a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1e8      	bne.n	8003696 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	4b38      	ldr	r3, [pc, #224]	; (80037b0 <HAL_DMA_Init+0x158>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	2b04      	cmp	r3, #4
 800370e:	d107      	bne.n	8003720 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003718:	4313      	orrs	r3, r2
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	f023 0307 	bic.w	r3, r3, #7
 8003736:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4313      	orrs	r3, r2
 8003740:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	2b04      	cmp	r3, #4
 8003748:	d117      	bne.n	800377a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	4313      	orrs	r3, r2
 8003752:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00e      	beq.n	800377a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f8bd 	bl	80038dc <DMA_CheckFifoParam>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d008      	beq.n	800377a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2240      	movs	r2, #64	; 0x40
 800376c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003776:	2301      	movs	r3, #1
 8003778:	e016      	b.n	80037a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f874 	bl	8003870 <DMA_CalcBaseAndBitshift>
 8003788:	4603      	mov	r3, r0
 800378a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	223f      	movs	r2, #63	; 0x3f
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	f010803f 	.word	0xf010803f

080037b4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e050      	b.n	8003868 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d101      	bne.n	80037d6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80037d2:	2302      	movs	r3, #2
 80037d4:	e048      	b.n	8003868 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0201 	bic.w	r2, r2, #1
 80037e4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2200      	movs	r2, #0
 80037ec:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2200      	movs	r2, #0
 80037f4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2200      	movs	r2, #0
 8003804:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2221      	movs	r2, #33	; 0x21
 8003814:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f82a 	bl	8003870 <DMA_CalcBaseAndBitshift>
 800381c:	4603      	mov	r3, r0
 800381e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003848:	223f      	movs	r2, #63	; 0x3f
 800384a:	409a      	lsls	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	3b10      	subs	r3, #16
 8003880:	4a14      	ldr	r2, [pc, #80]	; (80038d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800388a:	4a13      	ldr	r2, [pc, #76]	; (80038d8 <DMA_CalcBaseAndBitshift+0x68>)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4413      	add	r3, r2
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2b03      	cmp	r3, #3
 800389c:	d909      	bls.n	80038b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038a6:	f023 0303 	bic.w	r3, r3, #3
 80038aa:	1d1a      	adds	r2, r3, #4
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	659a      	str	r2, [r3, #88]	; 0x58
 80038b0:	e007      	b.n	80038c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038ba:	f023 0303 	bic.w	r3, r3, #3
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	aaaaaaab 	.word	0xaaaaaaab
 80038d8:	080121dc 	.word	0x080121dc

080038dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d11f      	bne.n	8003936 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2b03      	cmp	r3, #3
 80038fa:	d856      	bhi.n	80039aa <DMA_CheckFifoParam+0xce>
 80038fc:	a201      	add	r2, pc, #4	; (adr r2, 8003904 <DMA_CheckFifoParam+0x28>)
 80038fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003902:	bf00      	nop
 8003904:	08003915 	.word	0x08003915
 8003908:	08003927 	.word	0x08003927
 800390c:	08003915 	.word	0x08003915
 8003910:	080039ab 	.word	0x080039ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d046      	beq.n	80039ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003924:	e043      	b.n	80039ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800392e:	d140      	bne.n	80039b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003934:	e03d      	b.n	80039b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800393e:	d121      	bne.n	8003984 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b03      	cmp	r3, #3
 8003944:	d837      	bhi.n	80039b6 <DMA_CheckFifoParam+0xda>
 8003946:	a201      	add	r2, pc, #4	; (adr r2, 800394c <DMA_CheckFifoParam+0x70>)
 8003948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394c:	0800395d 	.word	0x0800395d
 8003950:	08003963 	.word	0x08003963
 8003954:	0800395d 	.word	0x0800395d
 8003958:	08003975 	.word	0x08003975
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	73fb      	strb	r3, [r7, #15]
      break;
 8003960:	e030      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003966:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d025      	beq.n	80039ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003972:	e022      	b.n	80039ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800397c:	d11f      	bne.n	80039be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003982:	e01c      	b.n	80039be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d903      	bls.n	8003992 <DMA_CheckFifoParam+0xb6>
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	2b03      	cmp	r3, #3
 800398e:	d003      	beq.n	8003998 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003990:	e018      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	73fb      	strb	r3, [r7, #15]
      break;
 8003996:	e015      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800399c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00e      	beq.n	80039c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
      break;
 80039a8:	e00b      	b.n	80039c2 <DMA_CheckFifoParam+0xe6>
      break;
 80039aa:	bf00      	nop
 80039ac:	e00a      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;
 80039ae:	bf00      	nop
 80039b0:	e008      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;
 80039b2:	bf00      	nop
 80039b4:	e006      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;
 80039b6:	bf00      	nop
 80039b8:	e004      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;
 80039ba:	bf00      	nop
 80039bc:	e002      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80039be:	bf00      	nop
 80039c0:	e000      	b.n	80039c4 <DMA_CheckFifoParam+0xe8>
      break;
 80039c2:	bf00      	nop
    }
  } 
  
  return status; 
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop

080039d4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e03b      	b.n	8003a5e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d106      	bne.n	8003a00 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f833 	bl	8003a66 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685a      	ldr	r2, [r3, #4]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a24:	f023 0107 	bic.w	r1, r3, #7
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a3e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	68d1      	ldr	r1, [r2, #12]
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	6812      	ldr	r2, [r2, #0]
 8003a4a:	430b      	orrs	r3, r1
 8003a4c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b086      	sub	sp, #24
 8003a7e:	af02      	add	r7, sp, #8
 8003a80:	60f8      	str	r0, [r7, #12]
 8003a82:	60b9      	str	r1, [r7, #8]
 8003a84:	607a      	str	r2, [r7, #4]
 8003a86:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_DMA2D_Start+0x1c>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e018      	b.n	8003ac8 <HAL_DMA2D_Start+0x4e>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	68b9      	ldr	r1, [r7, #8]
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 f989 	bl	8003dc8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0201 	orr.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d056      	beq.n	8003b9a <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003aec:	f7ff fca2 	bl	8003434 <HAL_GetTick>
 8003af0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003af2:	e04b      	b.n	8003b8c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d023      	beq.n	8003b4e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f003 0320 	and.w	r3, r3, #32
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b14:	f043 0202 	orr.w	r2, r3, #2
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d005      	beq.n	8003b32 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2221      	movs	r2, #33	; 0x21
 8003b38:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2204      	movs	r2, #4
 8003b3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e0a5      	b.n	8003c9a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b54:	d01a      	beq.n	8003b8c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b56:	f7ff fc6d 	bl	8003434 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d302      	bcc.n	8003b6c <HAL_DMA2D_PollForTransfer+0x9c>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10f      	bne.n	8003b8c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b70:	f043 0220 	orr.w	r2, r3, #32
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e086      	b.n	8003c9a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0ac      	beq.n	8003af4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	f003 0320 	and.w	r3, r3, #32
 8003ba4:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	f003 0320 	and.w	r3, r3, #32
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d061      	beq.n	8003c80 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003bbc:	f7ff fc3a 	bl	8003434 <HAL_GetTick>
 8003bc0:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003bc2:	e056      	b.n	8003c72 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d02e      	beq.n	8003c34 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f003 0308 	and.w	r3, r3, #8
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be4:	f043 0204 	orr.w	r2, r3, #4
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d005      	beq.n	8003c02 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfa:	f043 0202 	orr.w	r2, r3, #2
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c10:	f043 0201 	orr.w	r2, r3, #1
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2229      	movs	r2, #41	; 0x29
 8003c1e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2204      	movs	r2, #4
 8003c24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e032      	b.n	8003c9a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3a:	d01a      	beq.n	8003c72 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c3c:	f7ff fbfa 	bl	8003434 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d302      	bcc.n	8003c52 <HAL_DMA2D_PollForTransfer+0x182>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10f      	bne.n	8003c72 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c56:	f043 0220 	orr.w	r2, r3, #32
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2203      	movs	r2, #3
 8003c62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e013      	b.n	8003c9a <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 0310 	and.w	r3, r3, #16
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0a1      	beq.n	8003bc4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2212      	movs	r2, #18
 8003c86:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b087      	sub	sp, #28
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_DMA2D_ConfigLayer+0x20>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e079      	b.n	8003db8 <HAL_DMA2D_ConfigLayer+0x114>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	3318      	adds	r3, #24
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	4413      	add	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	041b      	lsls	r3, r3, #16
 8003cea:	4313      	orrs	r3, r2
 8003cec:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8003cee:	4b35      	ldr	r3, [pc, #212]	; (8003dc4 <HAL_DMA2D_ConfigLayer+0x120>)
 8003cf0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b0a      	cmp	r3, #10
 8003cf8:	d003      	beq.n	8003d02 <HAL_DMA2D_ConfigLayer+0x5e>
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b09      	cmp	r3, #9
 8003d00:	d107      	bne.n	8003d12 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	e005      	b.n	8003d1e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	061b      	lsls	r3, r3, #24
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d120      	bne.n	8003d66 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	ea02 0103 	and.w	r1, r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b0a      	cmp	r3, #10
 8003d4c:	d003      	beq.n	8003d56 <HAL_DMA2D_ConfigLayer+0xb2>
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b09      	cmp	r3, #9
 8003d54:	d127      	bne.n	8003da6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003d62:	629a      	str	r2, [r3, #40]	; 0x28
 8003d64:	e01f      	b.n	8003da6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	69da      	ldr	r2, [r3, #28]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	ea02 0103 	and.w	r1, r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	6812      	ldr	r2, [r2, #0]
 8003d86:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b0a      	cmp	r3, #10
 8003d8e:	d003      	beq.n	8003d98 <HAL_DMA2D_ConfigLayer+0xf4>
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b09      	cmp	r3, #9
 8003d96:	d106      	bne.n	8003da6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	68da      	ldr	r2, [r3, #12]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003da4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	371c      	adds	r7, #28
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	ff03000f 	.word	0xff03000f

08003dc8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b08b      	sub	sp, #44	; 0x2c
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
 8003dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ddc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	041a      	lsls	r2, r3, #16
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	431a      	orrs	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003e00:	d174      	bne.n	8003eec <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003e08:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003e10:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003e18:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d108      	bne.n	8003e3a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24
 8003e38:	e053      	b.n	8003ee2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d106      	bne.n	8003e50 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e4e:	e048      	b.n	8003ee2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d111      	bne.n	8003e7c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	0cdb      	lsrs	r3, r3, #19
 8003e5c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	0a9b      	lsrs	r3, r3, #10
 8003e62:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	08db      	lsrs	r3, r3, #3
 8003e68:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	015a      	lsls	r2, r3, #5
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	02db      	lsls	r3, r3, #11
 8003e72:	4313      	orrs	r3, r2
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	627b      	str	r3, [r7, #36]	; 0x24
 8003e7a:	e032      	b.n	8003ee2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b03      	cmp	r3, #3
 8003e82:	d117      	bne.n	8003eb4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	0fdb      	lsrs	r3, r3, #31
 8003e88:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	0cdb      	lsrs	r3, r3, #19
 8003e8e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	0adb      	lsrs	r3, r3, #11
 8003e94:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	08db      	lsrs	r3, r3, #3
 8003e9a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	015a      	lsls	r2, r3, #5
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	029b      	lsls	r3, r3, #10
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	03db      	lsls	r3, r3, #15
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003eb2:	e016      	b.n	8003ee2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003eb4:	6a3b      	ldr	r3, [r7, #32]
 8003eb6:	0f1b      	lsrs	r3, r3, #28
 8003eb8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	0d1b      	lsrs	r3, r3, #20
 8003ebe:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	0b1b      	lsrs	r3, r3, #12
 8003ec4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	011a      	lsls	r2, r3, #4
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	021b      	lsls	r3, r3, #8
 8003ed4:	431a      	orrs	r2, r3
 8003ed6:	6a3b      	ldr	r3, [r7, #32]
 8003ed8:	031b      	lsls	r3, r3, #12
 8003eda:	4313      	orrs	r3, r2
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003eea:	e003      	b.n	8003ef4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	60da      	str	r2, [r3, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	372c      	adds	r7, #44	; 0x2c
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b089      	sub	sp, #36	; 0x24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f16:	2300      	movs	r3, #0
 8003f18:	61fb      	str	r3, [r7, #28]
 8003f1a:	e177      	b.n	800420c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	f040 8166 	bne.w	8004206 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d005      	beq.n	8003f52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d130      	bne.n	8003fb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	2203      	movs	r2, #3
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	43db      	mvns	r3, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4013      	ands	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68da      	ldr	r2, [r3, #12]
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	69ba      	ldr	r2, [r7, #24]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f88:	2201      	movs	r2, #1
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	091b      	lsrs	r3, r3, #4
 8003f9e:	f003 0201 	and.w	r2, r3, #1
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 0303 	and.w	r3, r3, #3
 8003fbc:	2b03      	cmp	r3, #3
 8003fbe:	d017      	beq.n	8003ff0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	2203      	movs	r2, #3
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d123      	bne.n	8004044 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	08da      	lsrs	r2, r3, #3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3208      	adds	r2, #8
 8004004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004008:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	220f      	movs	r2, #15
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	43db      	mvns	r3, r3
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	4013      	ands	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	08da      	lsrs	r2, r3, #3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	3208      	adds	r2, #8
 800403e:	69b9      	ldr	r1, [r7, #24]
 8004040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	2203      	movs	r2, #3
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f003 0203 	and.w	r2, r3, #3
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	4313      	orrs	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80c0 	beq.w	8004206 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	4b66      	ldr	r3, [pc, #408]	; (8004224 <HAL_GPIO_Init+0x324>)
 800408c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800408e:	4a65      	ldr	r2, [pc, #404]	; (8004224 <HAL_GPIO_Init+0x324>)
 8004090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004094:	6453      	str	r3, [r2, #68]	; 0x44
 8004096:	4b63      	ldr	r3, [pc, #396]	; (8004224 <HAL_GPIO_Init+0x324>)
 8004098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040a2:	4a61      	ldr	r2, [pc, #388]	; (8004228 <HAL_GPIO_Init+0x328>)
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	089b      	lsrs	r3, r3, #2
 80040a8:	3302      	adds	r3, #2
 80040aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	220f      	movs	r2, #15
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	43db      	mvns	r3, r3
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	4013      	ands	r3, r2
 80040c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a58      	ldr	r2, [pc, #352]	; (800422c <HAL_GPIO_Init+0x32c>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d037      	beq.n	800413e <HAL_GPIO_Init+0x23e>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a57      	ldr	r2, [pc, #348]	; (8004230 <HAL_GPIO_Init+0x330>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d031      	beq.n	800413a <HAL_GPIO_Init+0x23a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a56      	ldr	r2, [pc, #344]	; (8004234 <HAL_GPIO_Init+0x334>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d02b      	beq.n	8004136 <HAL_GPIO_Init+0x236>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a55      	ldr	r2, [pc, #340]	; (8004238 <HAL_GPIO_Init+0x338>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d025      	beq.n	8004132 <HAL_GPIO_Init+0x232>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a54      	ldr	r2, [pc, #336]	; (800423c <HAL_GPIO_Init+0x33c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d01f      	beq.n	800412e <HAL_GPIO_Init+0x22e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a53      	ldr	r2, [pc, #332]	; (8004240 <HAL_GPIO_Init+0x340>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d019      	beq.n	800412a <HAL_GPIO_Init+0x22a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a52      	ldr	r2, [pc, #328]	; (8004244 <HAL_GPIO_Init+0x344>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d013      	beq.n	8004126 <HAL_GPIO_Init+0x226>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a51      	ldr	r2, [pc, #324]	; (8004248 <HAL_GPIO_Init+0x348>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d00d      	beq.n	8004122 <HAL_GPIO_Init+0x222>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a50      	ldr	r2, [pc, #320]	; (800424c <HAL_GPIO_Init+0x34c>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d007      	beq.n	800411e <HAL_GPIO_Init+0x21e>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a4f      	ldr	r2, [pc, #316]	; (8004250 <HAL_GPIO_Init+0x350>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d101      	bne.n	800411a <HAL_GPIO_Init+0x21a>
 8004116:	2309      	movs	r3, #9
 8004118:	e012      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800411a:	230a      	movs	r3, #10
 800411c:	e010      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800411e:	2308      	movs	r3, #8
 8004120:	e00e      	b.n	8004140 <HAL_GPIO_Init+0x240>
 8004122:	2307      	movs	r3, #7
 8004124:	e00c      	b.n	8004140 <HAL_GPIO_Init+0x240>
 8004126:	2306      	movs	r3, #6
 8004128:	e00a      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800412a:	2305      	movs	r3, #5
 800412c:	e008      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800412e:	2304      	movs	r3, #4
 8004130:	e006      	b.n	8004140 <HAL_GPIO_Init+0x240>
 8004132:	2303      	movs	r3, #3
 8004134:	e004      	b.n	8004140 <HAL_GPIO_Init+0x240>
 8004136:	2302      	movs	r3, #2
 8004138:	e002      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800413a:	2301      	movs	r3, #1
 800413c:	e000      	b.n	8004140 <HAL_GPIO_Init+0x240>
 800413e:	2300      	movs	r3, #0
 8004140:	69fa      	ldr	r2, [r7, #28]
 8004142:	f002 0203 	and.w	r2, r2, #3
 8004146:	0092      	lsls	r2, r2, #2
 8004148:	4093      	lsls	r3, r2
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	4313      	orrs	r3, r2
 800414e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004150:	4935      	ldr	r1, [pc, #212]	; (8004228 <HAL_GPIO_Init+0x328>)
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	089b      	lsrs	r3, r3, #2
 8004156:	3302      	adds	r3, #2
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800415e:	4b3d      	ldr	r3, [pc, #244]	; (8004254 <HAL_GPIO_Init+0x354>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	43db      	mvns	r3, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4013      	ands	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4313      	orrs	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004182:	4a34      	ldr	r2, [pc, #208]	; (8004254 <HAL_GPIO_Init+0x354>)
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004188:	4b32      	ldr	r3, [pc, #200]	; (8004254 <HAL_GPIO_Init+0x354>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	43db      	mvns	r3, r3
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	4013      	ands	r3, r2
 8004196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d003      	beq.n	80041ac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041ac:	4a29      	ldr	r2, [pc, #164]	; (8004254 <HAL_GPIO_Init+0x354>)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041b2:	4b28      	ldr	r3, [pc, #160]	; (8004254 <HAL_GPIO_Init+0x354>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	43db      	mvns	r3, r3
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	4013      	ands	r3, r2
 80041c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041d6:	4a1f      	ldr	r2, [pc, #124]	; (8004254 <HAL_GPIO_Init+0x354>)
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041dc:	4b1d      	ldr	r3, [pc, #116]	; (8004254 <HAL_GPIO_Init+0x354>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	43db      	mvns	r3, r3
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	4013      	ands	r3, r2
 80041ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004200:	4a14      	ldr	r2, [pc, #80]	; (8004254 <HAL_GPIO_Init+0x354>)
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	3301      	adds	r3, #1
 800420a:	61fb      	str	r3, [r7, #28]
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	2b0f      	cmp	r3, #15
 8004210:	f67f ae84 	bls.w	8003f1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004214:	bf00      	nop
 8004216:	bf00      	nop
 8004218:	3724      	adds	r7, #36	; 0x24
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40023800 	.word	0x40023800
 8004228:	40013800 	.word	0x40013800
 800422c:	40020000 	.word	0x40020000
 8004230:	40020400 	.word	0x40020400
 8004234:	40020800 	.word	0x40020800
 8004238:	40020c00 	.word	0x40020c00
 800423c:	40021000 	.word	0x40021000
 8004240:	40021400 	.word	0x40021400
 8004244:	40021800 	.word	0x40021800
 8004248:	40021c00 	.word	0x40021c00
 800424c:	40022000 	.word	0x40022000
 8004250:	40022400 	.word	0x40022400
 8004254:	40013c00 	.word	0x40013c00

08004258 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004258:	b480      	push	{r7}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	e0d9      	b.n	8004428 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004274:	2201      	movs	r2, #1
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	4013      	ands	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	429a      	cmp	r2, r3
 800428c:	f040 80c9 	bne.w	8004422 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004290:	4a6b      	ldr	r2, [pc, #428]	; (8004440 <HAL_GPIO_DeInit+0x1e8>)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	3302      	adds	r3, #2
 8004298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	220f      	movs	r2, #15
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	4013      	ands	r3, r2
 80042b0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a63      	ldr	r2, [pc, #396]	; (8004444 <HAL_GPIO_DeInit+0x1ec>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d037      	beq.n	800432a <HAL_GPIO_DeInit+0xd2>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a62      	ldr	r2, [pc, #392]	; (8004448 <HAL_GPIO_DeInit+0x1f0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d031      	beq.n	8004326 <HAL_GPIO_DeInit+0xce>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a61      	ldr	r2, [pc, #388]	; (800444c <HAL_GPIO_DeInit+0x1f4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d02b      	beq.n	8004322 <HAL_GPIO_DeInit+0xca>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a60      	ldr	r2, [pc, #384]	; (8004450 <HAL_GPIO_DeInit+0x1f8>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d025      	beq.n	800431e <HAL_GPIO_DeInit+0xc6>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a5f      	ldr	r2, [pc, #380]	; (8004454 <HAL_GPIO_DeInit+0x1fc>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d01f      	beq.n	800431a <HAL_GPIO_DeInit+0xc2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a5e      	ldr	r2, [pc, #376]	; (8004458 <HAL_GPIO_DeInit+0x200>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d019      	beq.n	8004316 <HAL_GPIO_DeInit+0xbe>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a5d      	ldr	r2, [pc, #372]	; (800445c <HAL_GPIO_DeInit+0x204>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d013      	beq.n	8004312 <HAL_GPIO_DeInit+0xba>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a5c      	ldr	r2, [pc, #368]	; (8004460 <HAL_GPIO_DeInit+0x208>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d00d      	beq.n	800430e <HAL_GPIO_DeInit+0xb6>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a5b      	ldr	r2, [pc, #364]	; (8004464 <HAL_GPIO_DeInit+0x20c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d007      	beq.n	800430a <HAL_GPIO_DeInit+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a5a      	ldr	r2, [pc, #360]	; (8004468 <HAL_GPIO_DeInit+0x210>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d101      	bne.n	8004306 <HAL_GPIO_DeInit+0xae>
 8004302:	2309      	movs	r3, #9
 8004304:	e012      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 8004306:	230a      	movs	r3, #10
 8004308:	e010      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 800430a:	2308      	movs	r3, #8
 800430c:	e00e      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 800430e:	2307      	movs	r3, #7
 8004310:	e00c      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 8004312:	2306      	movs	r3, #6
 8004314:	e00a      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 8004316:	2305      	movs	r3, #5
 8004318:	e008      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 800431a:	2304      	movs	r3, #4
 800431c:	e006      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 800431e:	2303      	movs	r3, #3
 8004320:	e004      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 8004322:	2302      	movs	r3, #2
 8004324:	e002      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <HAL_GPIO_DeInit+0xd4>
 800432a:	2300      	movs	r3, #0
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	f002 0203 	and.w	r2, r2, #3
 8004332:	0092      	lsls	r2, r2, #2
 8004334:	4093      	lsls	r3, r2
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	429a      	cmp	r2, r3
 800433a:	d132      	bne.n	80043a2 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800433c:	4b4b      	ldr	r3, [pc, #300]	; (800446c <HAL_GPIO_DeInit+0x214>)
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	43db      	mvns	r3, r3
 8004344:	4949      	ldr	r1, [pc, #292]	; (800446c <HAL_GPIO_DeInit+0x214>)
 8004346:	4013      	ands	r3, r2
 8004348:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800434a:	4b48      	ldr	r3, [pc, #288]	; (800446c <HAL_GPIO_DeInit+0x214>)
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	43db      	mvns	r3, r3
 8004352:	4946      	ldr	r1, [pc, #280]	; (800446c <HAL_GPIO_DeInit+0x214>)
 8004354:	4013      	ands	r3, r2
 8004356:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004358:	4b44      	ldr	r3, [pc, #272]	; (800446c <HAL_GPIO_DeInit+0x214>)
 800435a:	68da      	ldr	r2, [r3, #12]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	43db      	mvns	r3, r3
 8004360:	4942      	ldr	r1, [pc, #264]	; (800446c <HAL_GPIO_DeInit+0x214>)
 8004362:	4013      	ands	r3, r2
 8004364:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004366:	4b41      	ldr	r3, [pc, #260]	; (800446c <HAL_GPIO_DeInit+0x214>)
 8004368:	689a      	ldr	r2, [r3, #8]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	43db      	mvns	r3, r3
 800436e:	493f      	ldr	r1, [pc, #252]	; (800446c <HAL_GPIO_DeInit+0x214>)
 8004370:	4013      	ands	r3, r2
 8004372:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	220f      	movs	r2, #15
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004384:	4a2e      	ldr	r2, [pc, #184]	; (8004440 <HAL_GPIO_DeInit+0x1e8>)
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	089b      	lsrs	r3, r3, #2
 800438a:	3302      	adds	r3, #2
 800438c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	43da      	mvns	r2, r3
 8004394:	482a      	ldr	r0, [pc, #168]	; (8004440 <HAL_GPIO_DeInit+0x1e8>)
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	400a      	ands	r2, r1
 800439c:	3302      	adds	r3, #2
 800439e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	2103      	movs	r1, #3
 80043ac:	fa01 f303 	lsl.w	r3, r1, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	401a      	ands	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	08da      	lsrs	r2, r3, #3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3208      	adds	r2, #8
 80043c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f003 0307 	and.w	r3, r3, #7
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	220f      	movs	r2, #15
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	43db      	mvns	r3, r3
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	08d2      	lsrs	r2, r2, #3
 80043d8:	4019      	ands	r1, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3208      	adds	r2, #8
 80043de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	2103      	movs	r1, #3
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	401a      	ands	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	2101      	movs	r1, #1
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	fa01 f303 	lsl.w	r3, r1, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	401a      	ands	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	2103      	movs	r1, #3
 8004416:	fa01 f303 	lsl.w	r3, r1, r3
 800441a:	43db      	mvns	r3, r3
 800441c:	401a      	ands	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	3301      	adds	r3, #1
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	2b0f      	cmp	r3, #15
 800442c:	f67f af22 	bls.w	8004274 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	371c      	adds	r7, #28
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40013800 	.word	0x40013800
 8004444:	40020000 	.word	0x40020000
 8004448:	40020400 	.word	0x40020400
 800444c:	40020800 	.word	0x40020800
 8004450:	40020c00 	.word	0x40020c00
 8004454:	40021000 	.word	0x40021000
 8004458:	40021400 	.word	0x40021400
 800445c:	40021800 	.word	0x40021800
 8004460:	40021c00 	.word	0x40021c00
 8004464:	40022000 	.word	0x40022000
 8004468:	40022400 	.word	0x40022400
 800446c:	40013c00 	.word	0x40013c00

08004470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	807b      	strh	r3, [r7, #2]
 800447c:	4613      	mov	r3, r2
 800447e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004480:	787b      	ldrb	r3, [r7, #1]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004486:	887a      	ldrh	r2, [r7, #2]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800448c:	e003      	b.n	8004496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800448e:	887b      	ldrh	r3, [r7, #2]
 8004490:	041a      	lsls	r2, r3, #16
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	619a      	str	r2, [r3, #24]
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
	...

080044a4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e0bf      	b.n	8004636 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d106      	bne.n	80044d0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 f8ba 	bl	8004644 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80044e6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6999      	ldr	r1, [r3, #24]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044fc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6899      	ldr	r1, [r3, #8]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	4b4a      	ldr	r3, [pc, #296]	; (8004640 <HAL_LTDC_Init+0x19c>)
 8004518:	400b      	ands	r3, r1
 800451a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	041b      	lsls	r3, r3, #16
 8004522:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	6899      	ldr	r1, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699a      	ldr	r2, [r3, #24]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	430a      	orrs	r2, r1
 8004538:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68d9      	ldr	r1, [r3, #12]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	4b3e      	ldr	r3, [pc, #248]	; (8004640 <HAL_LTDC_Init+0x19c>)
 8004546:	400b      	ands	r3, r1
 8004548:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	041b      	lsls	r3, r3, #16
 8004550:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68d9      	ldr	r1, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a1a      	ldr	r2, [r3, #32]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6919      	ldr	r1, [r3, #16]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	4b33      	ldr	r3, [pc, #204]	; (8004640 <HAL_LTDC_Init+0x19c>)
 8004574:	400b      	ands	r3, r1
 8004576:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6919      	ldr	r1, [r3, #16]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	431a      	orrs	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6959      	ldr	r1, [r3, #20]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	4b27      	ldr	r3, [pc, #156]	; (8004640 <HAL_LTDC_Init+0x19c>)
 80045a2:	400b      	ands	r3, r1
 80045a4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045aa:	041b      	lsls	r3, r3, #16
 80045ac:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6959      	ldr	r1, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	431a      	orrs	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80045d4:	041b      	lsls	r3, r3, #16
 80045d6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80045e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0206 	orr.w	r2, r2, #6
 8004612:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	f000f800 	.word	0xf000f800

08004644 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004658:	b5b0      	push	{r4, r5, r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_LTDC_ConfigLayer+0x1a>
 800466e:	2302      	movs	r3, #2
 8004670:	e02c      	b.n	80046cc <HAL_LTDC_ConfigLayer+0x74>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2202      	movs	r2, #2
 800467e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2134      	movs	r1, #52	; 0x34
 8004688:	fb01 f303 	mul.w	r3, r1, r3
 800468c:	4413      	add	r3, r2
 800468e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	4614      	mov	r4, r2
 8004696:	461d      	mov	r5, r3
 8004698:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800469a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800469c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800469e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046a4:	682b      	ldr	r3, [r5, #0]
 80046a6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f83b 	bl	8004728 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2201      	movs	r2, #1
 80046b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bdb0      	pop	{r4, r5, r7, pc}

080046d4 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d101      	bne.n	80046ea <HAL_LTDC_EnableDither+0x16>
 80046e6:	2302      	movs	r3, #2
 80046e8:	e016      	b.n	8004718 <HAL_LTDC_EnableDither+0x44>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2202      	movs	r2, #2
 80046f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80046fa:	4b0a      	ldr	r3, [pc, #40]	; (8004724 <HAL_LTDC_EnableDither+0x50>)
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	4a09      	ldr	r2, [pc, #36]	; (8004724 <HAL_LTDC_EnableDither+0x50>)
 8004700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004704:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	40016800 	.word	0x40016800

08004728 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	; 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	0c1b      	lsrs	r3, r3, #16
 8004740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004744:	4413      	add	r3, r2
 8004746:	041b      	lsls	r3, r3, #16
 8004748:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	01db      	lsls	r3, r3, #7
 8004754:	4413      	add	r3, r2
 8004756:	3384      	adds	r3, #132	; 0x84
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	4611      	mov	r1, r2
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	01d2      	lsls	r2, r2, #7
 8004764:	440a      	add	r2, r1
 8004766:	3284      	adds	r2, #132	; 0x84
 8004768:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800476c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	0c1b      	lsrs	r3, r3, #16
 800477a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800477e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004780:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4619      	mov	r1, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	01db      	lsls	r3, r3, #7
 800478c:	440b      	add	r3, r1
 800478e:	3384      	adds	r3, #132	; 0x84
 8004790:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004796:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047a6:	4413      	add	r3, r2
 80047a8:	041b      	lsls	r3, r3, #16
 80047aa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	461a      	mov	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	01db      	lsls	r3, r3, #7
 80047b6:	4413      	add	r3, r2
 80047b8:	3384      	adds	r3, #132	; 0x84
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	4611      	mov	r1, r2
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	01d2      	lsls	r2, r2, #7
 80047c6:	440a      	add	r2, r1
 80047c8:	3284      	adds	r2, #132	; 0x84
 80047ca:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80047ce:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047de:	4413      	add	r3, r2
 80047e0:	1c5a      	adds	r2, r3, #1
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4619      	mov	r1, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	01db      	lsls	r3, r3, #7
 80047ec:	440b      	add	r3, r1
 80047ee:	3384      	adds	r3, #132	; 0x84
 80047f0:	4619      	mov	r1, r3
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	01db      	lsls	r3, r3, #7
 8004802:	4413      	add	r3, r2
 8004804:	3384      	adds	r3, #132	; 0x84
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	4611      	mov	r1, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	01d2      	lsls	r2, r2, #7
 8004812:	440a      	add	r2, r1
 8004814:	3284      	adds	r2, #132	; 0x84
 8004816:	f023 0307 	bic.w	r3, r3, #7
 800481a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	01db      	lsls	r3, r3, #7
 8004826:	4413      	add	r3, r2
 8004828:	3384      	adds	r3, #132	; 0x84
 800482a:	461a      	mov	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004838:	021b      	lsls	r3, r3, #8
 800483a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004842:	041b      	lsls	r3, r3, #16
 8004844:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	061b      	lsls	r3, r3, #24
 800484c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	01db      	lsls	r3, r3, #7
 8004858:	4413      	add	r3, r2
 800485a:	3384      	adds	r3, #132	; 0x84
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	461a      	mov	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	01db      	lsls	r3, r3, #7
 8004868:	4413      	add	r3, r2
 800486a:	3384      	adds	r3, #132	; 0x84
 800486c:	461a      	mov	r2, r3
 800486e:	2300      	movs	r3, #0
 8004870:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004878:	461a      	mov	r2, r3
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	431a      	orrs	r2, r3
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	431a      	orrs	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4619      	mov	r1, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	01db      	lsls	r3, r3, #7
 800488c:	440b      	add	r3, r1
 800488e:	3384      	adds	r3, #132	; 0x84
 8004890:	4619      	mov	r1, r3
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	4313      	orrs	r3, r2
 8004896:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	461a      	mov	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	01db      	lsls	r3, r3, #7
 80048a2:	4413      	add	r3, r2
 80048a4:	3384      	adds	r3, #132	; 0x84
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	4611      	mov	r1, r2
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	01d2      	lsls	r2, r2, #7
 80048b2:	440a      	add	r2, r1
 80048b4:	3284      	adds	r2, #132	; 0x84
 80048b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048ba:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	461a      	mov	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	01db      	lsls	r3, r3, #7
 80048c6:	4413      	add	r3, r2
 80048c8:	3384      	adds	r3, #132	; 0x84
 80048ca:	461a      	mov	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	461a      	mov	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	01db      	lsls	r3, r3, #7
 80048dc:	4413      	add	r3, r2
 80048de:	3384      	adds	r3, #132	; 0x84
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	6812      	ldr	r2, [r2, #0]
 80048e6:	4611      	mov	r1, r2
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	01d2      	lsls	r2, r2, #7
 80048ec:	440a      	add	r2, r1
 80048ee:	3284      	adds	r2, #132	; 0x84
 80048f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80048f4:	f023 0307 	bic.w	r3, r3, #7
 80048f8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	69da      	ldr	r2, [r3, #28]
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	68f9      	ldr	r1, [r7, #12]
 8004904:	6809      	ldr	r1, [r1, #0]
 8004906:	4608      	mov	r0, r1
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	01c9      	lsls	r1, r1, #7
 800490c:	4401      	add	r1, r0
 800490e:	3184      	adds	r1, #132	; 0x84
 8004910:	4313      	orrs	r3, r2
 8004912:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	461a      	mov	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	01db      	lsls	r3, r3, #7
 800491e:	4413      	add	r3, r2
 8004920:	3384      	adds	r3, #132	; 0x84
 8004922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	01db      	lsls	r3, r3, #7
 800492e:	4413      	add	r3, r2
 8004930:	3384      	adds	r3, #132	; 0x84
 8004932:	461a      	mov	r2, r3
 8004934:	2300      	movs	r3, #0
 8004936:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	01db      	lsls	r3, r3, #7
 8004942:	4413      	add	r3, r2
 8004944:	3384      	adds	r3, #132	; 0x84
 8004946:	461a      	mov	r2, r3
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494c:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d102      	bne.n	800495c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004956:	2304      	movs	r3, #4
 8004958:	61fb      	str	r3, [r7, #28]
 800495a:	e01b      	b.n	8004994 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d102      	bne.n	800496a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004964:	2303      	movs	r3, #3
 8004966:	61fb      	str	r3, [r7, #28]
 8004968:	e014      	b.n	8004994 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b04      	cmp	r3, #4
 8004970:	d00b      	beq.n	800498a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004976:	2b02      	cmp	r3, #2
 8004978:	d007      	beq.n	800498a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800497e:	2b03      	cmp	r3, #3
 8004980:	d003      	beq.n	800498a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004986:	2b07      	cmp	r3, #7
 8004988:	d102      	bne.n	8004990 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800498a:	2302      	movs	r3, #2
 800498c:	61fb      	str	r3, [r7, #28]
 800498e:	e001      	b.n	8004994 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004990:	2301      	movs	r3, #1
 8004992:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	461a      	mov	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	01db      	lsls	r3, r3, #7
 800499e:	4413      	add	r3, r2
 80049a0:	3384      	adds	r3, #132	; 0x84
 80049a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	6812      	ldr	r2, [r2, #0]
 80049a8:	4611      	mov	r1, r2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	01d2      	lsls	r2, r2, #7
 80049ae:	440a      	add	r2, r1
 80049b0:	3284      	adds	r2, #132	; 0x84
 80049b2:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80049b6:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	fb02 f303 	mul.w	r3, r2, r3
 80049c2:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	6859      	ldr	r1, [r3, #4]
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	1acb      	subs	r3, r1, r3
 80049ce:	69f9      	ldr	r1, [r7, #28]
 80049d0:	fb01 f303 	mul.w	r3, r1, r3
 80049d4:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80049d6:	68f9      	ldr	r1, [r7, #12]
 80049d8:	6809      	ldr	r1, [r1, #0]
 80049da:	4608      	mov	r0, r1
 80049dc:	6879      	ldr	r1, [r7, #4]
 80049de:	01c9      	lsls	r1, r1, #7
 80049e0:	4401      	add	r1, r0
 80049e2:	3184      	adds	r1, #132	; 0x84
 80049e4:	4313      	orrs	r3, r2
 80049e6:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	461a      	mov	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	01db      	lsls	r3, r3, #7
 80049f2:	4413      	add	r3, r2
 80049f4:	3384      	adds	r3, #132	; 0x84
 80049f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	4611      	mov	r1, r2
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	01d2      	lsls	r2, r2, #7
 8004a02:	440a      	add	r2, r1
 8004a04:	3284      	adds	r2, #132	; 0x84
 8004a06:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004a0a:	f023 0307 	bic.w	r3, r3, #7
 8004a0e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	461a      	mov	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	01db      	lsls	r3, r3, #7
 8004a1a:	4413      	add	r3, r2
 8004a1c:	3384      	adds	r3, #132	; 0x84
 8004a1e:	461a      	mov	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a24:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	01db      	lsls	r3, r3, #7
 8004a30:	4413      	add	r3, r2
 8004a32:	3384      	adds	r3, #132	; 0x84
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	6812      	ldr	r2, [r2, #0]
 8004a3a:	4611      	mov	r1, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	01d2      	lsls	r2, r2, #7
 8004a40:	440a      	add	r2, r1
 8004a42:	3284      	adds	r2, #132	; 0x84
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	6013      	str	r3, [r2, #0]
}
 8004a4a:	bf00      	nop
 8004a4c:	3724      	adds	r7, #36	; 0x24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004a56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a58:	b08f      	sub	sp, #60	; 0x3c
 8004a5a:	af0a      	add	r7, sp, #40	; 0x28
 8004a5c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e10f      	b.n	8004c88 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f008 fbb0 	bl	800d1e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2203      	movs	r2, #3
 8004a8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d102      	bne.n	8004aa2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f003 fc1f 	bl	80082ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	603b      	str	r3, [r7, #0]
 8004ab2:	687e      	ldr	r6, [r7, #4]
 8004ab4:	466d      	mov	r5, sp
 8004ab6:	f106 0410 	add.w	r4, r6, #16
 8004aba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004abc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004abe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ac0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ac2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004ac6:	e885 0003 	stmia.w	r5, {r0, r1}
 8004aca:	1d33      	adds	r3, r6, #4
 8004acc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ace:	6838      	ldr	r0, [r7, #0]
 8004ad0:	f003 faf6 	bl	80080c0 <USB_CoreInit>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d005      	beq.n	8004ae6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e0d0      	b.n	8004c88 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2100      	movs	r1, #0
 8004aec:	4618      	mov	r0, r3
 8004aee:	f003 fc0d 	bl	800830c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004af2:	2300      	movs	r3, #0
 8004af4:	73fb      	strb	r3, [r7, #15]
 8004af6:	e04a      	b.n	8004b8e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004af8:	7bfa      	ldrb	r2, [r7, #15]
 8004afa:	6879      	ldr	r1, [r7, #4]
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	333d      	adds	r3, #61	; 0x3d
 8004b08:	2201      	movs	r2, #1
 8004b0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b0c:	7bfa      	ldrb	r2, [r7, #15]
 8004b0e:	6879      	ldr	r1, [r7, #4]
 8004b10:	4613      	mov	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	4413      	add	r3, r2
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	440b      	add	r3, r1
 8004b1a:	333c      	adds	r3, #60	; 0x3c
 8004b1c:	7bfa      	ldrb	r2, [r7, #15]
 8004b1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b20:	7bfa      	ldrb	r2, [r7, #15]
 8004b22:	7bfb      	ldrb	r3, [r7, #15]
 8004b24:	b298      	uxth	r0, r3
 8004b26:	6879      	ldr	r1, [r7, #4]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4413      	add	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	440b      	add	r3, r1
 8004b32:	3344      	adds	r3, #68	; 0x44
 8004b34:	4602      	mov	r2, r0
 8004b36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004b38:	7bfa      	ldrb	r2, [r7, #15]
 8004b3a:	6879      	ldr	r1, [r7, #4]
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	3340      	adds	r3, #64	; 0x40
 8004b48:	2200      	movs	r2, #0
 8004b4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004b4c:	7bfa      	ldrb	r2, [r7, #15]
 8004b4e:	6879      	ldr	r1, [r7, #4]
 8004b50:	4613      	mov	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4413      	add	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	3348      	adds	r3, #72	; 0x48
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004b60:	7bfa      	ldrb	r2, [r7, #15]
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	4613      	mov	r3, r2
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	4413      	add	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	440b      	add	r3, r1
 8004b6e:	334c      	adds	r3, #76	; 0x4c
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004b74:	7bfa      	ldrb	r2, [r7, #15]
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	440b      	add	r3, r1
 8004b82:	3354      	adds	r3, #84	; 0x54
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	73fb      	strb	r3, [r7, #15]
 8004b8e:	7bfa      	ldrb	r2, [r7, #15]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d3af      	bcc.n	8004af8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b98:	2300      	movs	r3, #0
 8004b9a:	73fb      	strb	r3, [r7, #15]
 8004b9c:	e044      	b.n	8004c28 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	00db      	lsls	r3, r3, #3
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	440b      	add	r3, r1
 8004bac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004bb4:	7bfa      	ldrb	r2, [r7, #15]
 8004bb6:	6879      	ldr	r1, [r7, #4]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	4413      	add	r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004bc6:	7bfa      	ldrb	r2, [r7, #15]
 8004bc8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004bca:	7bfa      	ldrb	r2, [r7, #15]
 8004bcc:	6879      	ldr	r1, [r7, #4]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004bdc:	2200      	movs	r2, #0
 8004bde:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004be0:	7bfa      	ldrb	r2, [r7, #15]
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	4613      	mov	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	440b      	add	r3, r1
 8004bee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004bf6:	7bfa      	ldrb	r2, [r7, #15]
 8004bf8:	6879      	ldr	r1, [r7, #4]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	440b      	add	r3, r1
 8004c04:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c0c:	7bfa      	ldrb	r2, [r7, #15]
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	4613      	mov	r3, r2
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	4413      	add	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	440b      	add	r3, r1
 8004c1a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	3301      	adds	r3, #1
 8004c26:	73fb      	strb	r3, [r7, #15]
 8004c28:	7bfa      	ldrb	r2, [r7, #15]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d3b5      	bcc.n	8004b9e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	603b      	str	r3, [r7, #0]
 8004c38:	687e      	ldr	r6, [r7, #4]
 8004c3a:	466d      	mov	r5, sp
 8004c3c:	f106 0410 	add.w	r4, r6, #16
 8004c40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c50:	1d33      	adds	r3, r6, #4
 8004c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c54:	6838      	ldr	r0, [r7, #0]
 8004c56:	f003 fba5 	bl	80083a4 <USB_DevInit>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d005      	beq.n	8004c6c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e00d      	b.n	8004c88 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f004 fcf4 	bl	800966e <USB_DevDisconnect>

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004c90 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_PCD_Start+0x1c>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e020      	b.n	8004cee <HAL_PCD_Start+0x5e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d109      	bne.n	8004cd0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d005      	beq.n	8004cd0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f003 faf7 	bl	80082c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f004 fca4 	bl	800962c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004cf6:	b590      	push	{r4, r7, lr}
 8004cf8:	b08d      	sub	sp, #52	; 0x34
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f004 fd62 	bl	80097d6 <USB_GetMode>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f040 848a 	bne.w	800562e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f004 fcc6 	bl	80096b0 <USB_ReadInterrupts>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 8480 	beq.w	800562c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	0a1b      	lsrs	r3, r3, #8
 8004d36:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f004 fcb3 	bl	80096b0 <USB_ReadInterrupts>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d107      	bne.n	8004d64 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f002 0202 	and.w	r2, r2, #2
 8004d62:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f004 fca1 	bl	80096b0 <USB_ReadInterrupts>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	f003 0310 	and.w	r3, r3, #16
 8004d74:	2b10      	cmp	r3, #16
 8004d76:	d161      	bne.n	8004e3c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	699a      	ldr	r2, [r3, #24]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0210 	bic.w	r2, r2, #16
 8004d86:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	f003 020f 	and.w	r2, r3, #15
 8004d94:	4613      	mov	r3, r2
 8004d96:	00db      	lsls	r3, r3, #3
 8004d98:	4413      	add	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	4413      	add	r3, r2
 8004da4:	3304      	adds	r3, #4
 8004da6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	0c5b      	lsrs	r3, r3, #17
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d124      	bne.n	8004dfe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d035      	beq.n	8004e2c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	091b      	lsrs	r3, r3, #4
 8004dc8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	6a38      	ldr	r0, [r7, #32]
 8004dd4:	f004 fad8 	bl	8009388 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	091b      	lsrs	r3, r3, #4
 8004de0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004de4:	441a      	add	r2, r3
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	6a1a      	ldr	r2, [r3, #32]
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	091b      	lsrs	r3, r3, #4
 8004df2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004df6:	441a      	add	r2, r3
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	621a      	str	r2, [r3, #32]
 8004dfc:	e016      	b.n	8004e2c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	0c5b      	lsrs	r3, r3, #17
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	2b06      	cmp	r3, #6
 8004e08:	d110      	bne.n	8004e2c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004e10:	2208      	movs	r2, #8
 8004e12:	4619      	mov	r1, r3
 8004e14:	6a38      	ldr	r0, [r7, #32]
 8004e16:	f004 fab7 	bl	8009388 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	6a1a      	ldr	r2, [r3, #32]
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	091b      	lsrs	r3, r3, #4
 8004e22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e26:	441a      	add	r2, r3
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	699a      	ldr	r2, [r3, #24]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f042 0210 	orr.w	r2, r2, #16
 8004e3a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f004 fc35 	bl	80096b0 <USB_ReadInterrupts>
 8004e46:	4603      	mov	r3, r0
 8004e48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e50:	f040 80a7 	bne.w	8004fa2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f004 fc3a 	bl	80096d6 <USB_ReadDevAllOutEpInterrupt>
 8004e62:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004e64:	e099      	b.n	8004f9a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 808e 	beq.w	8004f8e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e78:	b2d2      	uxtb	r2, r2
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f004 fc5e 	bl	800973e <USB_ReadDevOutEPInterrupt>
 8004e82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00c      	beq.n	8004ea8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	015a      	lsls	r2, r3, #5
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004ea0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 fec2 	bl	8005c2c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	f003 0308 	and.w	r3, r3, #8
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00c      	beq.n	8004ecc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	2308      	movs	r3, #8
 8004ec2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ec4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 ff98 	bl	8005dfc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	f003 0310 	and.w	r3, r3, #16
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d008      	beq.n	8004ee8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	4413      	add	r3, r2
 8004ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d030      	beq.n	8004f54 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efa:	2b80      	cmp	r3, #128	; 0x80
 8004efc:	d109      	bne.n	8004f12 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	69fa      	ldr	r2, [r7, #28]
 8004f08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f10:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f14:	4613      	mov	r3, r2
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	4413      	add	r3, r2
 8004f24:	3304      	adds	r3, #4
 8004f26:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	78db      	ldrb	r3, [r3, #3]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d108      	bne.n	8004f42 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	2200      	movs	r2, #0
 8004f34:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f008 fa55 	bl	800d3ec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f4e:	461a      	mov	r2, r3
 8004f50:	2302      	movs	r3, #2
 8004f52:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d008      	beq.n	8004f70 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2320      	movs	r3, #32
 8004f6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d009      	beq.n	8004f8e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f86:	461a      	mov	r2, r3
 8004f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f8c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	3301      	adds	r3, #1
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f96:	085b      	lsrs	r3, r3, #1
 8004f98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f47f af62 	bne.w	8004e66 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f004 fb82 	bl	80096b0 <USB_ReadInterrupts>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fb2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004fb6:	f040 80db 	bne.w	8005170 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f004 fba3 	bl	800970a <USB_ReadDevAllInEpInterrupt>
 8004fc4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004fca:	e0cd      	b.n	8005168 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 80c2 	beq.w	800515c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	4611      	mov	r1, r2
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f004 fbc9 	bl	800977a <USB_ReadDevInEPInterrupt>
 8004fe8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d057      	beq.n	80050a4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	43db      	mvns	r3, r3
 800500e:	69f9      	ldr	r1, [r7, #28]
 8005010:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005014:	4013      	ands	r3, r2
 8005016:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501a:	015a      	lsls	r2, r3, #5
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	4413      	add	r3, r2
 8005020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005024:	461a      	mov	r2, r3
 8005026:	2301      	movs	r3, #1
 8005028:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d132      	bne.n	8005098 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005036:	4613      	mov	r3, r2
 8005038:	00db      	lsls	r3, r3, #3
 800503a:	4413      	add	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	440b      	add	r3, r1
 8005040:	334c      	adds	r3, #76	; 0x4c
 8005042:	6819      	ldr	r1, [r3, #0]
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005048:	4613      	mov	r3, r2
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4403      	add	r3, r0
 8005052:	3348      	adds	r3, #72	; 0x48
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4419      	add	r1, r3
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800505c:	4613      	mov	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	4413      	add	r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	4403      	add	r3, r0
 8005066:	334c      	adds	r3, #76	; 0x4c
 8005068:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800506a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506c:	2b00      	cmp	r3, #0
 800506e:	d113      	bne.n	8005098 <HAL_PCD_IRQHandler+0x3a2>
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005074:	4613      	mov	r3, r2
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	4413      	add	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	440b      	add	r3, r1
 800507e:	3354      	adds	r3, #84	; 0x54
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d108      	bne.n	8005098 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005090:	461a      	mov	r2, r3
 8005092:	2101      	movs	r1, #1
 8005094:	f004 fbd0 	bl	8009838 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509a:	b2db      	uxtb	r3, r3
 800509c:	4619      	mov	r1, r3
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f008 f91f 	bl	800d2e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d008      	beq.n	80050c0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ba:	461a      	mov	r2, r3
 80050bc:	2308      	movs	r3, #8
 80050be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f003 0310 	and.w	r3, r3, #16
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d008      	beq.n	80050dc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80050ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050cc:	015a      	lsls	r2, r3, #5
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	4413      	add	r3, r2
 80050d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050d6:	461a      	mov	r2, r3
 80050d8:	2310      	movs	r3, #16
 80050da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d008      	beq.n	80050f8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	015a      	lsls	r2, r3, #5
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	4413      	add	r3, r2
 80050ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050f2:	461a      	mov	r2, r3
 80050f4:	2340      	movs	r3, #64	; 0x40
 80050f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d023      	beq.n	800514a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005102:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005104:	6a38      	ldr	r0, [r7, #32]
 8005106:	f003 fab1 	bl	800866c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800510a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510c:	4613      	mov	r3, r2
 800510e:	00db      	lsls	r3, r3, #3
 8005110:	4413      	add	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	3338      	adds	r3, #56	; 0x38
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	4413      	add	r3, r2
 800511a:	3304      	adds	r3, #4
 800511c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	78db      	ldrb	r3, [r3, #3]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d108      	bne.n	8005138 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	2200      	movs	r2, #0
 800512a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	b2db      	uxtb	r3, r3
 8005130:	4619      	mov	r1, r3
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f008 f96c 	bl	800d410 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513a:	015a      	lsls	r2, r3, #5
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	4413      	add	r3, r2
 8005140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005144:	461a      	mov	r2, r3
 8005146:	2302      	movs	r3, #2
 8005148:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005154:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fcdb 	bl	8005b12 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	3301      	adds	r3, #1
 8005160:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800516a:	2b00      	cmp	r3, #0
 800516c:	f47f af2e 	bne.w	8004fcc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4618      	mov	r0, r3
 8005176:	f004 fa9b 	bl	80096b0 <USB_ReadInterrupts>
 800517a:	4603      	mov	r3, r0
 800517c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005180:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005184:	d122      	bne.n	80051cc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005194:	f023 0301 	bic.w	r3, r3, #1
 8005198:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d108      	bne.n	80051b6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80051ac:	2100      	movs	r1, #0
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fec2 	bl	8005f38 <HAL_PCDEx_LPM_Callback>
 80051b4:	e002      	b.n	80051bc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f008 f90a 	bl	800d3d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695a      	ldr	r2, [r3, #20]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80051ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4618      	mov	r0, r3
 80051d2:	f004 fa6d 	bl	80096b0 <USB_ReadInterrupts>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051e0:	d112      	bne.n	8005208 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d102      	bne.n	80051f8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f008 f8c6 	bl	800d384 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695a      	ldr	r2, [r3, #20]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005206:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4618      	mov	r0, r3
 800520e:	f004 fa4f 	bl	80096b0 <USB_ReadInterrupts>
 8005212:	4603      	mov	r3, r0
 8005214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800521c:	f040 80b7 	bne.w	800538e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	69fa      	ldr	r2, [r7, #28]
 800522a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800522e:	f023 0301 	bic.w	r3, r3, #1
 8005232:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2110      	movs	r1, #16
 800523a:	4618      	mov	r0, r3
 800523c:	f003 fa16 	bl	800866c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005240:	2300      	movs	r3, #0
 8005242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005244:	e046      	b.n	80052d4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005248:	015a      	lsls	r2, r3, #5
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005252:	461a      	mov	r2, r3
 8005254:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005258:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800525a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800526a:	0151      	lsls	r1, r2, #5
 800526c:	69fa      	ldr	r2, [r7, #28]
 800526e:	440a      	add	r2, r1
 8005270:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005274:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005278:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800527a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	4413      	add	r3, r2
 8005282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005286:	461a      	mov	r2, r3
 8005288:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800528c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800528e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	4413      	add	r3, r2
 8005296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800529e:	0151      	lsls	r1, r2, #5
 80052a0:	69fa      	ldr	r2, [r7, #28]
 80052a2:	440a      	add	r2, r1
 80052a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80052ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80052ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052be:	0151      	lsls	r1, r2, #5
 80052c0:	69fa      	ldr	r2, [r7, #28]
 80052c2:	440a      	add	r2, r1
 80052c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80052cc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d0:	3301      	adds	r3, #1
 80052d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052da:	429a      	cmp	r2, r3
 80052dc:	d3b3      	bcc.n	8005246 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	69fa      	ldr	r2, [r7, #28]
 80052e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052ec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80052f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d016      	beq.n	8005328 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005300:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005304:	69fa      	ldr	r2, [r7, #28]
 8005306:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800530a:	f043 030b 	orr.w	r3, r3, #11
 800530e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531a:	69fa      	ldr	r2, [r7, #28]
 800531c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005320:	f043 030b 	orr.w	r3, r3, #11
 8005324:	6453      	str	r3, [r2, #68]	; 0x44
 8005326:	e015      	b.n	8005354 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	69fa      	ldr	r2, [r7, #28]
 8005332:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005336:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800533a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800533e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	69fa      	ldr	r2, [r7, #28]
 800534a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800534e:	f043 030b 	orr.w	r3, r3, #11
 8005352:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	69fa      	ldr	r2, [r7, #28]
 800535e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005362:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005366:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6818      	ldr	r0, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005378:	461a      	mov	r2, r3
 800537a:	f004 fa5d 	bl	8009838 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695a      	ldr	r2, [r3, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800538c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f004 f98c 	bl	80096b0 <USB_ReadInterrupts>
 8005398:	4603      	mov	r3, r0
 800539a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800539e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053a2:	d124      	bne.n	80053ee <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f004 fa22 	bl	80097f2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f003 f9d7 	bl	8008766 <USB_GetDevSpeed>
 80053b8:	4603      	mov	r3, r0
 80053ba:	461a      	mov	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681c      	ldr	r4, [r3, #0]
 80053c4:	f001 fa28 	bl	8006818 <HAL_RCC_GetHCLKFreq>
 80053c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	4620      	mov	r0, r4
 80053d4:	f002 fed6 	bl	8008184 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f007 ffaa 	bl	800d332 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	695a      	ldr	r2, [r3, #20]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80053ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f004 f95c 	bl	80096b0 <USB_ReadInterrupts>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d10a      	bne.n	8005418 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f007 ff87 	bl	800d316 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695a      	ldr	r2, [r3, #20]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f002 0208 	and.w	r2, r2, #8
 8005416:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f004 f947 	bl	80096b0 <USB_ReadInterrupts>
 8005422:	4603      	mov	r3, r0
 8005424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005428:	2b80      	cmp	r3, #128	; 0x80
 800542a:	d122      	bne.n	8005472 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800542c:	6a3b      	ldr	r3, [r7, #32]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005438:	2301      	movs	r3, #1
 800543a:	627b      	str	r3, [r7, #36]	; 0x24
 800543c:	e014      	b.n	8005468 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800543e:	6879      	ldr	r1, [r7, #4]
 8005440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005442:	4613      	mov	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	4413      	add	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	440b      	add	r3, r1
 800544c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d105      	bne.n	8005462 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	b2db      	uxtb	r3, r3
 800545a:	4619      	mov	r1, r3
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fb27 	bl	8005ab0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	3301      	adds	r3, #1
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546e:	429a      	cmp	r2, r3
 8005470:	d3e5      	bcc.n	800543e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f004 f91a 	bl	80096b0 <USB_ReadInterrupts>
 800547c:	4603      	mov	r3, r0
 800547e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005482:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005486:	d13b      	bne.n	8005500 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005488:	2301      	movs	r3, #1
 800548a:	627b      	str	r3, [r7, #36]	; 0x24
 800548c:	e02b      	b.n	80054e6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	4413      	add	r3, r2
 8005496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a2:	4613      	mov	r3, r2
 80054a4:	00db      	lsls	r3, r3, #3
 80054a6:	4413      	add	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	440b      	add	r3, r1
 80054ac:	3340      	adds	r3, #64	; 0x40
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d115      	bne.n	80054e0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80054b4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	da12      	bge.n	80054e0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054be:	4613      	mov	r3, r2
 80054c0:	00db      	lsls	r3, r3, #3
 80054c2:	4413      	add	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	333f      	adds	r3, #63	; 0x3f
 80054ca:	2201      	movs	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80054ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	4619      	mov	r1, r3
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 fae8 	bl	8005ab0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	3301      	adds	r3, #1
 80054e4:	627b      	str	r3, [r7, #36]	; 0x24
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d3ce      	bcc.n	800548e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695a      	ldr	r2, [r3, #20]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80054fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4618      	mov	r0, r3
 8005506:	f004 f8d3 	bl	80096b0 <USB_ReadInterrupts>
 800550a:	4603      	mov	r3, r0
 800550c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005510:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005514:	d155      	bne.n	80055c2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005516:	2301      	movs	r3, #1
 8005518:	627b      	str	r3, [r7, #36]	; 0x24
 800551a:	e045      	b.n	80055a8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800551c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551e:	015a      	lsls	r2, r3, #5
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	4413      	add	r3, r2
 8005524:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005530:	4613      	mov	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	4413      	add	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d12e      	bne.n	80055a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005544:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005546:	2b00      	cmp	r3, #0
 8005548:	da2b      	bge.n	80055a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005556:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800555a:	429a      	cmp	r2, r3
 800555c:	d121      	bne.n	80055a2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800555e:	6879      	ldr	r1, [r7, #4]
 8005560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005562:	4613      	mov	r3, r2
 8005564:	00db      	lsls	r3, r3, #3
 8005566:	4413      	add	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005570:	2201      	movs	r2, #1
 8005572:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10a      	bne.n	80055a2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	69fa      	ldr	r2, [r7, #28]
 8005596:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800559a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800559e:	6053      	str	r3, [r2, #4]
            break;
 80055a0:	e007      	b.n	80055b2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	3301      	adds	r3, #1
 80055a6:	627b      	str	r3, [r7, #36]	; 0x24
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d3b4      	bcc.n	800551c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	695a      	ldr	r2, [r3, #20]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80055c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f004 f872 	bl	80096b0 <USB_ReadInterrupts>
 80055cc:	4603      	mov	r3, r0
 80055ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80055d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055d6:	d10a      	bne.n	80055ee <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f007 ff2b 	bl	800d434 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	695a      	ldr	r2, [r3, #20]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80055ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f004 f85c 	bl	80096b0 <USB_ReadInterrupts>
 80055f8:	4603      	mov	r3, r0
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b04      	cmp	r3, #4
 8005600:	d115      	bne.n	800562e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d002      	beq.n	800561a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f007 ff1b 	bl	800d450 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6859      	ldr	r1, [r3, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	430a      	orrs	r2, r1
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	e000      	b.n	800562e <HAL_PCD_IRQHandler+0x938>
      return;
 800562c:	bf00      	nop
    }
  }
}
 800562e:	3734      	adds	r7, #52	; 0x34
 8005630:	46bd      	mov	sp, r7
 8005632:	bd90      	pop	{r4, r7, pc}

08005634 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	460b      	mov	r3, r1
 800563e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_PCD_SetAddress+0x1a>
 800564a:	2302      	movs	r3, #2
 800564c:	e013      	b.n	8005676 <HAL_PCD_SetAddress+0x42>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	78fa      	ldrb	r2, [r7, #3]
 800565a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	78fa      	ldrb	r2, [r7, #3]
 8005664:	4611      	mov	r1, r2
 8005666:	4618      	mov	r0, r3
 8005668:	f003 ffba 	bl	80095e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	4608      	mov	r0, r1
 8005688:	4611      	mov	r1, r2
 800568a:	461a      	mov	r2, r3
 800568c:	4603      	mov	r3, r0
 800568e:	70fb      	strb	r3, [r7, #3]
 8005690:	460b      	mov	r3, r1
 8005692:	803b      	strh	r3, [r7, #0]
 8005694:	4613      	mov	r3, r2
 8005696:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005698:	2300      	movs	r3, #0
 800569a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800569c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	da0f      	bge.n	80056c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	f003 020f 	and.w	r2, r3, #15
 80056aa:	4613      	mov	r3, r2
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	3338      	adds	r3, #56	; 0x38
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	4413      	add	r3, r2
 80056b8:	3304      	adds	r3, #4
 80056ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	705a      	strb	r2, [r3, #1]
 80056c2:	e00f      	b.n	80056e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056c4:	78fb      	ldrb	r3, [r7, #3]
 80056c6:	f003 020f 	and.w	r2, r3, #15
 80056ca:	4613      	mov	r3, r2
 80056cc:	00db      	lsls	r3, r3, #3
 80056ce:	4413      	add	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	4413      	add	r3, r2
 80056da:	3304      	adds	r3, #4
 80056dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80056e4:	78fb      	ldrb	r3, [r7, #3]
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	b2da      	uxtb	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80056f0:	883a      	ldrh	r2, [r7, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	78ba      	ldrb	r2, [r7, #2]
 80056fa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	785b      	ldrb	r3, [r3, #1]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d004      	beq.n	800570e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800570e:	78bb      	ldrb	r3, [r7, #2]
 8005710:	2b02      	cmp	r3, #2
 8005712:	d102      	bne.n	800571a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_PCD_EP_Open+0xaa>
 8005724:	2302      	movs	r3, #2
 8005726:	e00e      	b.n	8005746 <HAL_PCD_EP_Open+0xc8>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68f9      	ldr	r1, [r7, #12]
 8005736:	4618      	mov	r0, r3
 8005738:	f003 f83a 	bl	80087b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005744:	7afb      	ldrb	r3, [r7, #11]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
 8005756:	460b      	mov	r3, r1
 8005758:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800575a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800575e:	2b00      	cmp	r3, #0
 8005760:	da0f      	bge.n	8005782 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005762:	78fb      	ldrb	r3, [r7, #3]
 8005764:	f003 020f 	and.w	r2, r3, #15
 8005768:	4613      	mov	r3, r2
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4413      	add	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	3338      	adds	r3, #56	; 0x38
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	4413      	add	r3, r2
 8005776:	3304      	adds	r3, #4
 8005778:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	705a      	strb	r2, [r3, #1]
 8005780:	e00f      	b.n	80057a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005782:	78fb      	ldrb	r3, [r7, #3]
 8005784:	f003 020f 	and.w	r2, r3, #15
 8005788:	4613      	mov	r3, r2
 800578a:	00db      	lsls	r3, r3, #3
 800578c:	4413      	add	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	4413      	add	r3, r2
 8005798:	3304      	adds	r3, #4
 800579a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80057a2:	78fb      	ldrb	r3, [r7, #3]
 80057a4:	f003 030f 	and.w	r3, r3, #15
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_PCD_EP_Close+0x6e>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e00e      	b.n	80057da <HAL_PCD_EP_Close+0x8c>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68f9      	ldr	r1, [r7, #12]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f003 f878 	bl	80088c0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b086      	sub	sp, #24
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	60f8      	str	r0, [r7, #12]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	603b      	str	r3, [r7, #0]
 80057ee:	460b      	mov	r3, r1
 80057f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057f2:	7afb      	ldrb	r3, [r7, #11]
 80057f4:	f003 020f 	and.w	r2, r3, #15
 80057f8:	4613      	mov	r3, r2
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	4413      	add	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4413      	add	r3, r2
 8005808:	3304      	adds	r3, #4
 800580a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2200      	movs	r2, #0
 800581c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	2200      	movs	r2, #0
 8005822:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005824:	7afb      	ldrb	r3, [r7, #11]
 8005826:	f003 030f 	and.w	r3, r3, #15
 800582a:	b2da      	uxtb	r2, r3
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d102      	bne.n	800583e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800583e:	7afb      	ldrb	r3, [r7, #11]
 8005840:	f003 030f 	and.w	r3, r3, #15
 8005844:	2b00      	cmp	r3, #0
 8005846:	d109      	bne.n	800585c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6818      	ldr	r0, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	6979      	ldr	r1, [r7, #20]
 8005856:	f003 fb57 	bl	8008f08 <USB_EP0StartXfer>
 800585a:	e008      	b.n	800586e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6818      	ldr	r0, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	691b      	ldr	r3, [r3, #16]
 8005864:	b2db      	uxtb	r3, r3
 8005866:	461a      	mov	r2, r3
 8005868:	6979      	ldr	r1, [r7, #20]
 800586a:	f003 f905 	bl	8008a78 <USB_EPStartXfer>
  }

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	460b      	mov	r3, r1
 8005882:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005884:	78fb      	ldrb	r3, [r7, #3]
 8005886:	f003 020f 	and.w	r2, r3, #15
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	4613      	mov	r3, r2
 800588e:	00db      	lsls	r3, r3, #3
 8005890:	4413      	add	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	440b      	add	r3, r1
 8005896:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800589a:	681b      	ldr	r3, [r3, #0]
}
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	607a      	str	r2, [r7, #4]
 80058b2:	603b      	str	r3, [r7, #0]
 80058b4:	460b      	mov	r3, r1
 80058b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058b8:	7afb      	ldrb	r3, [r7, #11]
 80058ba:	f003 020f 	and.w	r2, r3, #15
 80058be:	4613      	mov	r3, r2
 80058c0:	00db      	lsls	r3, r3, #3
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	3338      	adds	r3, #56	; 0x38
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	4413      	add	r3, r2
 80058cc:	3304      	adds	r3, #4
 80058ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	2200      	movs	r2, #0
 80058e0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2201      	movs	r2, #1
 80058e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058e8:	7afb      	ldrb	r3, [r7, #11]
 80058ea:	f003 030f 	and.w	r3, r3, #15
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d102      	bne.n	8005902 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005902:	7afb      	ldrb	r3, [r7, #11]
 8005904:	f003 030f 	and.w	r3, r3, #15
 8005908:	2b00      	cmp	r3, #0
 800590a:	d109      	bne.n	8005920 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6818      	ldr	r0, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	b2db      	uxtb	r3, r3
 8005916:	461a      	mov	r2, r3
 8005918:	6979      	ldr	r1, [r7, #20]
 800591a:	f003 faf5 	bl	8008f08 <USB_EP0StartXfer>
 800591e:	e008      	b.n	8005932 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6818      	ldr	r0, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	b2db      	uxtb	r3, r3
 800592a:	461a      	mov	r2, r3
 800592c:	6979      	ldr	r1, [r7, #20]
 800592e:	f003 f8a3 	bl	8008a78 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005932:	2300      	movs	r3, #0
}
 8005934:	4618      	mov	r0, r3
 8005936:	3718      	adds	r7, #24
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	460b      	mov	r3, r1
 8005946:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005948:	78fb      	ldrb	r3, [r7, #3]
 800594a:	f003 020f 	and.w	r2, r3, #15
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	d901      	bls.n	800595a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e050      	b.n	80059fc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800595a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800595e:	2b00      	cmp	r3, #0
 8005960:	da0f      	bge.n	8005982 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005962:	78fb      	ldrb	r3, [r7, #3]
 8005964:	f003 020f 	and.w	r2, r3, #15
 8005968:	4613      	mov	r3, r2
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	4413      	add	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	3338      	adds	r3, #56	; 0x38
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	4413      	add	r3, r2
 8005976:	3304      	adds	r3, #4
 8005978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2201      	movs	r2, #1
 800597e:	705a      	strb	r2, [r3, #1]
 8005980:	e00d      	b.n	800599e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005982:	78fa      	ldrb	r2, [r7, #3]
 8005984:	4613      	mov	r3, r2
 8005986:	00db      	lsls	r3, r3, #3
 8005988:	4413      	add	r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	4413      	add	r3, r2
 8005994:	3304      	adds	r3, #4
 8005996:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	f003 030f 	and.w	r3, r3, #15
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d101      	bne.n	80059be <HAL_PCD_EP_SetStall+0x82>
 80059ba:	2302      	movs	r3, #2
 80059bc:	e01e      	b.n	80059fc <HAL_PCD_EP_SetStall+0xc0>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68f9      	ldr	r1, [r7, #12]
 80059cc:	4618      	mov	r0, r3
 80059ce:	f003 fd33 	bl	8009438 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80059d2:	78fb      	ldrb	r3, [r7, #3]
 80059d4:	f003 030f 	and.w	r3, r3, #15
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10a      	bne.n	80059f2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6818      	ldr	r0, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	b2d9      	uxtb	r1, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80059ec:	461a      	mov	r2, r3
 80059ee:	f003 ff23 	bl	8009838 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	f003 020f 	and.w	r2, r3, #15
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d901      	bls.n	8005a22 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e042      	b.n	8005aa8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	da0f      	bge.n	8005a4a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a2a:	78fb      	ldrb	r3, [r7, #3]
 8005a2c:	f003 020f 	and.w	r2, r3, #15
 8005a30:	4613      	mov	r3, r2
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	4413      	add	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	3338      	adds	r3, #56	; 0x38
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	3304      	adds	r3, #4
 8005a40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2201      	movs	r2, #1
 8005a46:	705a      	strb	r2, [r3, #1]
 8005a48:	e00f      	b.n	8005a6a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f003 020f 	and.w	r2, r3, #15
 8005a50:	4613      	mov	r3, r2
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	4413      	add	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	4413      	add	r3, r2
 8005a60:	3304      	adds	r3, #4
 8005a62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	f003 030f 	and.w	r3, r3, #15
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d101      	bne.n	8005a8a <HAL_PCD_EP_ClrStall+0x86>
 8005a86:	2302      	movs	r3, #2
 8005a88:	e00e      	b.n	8005aa8 <HAL_PCD_EP_ClrStall+0xa4>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68f9      	ldr	r1, [r7, #12]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f003 fd3b 	bl	8009514 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005abc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	da0c      	bge.n	8005ade <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	f003 020f 	and.w	r2, r3, #15
 8005aca:	4613      	mov	r3, r2
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	4413      	add	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	3338      	adds	r3, #56	; 0x38
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	3304      	adds	r3, #4
 8005ada:	60fb      	str	r3, [r7, #12]
 8005adc:	e00c      	b.n	8005af8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ade:	78fb      	ldrb	r3, [r7, #3]
 8005ae0:	f003 020f 	and.w	r2, r3, #15
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	4413      	add	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4413      	add	r3, r2
 8005af4:	3304      	adds	r3, #4
 8005af6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68f9      	ldr	r1, [r7, #12]
 8005afe:	4618      	mov	r0, r3
 8005b00:	f003 fb5a 	bl	80091b8 <USB_EPStopXfer>
 8005b04:	4603      	mov	r3, r0
 8005b06:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005b08:	7afb      	ldrb	r3, [r7, #11]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b08a      	sub	sp, #40	; 0x28
 8005b16:	af02      	add	r7, sp, #8
 8005b18:	6078      	str	r0, [r7, #4]
 8005b1a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	00db      	lsls	r3, r3, #3
 8005b2c:	4413      	add	r3, r2
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	3338      	adds	r3, #56	; 0x38
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	4413      	add	r3, r2
 8005b36:	3304      	adds	r3, #4
 8005b38:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6a1a      	ldr	r2, [r3, #32]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d901      	bls.n	8005b4a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e06c      	b.n	8005c24 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	699a      	ldr	r2, [r3, #24]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	69fa      	ldr	r2, [r7, #28]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d902      	bls.n	8005b66 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	3303      	adds	r3, #3
 8005b6a:	089b      	lsrs	r3, r3, #2
 8005b6c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b6e:	e02b      	b.n	8005bc8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	699a      	ldr	r2, [r3, #24]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d902      	bls.n	8005b8c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	3303      	adds	r3, #3
 8005b90:	089b      	lsrs	r3, r3, #2
 8005b92:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6919      	ldr	r1, [r3, #16]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	b2da      	uxtb	r2, r3
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	4603      	mov	r3, r0
 8005baa:	6978      	ldr	r0, [r7, #20]
 8005bac:	f003 fbae 	bl	800930c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	691a      	ldr	r2, [r3, #16]
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	441a      	add	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a1a      	ldr	r2, [r3, #32]
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	441a      	add	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d809      	bhi.n	8005bf2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a1a      	ldr	r2, [r3, #32]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d203      	bcs.n	8005bf2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1be      	bne.n	8005b70 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d811      	bhi.n	8005c22 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	f003 030f 	and.w	r3, r3, #15
 8005c04:	2201      	movs	r2, #1
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	43db      	mvns	r3, r3
 8005c18:	6939      	ldr	r1, [r7, #16]
 8005c1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c1e:	4013      	ands	r3, r2
 8005c20:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3720      	adds	r7, #32
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b088      	sub	sp, #32
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	333c      	adds	r3, #60	; 0x3c
 8005c44:	3304      	adds	r3, #4
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	015a      	lsls	r2, r3, #5
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	4413      	add	r3, r2
 8005c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d17b      	bne.n	8005d5a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	f003 0308 	and.w	r3, r3, #8
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d015      	beq.n	8005c98 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	4a61      	ldr	r2, [pc, #388]	; (8005df4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	f240 80b9 	bls.w	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 80b3 	beq.w	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	015a      	lsls	r2, r3, #5
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	4413      	add	r3, r2
 8005c8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c94:	6093      	str	r3, [r2, #8]
 8005c96:	e0a7      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f003 0320 	and.w	r3, r3, #32
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d009      	beq.n	8005cb6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cae:	461a      	mov	r2, r3
 8005cb0:	2320      	movs	r3, #32
 8005cb2:	6093      	str	r3, [r2, #8]
 8005cb4:	e098      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f040 8093 	bne.w	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	4a4b      	ldr	r2, [pc, #300]	; (8005df4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d90f      	bls.n	8005cea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d00a      	beq.n	8005cea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ce6:	6093      	str	r3, [r2, #8]
 8005ce8:	e07e      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	4613      	mov	r3, r2
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	4413      	add	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	69da      	ldr	r2, [r3, #28]
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	0159      	lsls	r1, r3, #5
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	440b      	add	r3, r1
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d114      	bne.n	8005d4c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d109      	bne.n	8005d3e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6818      	ldr	r0, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005d34:	461a      	mov	r2, r3
 8005d36:	2101      	movs	r1, #1
 8005d38:	f003 fd7e 	bl	8009838 <USB_EP0_OutStart>
 8005d3c:	e006      	b.n	8005d4c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	691a      	ldr	r2, [r3, #16]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	441a      	add	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	4619      	mov	r1, r3
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f007 faaa 	bl	800d2ac <HAL_PCD_DataOutStageCallback>
 8005d58:	e046      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	4a26      	ldr	r2, [pc, #152]	; (8005df8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d124      	bne.n	8005dac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d78:	461a      	mov	r2, r3
 8005d7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d7e:	6093      	str	r3, [r2, #8]
 8005d80:	e032      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f003 0320 	and.w	r3, r3, #32
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d008      	beq.n	8005d9e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d98:	461a      	mov	r2, r3
 8005d9a:	2320      	movs	r3, #32
 8005d9c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	4619      	mov	r1, r3
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f007 fa81 	bl	800d2ac <HAL_PCD_DataOutStageCallback>
 8005daa:	e01d      	b.n	8005de8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d114      	bne.n	8005ddc <PCD_EP_OutXfrComplete_int+0x1b0>
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	4613      	mov	r3, r2
 8005db8:	00db      	lsls	r3, r3, #3
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	440b      	add	r3, r1
 8005dc0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d108      	bne.n	8005ddc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6818      	ldr	r0, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	f003 fd2e 	bl	8009838 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	4619      	mov	r1, r3
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f007 fa62 	bl	800d2ac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3720      	adds	r7, #32
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	4f54300a 	.word	0x4f54300a
 8005df8:	4f54310a 	.word	0x4f54310a

08005dfc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b086      	sub	sp, #24
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	333c      	adds	r3, #60	; 0x3c
 8005e14:	3304      	adds	r3, #4
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	015a      	lsls	r2, r3, #5
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	4a15      	ldr	r2, [pc, #84]	; (8005e84 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d90e      	bls.n	8005e50 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d009      	beq.n	8005e50 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e48:	461a      	mov	r2, r3
 8005e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e4e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f007 fa19 	bl	800d288 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4a0a      	ldr	r2, [pc, #40]	; (8005e84 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d90c      	bls.n	8005e78 <PCD_EP_OutSetupPacket_int+0x7c>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d108      	bne.n	8005e78 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005e70:	461a      	mov	r2, r3
 8005e72:	2101      	movs	r1, #1
 8005e74:	f003 fce0 	bl	8009838 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	4f54300a 	.word	0x4f54300a

08005e88 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	70fb      	strb	r3, [r7, #3]
 8005e94:	4613      	mov	r3, r2
 8005e96:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ea0:	78fb      	ldrb	r3, [r7, #3]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d107      	bne.n	8005eb6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005ea6:	883b      	ldrh	r3, [r7, #0]
 8005ea8:	0419      	lsls	r1, r3, #16
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	629a      	str	r2, [r3, #40]	; 0x28
 8005eb4:	e028      	b.n	8005f08 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebc:	0c1b      	lsrs	r3, r3, #16
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	73fb      	strb	r3, [r7, #15]
 8005ec8:	e00d      	b.n	8005ee6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	7bfb      	ldrb	r3, [r7, #15]
 8005ed0:	3340      	adds	r3, #64	; 0x40
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	0c1b      	lsrs	r3, r3, #16
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	4413      	add	r3, r2
 8005ede:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ee0:	7bfb      	ldrb	r3, [r7, #15]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	73fb      	strb	r3, [r7, #15]
 8005ee6:	7bfa      	ldrb	r2, [r7, #15]
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d3ec      	bcc.n	8005eca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005ef0:	883b      	ldrh	r3, [r7, #0]
 8005ef2:	0418      	lsls	r0, r3, #16
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6819      	ldr	r1, [r3, #0]
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	4302      	orrs	r2, r0
 8005f00:	3340      	adds	r3, #64	; 0x40
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	440b      	add	r3, r1
 8005f06:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	887a      	ldrh	r2, [r7, #2]
 8005f28:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e267      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d075      	beq.n	800605a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f6e:	4b88      	ldr	r3, [pc, #544]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 030c 	and.w	r3, r3, #12
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d00c      	beq.n	8005f94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f7a:	4b85      	ldr	r3, [pc, #532]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005f82:	2b08      	cmp	r3, #8
 8005f84:	d112      	bne.n	8005fac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f86:	4b82      	ldr	r3, [pc, #520]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005f92:	d10b      	bne.n	8005fac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f94:	4b7e      	ldr	r3, [pc, #504]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d05b      	beq.n	8006058 <HAL_RCC_OscConfig+0x108>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d157      	bne.n	8006058 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e242      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb4:	d106      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x74>
 8005fb6:	4b76      	ldr	r3, [pc, #472]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a75      	ldr	r2, [pc, #468]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fc0:	6013      	str	r3, [r2, #0]
 8005fc2:	e01d      	b.n	8006000 <HAL_RCC_OscConfig+0xb0>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fcc:	d10c      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x98>
 8005fce:	4b70      	ldr	r3, [pc, #448]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a6f      	ldr	r2, [pc, #444]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	4b6d      	ldr	r3, [pc, #436]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a6c      	ldr	r2, [pc, #432]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fe4:	6013      	str	r3, [r2, #0]
 8005fe6:	e00b      	b.n	8006000 <HAL_RCC_OscConfig+0xb0>
 8005fe8:	4b69      	ldr	r3, [pc, #420]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a68      	ldr	r2, [pc, #416]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ff2:	6013      	str	r3, [r2, #0]
 8005ff4:	4b66      	ldr	r3, [pc, #408]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a65      	ldr	r2, [pc, #404]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8005ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ffe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d013      	beq.n	8006030 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006008:	f7fd fa14 	bl	8003434 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006010:	f7fd fa10 	bl	8003434 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b64      	cmp	r3, #100	; 0x64
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e207      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006022:	4b5b      	ldr	r3, [pc, #364]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0f0      	beq.n	8006010 <HAL_RCC_OscConfig+0xc0>
 800602e:	e014      	b.n	800605a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006030:	f7fd fa00 	bl	8003434 <HAL_GetTick>
 8006034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006036:	e008      	b.n	800604a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006038:	f7fd f9fc 	bl	8003434 <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	2b64      	cmp	r3, #100	; 0x64
 8006044:	d901      	bls.n	800604a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e1f3      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800604a:	4b51      	ldr	r3, [pc, #324]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1f0      	bne.n	8006038 <HAL_RCC_OscConfig+0xe8>
 8006056:	e000      	b.n	800605a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d063      	beq.n	800612e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006066:	4b4a      	ldr	r3, [pc, #296]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	f003 030c 	and.w	r3, r3, #12
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00b      	beq.n	800608a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006072:	4b47      	ldr	r3, [pc, #284]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800607a:	2b08      	cmp	r3, #8
 800607c:	d11c      	bne.n	80060b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800607e:	4b44      	ldr	r3, [pc, #272]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d116      	bne.n	80060b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800608a:	4b41      	ldr	r3, [pc, #260]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d005      	beq.n	80060a2 <HAL_RCC_OscConfig+0x152>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d001      	beq.n	80060a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e1c7      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a2:	4b3b      	ldr	r3, [pc, #236]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	00db      	lsls	r3, r3, #3
 80060b0:	4937      	ldr	r1, [pc, #220]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060b6:	e03a      	b.n	800612e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d020      	beq.n	8006102 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060c0:	4b34      	ldr	r3, [pc, #208]	; (8006194 <HAL_RCC_OscConfig+0x244>)
 80060c2:	2201      	movs	r2, #1
 80060c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c6:	f7fd f9b5 	bl	8003434 <HAL_GetTick>
 80060ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060cc:	e008      	b.n	80060e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060ce:	f7fd f9b1 	bl	8003434 <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d901      	bls.n	80060e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e1a8      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060e0:	4b2b      	ldr	r3, [pc, #172]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0f0      	beq.n	80060ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ec:	4b28      	ldr	r3, [pc, #160]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	00db      	lsls	r3, r3, #3
 80060fa:	4925      	ldr	r1, [pc, #148]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	600b      	str	r3, [r1, #0]
 8006100:	e015      	b.n	800612e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006102:	4b24      	ldr	r3, [pc, #144]	; (8006194 <HAL_RCC_OscConfig+0x244>)
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006108:	f7fd f994 	bl	8003434 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006110:	f7fd f990 	bl	8003434 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e187      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006122:	4b1b      	ldr	r3, [pc, #108]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f0      	bne.n	8006110 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0308 	and.w	r3, r3, #8
 8006136:	2b00      	cmp	r3, #0
 8006138:	d036      	beq.n	80061a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d016      	beq.n	8006170 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006142:	4b15      	ldr	r3, [pc, #84]	; (8006198 <HAL_RCC_OscConfig+0x248>)
 8006144:	2201      	movs	r2, #1
 8006146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006148:	f7fd f974 	bl	8003434 <HAL_GetTick>
 800614c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800614e:	e008      	b.n	8006162 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006150:	f7fd f970 	bl	8003434 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	2b02      	cmp	r3, #2
 800615c:	d901      	bls.n	8006162 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800615e:	2303      	movs	r3, #3
 8006160:	e167      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006162:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <HAL_RCC_OscConfig+0x240>)
 8006164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b00      	cmp	r3, #0
 800616c:	d0f0      	beq.n	8006150 <HAL_RCC_OscConfig+0x200>
 800616e:	e01b      	b.n	80061a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006170:	4b09      	ldr	r3, [pc, #36]	; (8006198 <HAL_RCC_OscConfig+0x248>)
 8006172:	2200      	movs	r2, #0
 8006174:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006176:	f7fd f95d 	bl	8003434 <HAL_GetTick>
 800617a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800617c:	e00e      	b.n	800619c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800617e:	f7fd f959 	bl	8003434 <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d907      	bls.n	800619c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e150      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
 8006190:	40023800 	.word	0x40023800
 8006194:	42470000 	.word	0x42470000
 8006198:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800619c:	4b88      	ldr	r3, [pc, #544]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800619e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1ea      	bne.n	800617e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8097 	beq.w	80062e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061b6:	2300      	movs	r3, #0
 80061b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061ba:	4b81      	ldr	r3, [pc, #516]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80061bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10f      	bne.n	80061e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061c6:	2300      	movs	r3, #0
 80061c8:	60bb      	str	r3, [r7, #8]
 80061ca:	4b7d      	ldr	r3, [pc, #500]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	4a7c      	ldr	r2, [pc, #496]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80061d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061d4:	6413      	str	r3, [r2, #64]	; 0x40
 80061d6:	4b7a      	ldr	r3, [pc, #488]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80061d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061de:	60bb      	str	r3, [r7, #8]
 80061e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061e2:	2301      	movs	r3, #1
 80061e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061e6:	4b77      	ldr	r3, [pc, #476]	; (80063c4 <HAL_RCC_OscConfig+0x474>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d118      	bne.n	8006224 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061f2:	4b74      	ldr	r3, [pc, #464]	; (80063c4 <HAL_RCC_OscConfig+0x474>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a73      	ldr	r2, [pc, #460]	; (80063c4 <HAL_RCC_OscConfig+0x474>)
 80061f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061fe:	f7fd f919 	bl	8003434 <HAL_GetTick>
 8006202:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006204:	e008      	b.n	8006218 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006206:	f7fd f915 	bl	8003434 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d901      	bls.n	8006218 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e10c      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006218:	4b6a      	ldr	r3, [pc, #424]	; (80063c4 <HAL_RCC_OscConfig+0x474>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0f0      	beq.n	8006206 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d106      	bne.n	800623a <HAL_RCC_OscConfig+0x2ea>
 800622c:	4b64      	ldr	r3, [pc, #400]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800622e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006230:	4a63      	ldr	r2, [pc, #396]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	6713      	str	r3, [r2, #112]	; 0x70
 8006238:	e01c      	b.n	8006274 <HAL_RCC_OscConfig+0x324>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	2b05      	cmp	r3, #5
 8006240:	d10c      	bne.n	800625c <HAL_RCC_OscConfig+0x30c>
 8006242:	4b5f      	ldr	r3, [pc, #380]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006246:	4a5e      	ldr	r2, [pc, #376]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006248:	f043 0304 	orr.w	r3, r3, #4
 800624c:	6713      	str	r3, [r2, #112]	; 0x70
 800624e:	4b5c      	ldr	r3, [pc, #368]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006252:	4a5b      	ldr	r2, [pc, #364]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006254:	f043 0301 	orr.w	r3, r3, #1
 8006258:	6713      	str	r3, [r2, #112]	; 0x70
 800625a:	e00b      	b.n	8006274 <HAL_RCC_OscConfig+0x324>
 800625c:	4b58      	ldr	r3, [pc, #352]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800625e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006260:	4a57      	ldr	r2, [pc, #348]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006262:	f023 0301 	bic.w	r3, r3, #1
 8006266:	6713      	str	r3, [r2, #112]	; 0x70
 8006268:	4b55      	ldr	r3, [pc, #340]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800626a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800626c:	4a54      	ldr	r2, [pc, #336]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800626e:	f023 0304 	bic.w	r3, r3, #4
 8006272:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d015      	beq.n	80062a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800627c:	f7fd f8da 	bl	8003434 <HAL_GetTick>
 8006280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006282:	e00a      	b.n	800629a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006284:	f7fd f8d6 	bl	8003434 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006292:	4293      	cmp	r3, r2
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e0cb      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800629a:	4b49      	ldr	r3, [pc, #292]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800629c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d0ee      	beq.n	8006284 <HAL_RCC_OscConfig+0x334>
 80062a6:	e014      	b.n	80062d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062a8:	f7fd f8c4 	bl	8003434 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ae:	e00a      	b.n	80062c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062b0:	f7fd f8c0 	bl	8003434 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80062be:	4293      	cmp	r3, r2
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e0b5      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062c6:	4b3e      	ldr	r3, [pc, #248]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80062c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1ee      	bne.n	80062b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d105      	bne.n	80062e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062d8:	4b39      	ldr	r3, [pc, #228]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80062da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062dc:	4a38      	ldr	r2, [pc, #224]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80062de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 80a1 	beq.w	8006430 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80062ee:	4b34      	ldr	r3, [pc, #208]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f003 030c 	and.w	r3, r3, #12
 80062f6:	2b08      	cmp	r3, #8
 80062f8:	d05c      	beq.n	80063b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d141      	bne.n	8006386 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006302:	4b31      	ldr	r3, [pc, #196]	; (80063c8 <HAL_RCC_OscConfig+0x478>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006308:	f7fd f894 	bl	8003434 <HAL_GetTick>
 800630c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800630e:	e008      	b.n	8006322 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006310:	f7fd f890 	bl	8003434 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e087      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006322:	4b27      	ldr	r3, [pc, #156]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1f0      	bne.n	8006310 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69da      	ldr	r2, [r3, #28]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633c:	019b      	lsls	r3, r3, #6
 800633e:	431a      	orrs	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006344:	085b      	lsrs	r3, r3, #1
 8006346:	3b01      	subs	r3, #1
 8006348:	041b      	lsls	r3, r3, #16
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006350:	061b      	lsls	r3, r3, #24
 8006352:	491b      	ldr	r1, [pc, #108]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 8006354:	4313      	orrs	r3, r2
 8006356:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006358:	4b1b      	ldr	r3, [pc, #108]	; (80063c8 <HAL_RCC_OscConfig+0x478>)
 800635a:	2201      	movs	r2, #1
 800635c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800635e:	f7fd f869 	bl	8003434 <HAL_GetTick>
 8006362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006364:	e008      	b.n	8006378 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006366:	f7fd f865 	bl	8003434 <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d901      	bls.n	8006378 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e05c      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006378:	4b11      	ldr	r3, [pc, #68]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0f0      	beq.n	8006366 <HAL_RCC_OscConfig+0x416>
 8006384:	e054      	b.n	8006430 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006386:	4b10      	ldr	r3, [pc, #64]	; (80063c8 <HAL_RCC_OscConfig+0x478>)
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800638c:	f7fd f852 	bl	8003434 <HAL_GetTick>
 8006390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006392:	e008      	b.n	80063a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006394:	f7fd f84e 	bl	8003434 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e045      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063a6:	4b06      	ldr	r3, [pc, #24]	; (80063c0 <HAL_RCC_OscConfig+0x470>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1f0      	bne.n	8006394 <HAL_RCC_OscConfig+0x444>
 80063b2:	e03d      	b.n	8006430 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d107      	bne.n	80063cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e038      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
 80063c0:	40023800 	.word	0x40023800
 80063c4:	40007000 	.word	0x40007000
 80063c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063cc:	4b1b      	ldr	r3, [pc, #108]	; (800643c <HAL_RCC_OscConfig+0x4ec>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d028      	beq.n	800642c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d121      	bne.n	800642c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d11a      	bne.n	800642c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80063fc:	4013      	ands	r3, r2
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006402:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006404:	4293      	cmp	r3, r2
 8006406:	d111      	bne.n	800642c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006412:	085b      	lsrs	r3, r3, #1
 8006414:	3b01      	subs	r3, #1
 8006416:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006418:	429a      	cmp	r2, r3
 800641a:	d107      	bne.n	800642c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006426:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006428:	429a      	cmp	r2, r3
 800642a:	d001      	beq.n	8006430 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e000      	b.n	8006432 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	40023800 	.word	0x40023800

08006440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d101      	bne.n	8006454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e0cc      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006454:	4b68      	ldr	r3, [pc, #416]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 030f 	and.w	r3, r3, #15
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	429a      	cmp	r2, r3
 8006460:	d90c      	bls.n	800647c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006462:	4b65      	ldr	r3, [pc, #404]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800646a:	4b63      	ldr	r3, [pc, #396]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d001      	beq.n	800647c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e0b8      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d020      	beq.n	80064ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0304 	and.w	r3, r3, #4
 8006490:	2b00      	cmp	r3, #0
 8006492:	d005      	beq.n	80064a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006494:	4b59      	ldr	r3, [pc, #356]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	4a58      	ldr	r2, [pc, #352]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 800649a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800649e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0308 	and.w	r3, r3, #8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064ac:	4b53      	ldr	r3, [pc, #332]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	4a52      	ldr	r2, [pc, #328]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80064b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80064b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064b8:	4b50      	ldr	r3, [pc, #320]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	494d      	ldr	r1, [pc, #308]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d044      	beq.n	8006560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d107      	bne.n	80064ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064de:	4b47      	ldr	r3, [pc, #284]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d119      	bne.n	800651e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e07f      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d003      	beq.n	80064fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	d107      	bne.n	800650e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064fe:	4b3f      	ldr	r3, [pc, #252]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d109      	bne.n	800651e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e06f      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800650e:	4b3b      	ldr	r3, [pc, #236]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e067      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800651e:	4b37      	ldr	r3, [pc, #220]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f023 0203 	bic.w	r2, r3, #3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	4934      	ldr	r1, [pc, #208]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 800652c:	4313      	orrs	r3, r2
 800652e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006530:	f7fc ff80 	bl	8003434 <HAL_GetTick>
 8006534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006536:	e00a      	b.n	800654e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006538:	f7fc ff7c 	bl	8003434 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	f241 3288 	movw	r2, #5000	; 0x1388
 8006546:	4293      	cmp	r3, r2
 8006548:	d901      	bls.n	800654e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e04f      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800654e:	4b2b      	ldr	r3, [pc, #172]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f003 020c 	and.w	r2, r3, #12
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	429a      	cmp	r2, r3
 800655e:	d1eb      	bne.n	8006538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006560:	4b25      	ldr	r3, [pc, #148]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 030f 	and.w	r3, r3, #15
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	429a      	cmp	r2, r3
 800656c:	d20c      	bcs.n	8006588 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800656e:	4b22      	ldr	r3, [pc, #136]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	b2d2      	uxtb	r2, r2
 8006574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006576:	4b20      	ldr	r3, [pc, #128]	; (80065f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 030f 	and.w	r3, r3, #15
 800657e:	683a      	ldr	r2, [r7, #0]
 8006580:	429a      	cmp	r2, r3
 8006582:	d001      	beq.n	8006588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e032      	b.n	80065ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0304 	and.w	r3, r3, #4
 8006590:	2b00      	cmp	r3, #0
 8006592:	d008      	beq.n	80065a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006594:	4b19      	ldr	r3, [pc, #100]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	4916      	ldr	r1, [pc, #88]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80065a2:	4313      	orrs	r3, r2
 80065a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d009      	beq.n	80065c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065b2:	4b12      	ldr	r3, [pc, #72]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	00db      	lsls	r3, r3, #3
 80065c0:	490e      	ldr	r1, [pc, #56]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80065c6:	f000 f821 	bl	800660c <HAL_RCC_GetSysClockFreq>
 80065ca:	4602      	mov	r2, r0
 80065cc:	4b0b      	ldr	r3, [pc, #44]	; (80065fc <HAL_RCC_ClockConfig+0x1bc>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	091b      	lsrs	r3, r3, #4
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	490a      	ldr	r1, [pc, #40]	; (8006600 <HAL_RCC_ClockConfig+0x1c0>)
 80065d8:	5ccb      	ldrb	r3, [r1, r3]
 80065da:	fa22 f303 	lsr.w	r3, r2, r3
 80065de:	4a09      	ldr	r2, [pc, #36]	; (8006604 <HAL_RCC_ClockConfig+0x1c4>)
 80065e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80065e2:	4b09      	ldr	r3, [pc, #36]	; (8006608 <HAL_RCC_ClockConfig+0x1c8>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7fa ff86 	bl	80014f8 <HAL_InitTick>

  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3710      	adds	r7, #16
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	40023c00 	.word	0x40023c00
 80065fc:	40023800 	.word	0x40023800
 8006600:	0801070c 	.word	0x0801070c
 8006604:	20000030 	.word	0x20000030
 8006608:	200000b0 	.word	0x200000b0

0800660c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800660c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006610:	b094      	sub	sp, #80	; 0x50
 8006612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	647b      	str	r3, [r7, #68]	; 0x44
 8006618:	2300      	movs	r3, #0
 800661a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800661c:	2300      	movs	r3, #0
 800661e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006620:	2300      	movs	r3, #0
 8006622:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006624:	4b79      	ldr	r3, [pc, #484]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 030c 	and.w	r3, r3, #12
 800662c:	2b08      	cmp	r3, #8
 800662e:	d00d      	beq.n	800664c <HAL_RCC_GetSysClockFreq+0x40>
 8006630:	2b08      	cmp	r3, #8
 8006632:	f200 80e1 	bhi.w	80067f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006636:	2b00      	cmp	r3, #0
 8006638:	d002      	beq.n	8006640 <HAL_RCC_GetSysClockFreq+0x34>
 800663a:	2b04      	cmp	r3, #4
 800663c:	d003      	beq.n	8006646 <HAL_RCC_GetSysClockFreq+0x3a>
 800663e:	e0db      	b.n	80067f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006640:	4b73      	ldr	r3, [pc, #460]	; (8006810 <HAL_RCC_GetSysClockFreq+0x204>)
 8006642:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006644:	e0db      	b.n	80067fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006646:	4b73      	ldr	r3, [pc, #460]	; (8006814 <HAL_RCC_GetSysClockFreq+0x208>)
 8006648:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800664a:	e0d8      	b.n	80067fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800664c:	4b6f      	ldr	r3, [pc, #444]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006654:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006656:	4b6d      	ldr	r3, [pc, #436]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d063      	beq.n	800672a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006662:	4b6a      	ldr	r3, [pc, #424]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	099b      	lsrs	r3, r3, #6
 8006668:	2200      	movs	r2, #0
 800666a:	63bb      	str	r3, [r7, #56]	; 0x38
 800666c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800666e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006674:	633b      	str	r3, [r7, #48]	; 0x30
 8006676:	2300      	movs	r3, #0
 8006678:	637b      	str	r3, [r7, #52]	; 0x34
 800667a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800667e:	4622      	mov	r2, r4
 8006680:	462b      	mov	r3, r5
 8006682:	f04f 0000 	mov.w	r0, #0
 8006686:	f04f 0100 	mov.w	r1, #0
 800668a:	0159      	lsls	r1, r3, #5
 800668c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006690:	0150      	lsls	r0, r2, #5
 8006692:	4602      	mov	r2, r0
 8006694:	460b      	mov	r3, r1
 8006696:	4621      	mov	r1, r4
 8006698:	1a51      	subs	r1, r2, r1
 800669a:	6139      	str	r1, [r7, #16]
 800669c:	4629      	mov	r1, r5
 800669e:	eb63 0301 	sbc.w	r3, r3, r1
 80066a2:	617b      	str	r3, [r7, #20]
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066b0:	4659      	mov	r1, fp
 80066b2:	018b      	lsls	r3, r1, #6
 80066b4:	4651      	mov	r1, sl
 80066b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066ba:	4651      	mov	r1, sl
 80066bc:	018a      	lsls	r2, r1, #6
 80066be:	4651      	mov	r1, sl
 80066c0:	ebb2 0801 	subs.w	r8, r2, r1
 80066c4:	4659      	mov	r1, fp
 80066c6:	eb63 0901 	sbc.w	r9, r3, r1
 80066ca:	f04f 0200 	mov.w	r2, #0
 80066ce:	f04f 0300 	mov.w	r3, #0
 80066d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066de:	4690      	mov	r8, r2
 80066e0:	4699      	mov	r9, r3
 80066e2:	4623      	mov	r3, r4
 80066e4:	eb18 0303 	adds.w	r3, r8, r3
 80066e8:	60bb      	str	r3, [r7, #8]
 80066ea:	462b      	mov	r3, r5
 80066ec:	eb49 0303 	adc.w	r3, r9, r3
 80066f0:	60fb      	str	r3, [r7, #12]
 80066f2:	f04f 0200 	mov.w	r2, #0
 80066f6:	f04f 0300 	mov.w	r3, #0
 80066fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80066fe:	4629      	mov	r1, r5
 8006700:	024b      	lsls	r3, r1, #9
 8006702:	4621      	mov	r1, r4
 8006704:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006708:	4621      	mov	r1, r4
 800670a:	024a      	lsls	r2, r1, #9
 800670c:	4610      	mov	r0, r2
 800670e:	4619      	mov	r1, r3
 8006710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006712:	2200      	movs	r2, #0
 8006714:	62bb      	str	r3, [r7, #40]	; 0x28
 8006716:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006718:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800671c:	f7fa fa54 	bl	8000bc8 <__aeabi_uldivmod>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4613      	mov	r3, r2
 8006726:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006728:	e058      	b.n	80067dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800672a:	4b38      	ldr	r3, [pc, #224]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	099b      	lsrs	r3, r3, #6
 8006730:	2200      	movs	r2, #0
 8006732:	4618      	mov	r0, r3
 8006734:	4611      	mov	r1, r2
 8006736:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800673a:	623b      	str	r3, [r7, #32]
 800673c:	2300      	movs	r3, #0
 800673e:	627b      	str	r3, [r7, #36]	; 0x24
 8006740:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006744:	4642      	mov	r2, r8
 8006746:	464b      	mov	r3, r9
 8006748:	f04f 0000 	mov.w	r0, #0
 800674c:	f04f 0100 	mov.w	r1, #0
 8006750:	0159      	lsls	r1, r3, #5
 8006752:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006756:	0150      	lsls	r0, r2, #5
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4641      	mov	r1, r8
 800675e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006762:	4649      	mov	r1, r9
 8006764:	eb63 0b01 	sbc.w	fp, r3, r1
 8006768:	f04f 0200 	mov.w	r2, #0
 800676c:	f04f 0300 	mov.w	r3, #0
 8006770:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006774:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006778:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800677c:	ebb2 040a 	subs.w	r4, r2, sl
 8006780:	eb63 050b 	sbc.w	r5, r3, fp
 8006784:	f04f 0200 	mov.w	r2, #0
 8006788:	f04f 0300 	mov.w	r3, #0
 800678c:	00eb      	lsls	r3, r5, #3
 800678e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006792:	00e2      	lsls	r2, r4, #3
 8006794:	4614      	mov	r4, r2
 8006796:	461d      	mov	r5, r3
 8006798:	4643      	mov	r3, r8
 800679a:	18e3      	adds	r3, r4, r3
 800679c:	603b      	str	r3, [r7, #0]
 800679e:	464b      	mov	r3, r9
 80067a0:	eb45 0303 	adc.w	r3, r5, r3
 80067a4:	607b      	str	r3, [r7, #4]
 80067a6:	f04f 0200 	mov.w	r2, #0
 80067aa:	f04f 0300 	mov.w	r3, #0
 80067ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80067b2:	4629      	mov	r1, r5
 80067b4:	028b      	lsls	r3, r1, #10
 80067b6:	4621      	mov	r1, r4
 80067b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067bc:	4621      	mov	r1, r4
 80067be:	028a      	lsls	r2, r1, #10
 80067c0:	4610      	mov	r0, r2
 80067c2:	4619      	mov	r1, r3
 80067c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067c6:	2200      	movs	r2, #0
 80067c8:	61bb      	str	r3, [r7, #24]
 80067ca:	61fa      	str	r2, [r7, #28]
 80067cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067d0:	f7fa f9fa 	bl	8000bc8 <__aeabi_uldivmod>
 80067d4:	4602      	mov	r2, r0
 80067d6:	460b      	mov	r3, r1
 80067d8:	4613      	mov	r3, r2
 80067da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067dc:	4b0b      	ldr	r3, [pc, #44]	; (800680c <HAL_RCC_GetSysClockFreq+0x200>)
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	0c1b      	lsrs	r3, r3, #16
 80067e2:	f003 0303 	and.w	r3, r3, #3
 80067e6:	3301      	adds	r3, #1
 80067e8:	005b      	lsls	r3, r3, #1
 80067ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80067ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80067f6:	e002      	b.n	80067fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067f8:	4b05      	ldr	r3, [pc, #20]	; (8006810 <HAL_RCC_GetSysClockFreq+0x204>)
 80067fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80067fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006800:	4618      	mov	r0, r3
 8006802:	3750      	adds	r7, #80	; 0x50
 8006804:	46bd      	mov	sp, r7
 8006806:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800680a:	bf00      	nop
 800680c:	40023800 	.word	0x40023800
 8006810:	00f42400 	.word	0x00f42400
 8006814:	007a1200 	.word	0x007a1200

08006818 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006818:	b480      	push	{r7}
 800681a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800681c:	4b03      	ldr	r3, [pc, #12]	; (800682c <HAL_RCC_GetHCLKFreq+0x14>)
 800681e:	681b      	ldr	r3, [r3, #0]
}
 8006820:	4618      	mov	r0, r3
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	20000030 	.word	0x20000030

08006830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006834:	f7ff fff0 	bl	8006818 <HAL_RCC_GetHCLKFreq>
 8006838:	4602      	mov	r2, r0
 800683a:	4b05      	ldr	r3, [pc, #20]	; (8006850 <HAL_RCC_GetPCLK1Freq+0x20>)
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	0a9b      	lsrs	r3, r3, #10
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	4903      	ldr	r1, [pc, #12]	; (8006854 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006846:	5ccb      	ldrb	r3, [r1, r3]
 8006848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800684c:	4618      	mov	r0, r3
 800684e:	bd80      	pop	{r7, pc}
 8006850:	40023800 	.word	0x40023800
 8006854:	0801071c 	.word	0x0801071c

08006858 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	220f      	movs	r2, #15
 8006866:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006868:	4b12      	ldr	r3, [pc, #72]	; (80068b4 <HAL_RCC_GetClockConfig+0x5c>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f003 0203 	and.w	r2, r3, #3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006874:	4b0f      	ldr	r3, [pc, #60]	; (80068b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006880:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <HAL_RCC_GetClockConfig+0x5c>)
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800688c:	4b09      	ldr	r3, [pc, #36]	; (80068b4 <HAL_RCC_GetClockConfig+0x5c>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	08db      	lsrs	r3, r3, #3
 8006892:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800689a:	4b07      	ldr	r3, [pc, #28]	; (80068b8 <HAL_RCC_GetClockConfig+0x60>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 020f 	and.w	r2, r3, #15
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	601a      	str	r2, [r3, #0]
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800
 80068b8:	40023c00 	.word	0x40023c00

080068bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b086      	sub	sp, #24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80068c8:	2300      	movs	r3, #0
 80068ca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d10b      	bne.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d105      	bne.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d075      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80068f0:	4b91      	ldr	r3, [pc, #580]	; (8006b38 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80068f2:	2200      	movs	r2, #0
 80068f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80068f6:	f7fc fd9d 	bl	8003434 <HAL_GetTick>
 80068fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80068fc:	e008      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80068fe:	f7fc fd99 	bl	8003434 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e189      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006910:	4b8a      	ldr	r3, [pc, #552]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1f0      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d009      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	019a      	lsls	r2, r3, #6
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	071b      	lsls	r3, r3, #28
 8006934:	4981      	ldr	r1, [pc, #516]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006936:	4313      	orrs	r3, r2
 8006938:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0302 	and.w	r3, r3, #2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d01f      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006948:	4b7c      	ldr	r3, [pc, #496]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800694a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800694e:	0f1b      	lsrs	r3, r3, #28
 8006950:	f003 0307 	and.w	r3, r3, #7
 8006954:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	019a      	lsls	r2, r3, #6
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	061b      	lsls	r3, r3, #24
 8006962:	431a      	orrs	r2, r3
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	071b      	lsls	r3, r3, #28
 8006968:	4974      	ldr	r1, [pc, #464]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800696a:	4313      	orrs	r3, r2
 800696c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006970:	4b72      	ldr	r3, [pc, #456]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006972:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006976:	f023 021f 	bic.w	r2, r3, #31
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	69db      	ldr	r3, [r3, #28]
 800697e:	3b01      	subs	r3, #1
 8006980:	496e      	ldr	r1, [pc, #440]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006982:	4313      	orrs	r3, r2
 8006984:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00d      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	019a      	lsls	r2, r3, #6
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	061b      	lsls	r3, r3, #24
 80069a0:	431a      	orrs	r2, r3
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	071b      	lsls	r3, r3, #28
 80069a8:	4964      	ldr	r1, [pc, #400]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80069b0:	4b61      	ldr	r3, [pc, #388]	; (8006b38 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80069b2:	2201      	movs	r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069b6:	f7fc fd3d 	bl	8003434 <HAL_GetTick>
 80069ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069bc:	e008      	b.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80069be:	f7fc fd39 	bl	8003434 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e129      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069d0:	4b5a      	ldr	r3, [pc, #360]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0f0      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d105      	bne.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d079      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80069f4:	4b52      	ldr	r3, [pc, #328]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80069f6:	2200      	movs	r2, #0
 80069f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80069fa:	f7fc fd1b 	bl	8003434 <HAL_GetTick>
 80069fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a00:	e008      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006a02:	f7fc fd17 	bl	8003434 <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d901      	bls.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e107      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a14:	4b49      	ldr	r3, [pc, #292]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a20:	d0ef      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0304 	and.w	r3, r3, #4
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d020      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a2e:	4b43      	ldr	r3, [pc, #268]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a34:	0f1b      	lsrs	r3, r3, #28
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	019a      	lsls	r2, r3, #6
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	695b      	ldr	r3, [r3, #20]
 8006a46:	061b      	lsls	r3, r3, #24
 8006a48:	431a      	orrs	r2, r3
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	071b      	lsls	r3, r3, #28
 8006a4e:	493b      	ldr	r1, [pc, #236]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006a56:	4b39      	ldr	r3, [pc, #228]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a5c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	3b01      	subs	r3, #1
 8006a66:	021b      	lsls	r3, r3, #8
 8006a68:	4934      	ldr	r1, [pc, #208]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0308 	and.w	r3, r3, #8
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d01e      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a7c:	4b2f      	ldr	r3, [pc, #188]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a82:	0e1b      	lsrs	r3, r3, #24
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	019a      	lsls	r2, r3, #6
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	061b      	lsls	r3, r3, #24
 8006a94:	431a      	orrs	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	071b      	lsls	r3, r3, #28
 8006a9c:	4927      	ldr	r1, [pc, #156]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006aa4:	4b25      	ldr	r3, [pc, #148]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006aa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006aaa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab2:	4922      	ldr	r1, [pc, #136]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006aba:	4b21      	ldr	r3, [pc, #132]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006abc:	2201      	movs	r2, #1
 8006abe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ac0:	f7fc fcb8 	bl	8003434 <HAL_GetTick>
 8006ac4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ac6:	e008      	b.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006ac8:	f7fc fcb4 	bl	8003434 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d901      	bls.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e0a4      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ada:	4b18      	ldr	r3, [pc, #96]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ae2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ae6:	d1ef      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0320 	and.w	r3, r3, #32
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	f000 808b 	beq.w	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006af6:	2300      	movs	r3, #0
 8006af8:	60fb      	str	r3, [r7, #12]
 8006afa:	4b10      	ldr	r3, [pc, #64]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afe:	4a0f      	ldr	r2, [pc, #60]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b04:	6413      	str	r3, [r2, #64]	; 0x40
 8006b06:	4b0d      	ldr	r3, [pc, #52]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b0e:	60fb      	str	r3, [r7, #12]
 8006b10:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b12:	4b0c      	ldr	r3, [pc, #48]	; (8006b44 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a0b      	ldr	r2, [pc, #44]	; (8006b44 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b1c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006b1e:	f7fc fc89 	bl	8003434 <HAL_GetTick>
 8006b22:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b24:	e010      	b.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b26:	f7fc fc85 	bl	8003434 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d909      	bls.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e075      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006b38:	42470068 	.word	0x42470068
 8006b3c:	40023800 	.word	0x40023800
 8006b40:	42470070 	.word	0x42470070
 8006b44:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006b48:	4b38      	ldr	r3, [pc, #224]	; (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0e8      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b54:	4b36      	ldr	r3, [pc, #216]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b5c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d02f      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d028      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b72:	4b2f      	ldr	r3, [pc, #188]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b7a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b7c:	4b2d      	ldr	r3, [pc, #180]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006b7e:	2201      	movs	r2, #1
 8006b80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b82:	4b2c      	ldr	r3, [pc, #176]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006b88:	4a29      	ldr	r2, [pc, #164]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b8e:	4b28      	ldr	r3, [pc, #160]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d114      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006b9a:	f7fc fc4b 	bl	8003434 <HAL_GetTick>
 8006b9e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ba0:	e00a      	b.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ba2:	f7fc fc47 	bl	8003434 <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d901      	bls.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e035      	b.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bb8:	4b1d      	ldr	r3, [pc, #116]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0ee      	beq.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bd0:	d10d      	bne.n	8006bee <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006bd2:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bde:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006be6:	4912      	ldr	r1, [pc, #72]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	608b      	str	r3, [r1, #8]
 8006bec:	e005      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006bee:	4b10      	ldr	r3, [pc, #64]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	4a0f      	ldr	r2, [pc, #60]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bf4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006bf8:	6093      	str	r3, [r2, #8]
 8006bfa:	4b0d      	ldr	r3, [pc, #52]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006bfc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c06:	490a      	ldr	r1, [pc, #40]	; (8006c30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0310 	and.w	r3, r3, #16
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d004      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006c1e:	4b06      	ldr	r3, [pc, #24]	; (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006c20:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006c22:	2300      	movs	r3, #0
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3718      	adds	r7, #24
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	40007000 	.word	0x40007000
 8006c30:	40023800 	.word	0x40023800
 8006c34:	42470e40 	.word	0x42470e40
 8006c38:	424711e0 	.word	0x424711e0

08006c3c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e025      	b.n	8006c9c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d106      	bne.n	8006c6a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f81d 	bl	8006ca4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	f001 f905 	bl	8007e8c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	6839      	ldr	r1, [r7, #0]
 8006c8e:	f001 f95a 	bl	8007f46 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3708      	adds	r7, #8
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006cca:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006ccc:	7dfb      	ldrb	r3, [r7, #23]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d101      	bne.n	8006cd6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	e021      	b.n	8006d1a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d002      	beq.n	8006ce2 <HAL_SDRAM_SendCommand+0x2a>
 8006cdc:	7dfb      	ldrb	r3, [r7, #23]
 8006cde:	2b05      	cmp	r3, #5
 8006ce0:	d118      	bne.n	8006d14 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2202      	movs	r2, #2
 8006ce6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	68b9      	ldr	r1, [r7, #8]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f001 f990 	bl	8008018 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d104      	bne.n	8006d0a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2205      	movs	r2, #5
 8006d04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006d08:	e006      	b.n	8006d18 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006d12:	e001      	b.n	8006d18 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e000      	b.n	8006d1a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3718      	adds	r7, #24
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b082      	sub	sp, #8
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
 8006d2a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d101      	bne.n	8006d3c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e016      	b.n	8006d6a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d10f      	bne.n	8006d68 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	6839      	ldr	r1, [r7, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f001 f99b 	bl	8008092 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	e000      	b.n	8006d6a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3708      	adds	r7, #8
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}

08006d72 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b082      	sub	sp, #8
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e07b      	b.n	8006e7c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d108      	bne.n	8006d9e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d94:	d009      	beq.n	8006daa <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	61da      	str	r2, [r3, #28]
 8006d9c:	e005      	b.n	8006daa <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d106      	bne.n	8006dca <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7fa fb31 	bl	800142c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006de0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006df2:	431a      	orrs	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dfc:	431a      	orrs	r2, r3
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	691b      	ldr	r3, [r3, #16]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	431a      	orrs	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	431a      	orrs	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e1a:	431a      	orrs	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	69db      	ldr	r3, [r3, #28]
 8006e20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e24:	431a      	orrs	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e2e:	ea42 0103 	orr.w	r1, r2, r3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e36:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	0c1b      	lsrs	r3, r3, #16
 8006e48:	f003 0104 	and.w	r1, r3, #4
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e50:	f003 0210 	and.w	r2, r3, #16
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	69da      	ldr	r2, [r3, #28]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e01a      	b.n	8006ecc <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2202      	movs	r2, #2
 8006e9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f7fa fb04 	bl	80014bc <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3708      	adds	r7, #8
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b088      	sub	sp, #32
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	603b      	str	r3, [r7, #0]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d101      	bne.n	8006ef6 <HAL_SPI_Transmit+0x22>
 8006ef2:	2302      	movs	r3, #2
 8006ef4:	e126      	b.n	8007144 <HAL_SPI_Transmit+0x270>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006efe:	f7fc fa99 	bl	8003434 <HAL_GetTick>
 8006f02:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006f04:	88fb      	ldrh	r3, [r7, #6]
 8006f06:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d002      	beq.n	8006f1a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006f14:	2302      	movs	r3, #2
 8006f16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f18:	e10b      	b.n	8007132 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <HAL_SPI_Transmit+0x52>
 8006f20:	88fb      	ldrh	r3, [r7, #6]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d102      	bne.n	8006f2c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f2a:	e102      	b.n	8007132 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2203      	movs	r2, #3
 8006f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	88fa      	ldrh	r2, [r7, #6]
 8006f44:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	88fa      	ldrh	r2, [r7, #6]
 8006f4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f72:	d10f      	bne.n	8006f94 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f82:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681a      	ldr	r2, [r3, #0]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f9e:	2b40      	cmp	r3, #64	; 0x40
 8006fa0:	d007      	beq.n	8006fb2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fba:	d14b      	bne.n	8007054 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_SPI_Transmit+0xf6>
 8006fc4:	8afb      	ldrh	r3, [r7, #22]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d13e      	bne.n	8007048 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fce:	881a      	ldrh	r2, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fda:	1c9a      	adds	r2, r3, #2
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006fee:	e02b      	b.n	8007048 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d112      	bne.n	8007024 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007002:	881a      	ldrh	r2, [r3, #0]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800700e:	1c9a      	adds	r2, r3, #2
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007018:	b29b      	uxth	r3, r3
 800701a:	3b01      	subs	r3, #1
 800701c:	b29a      	uxth	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	86da      	strh	r2, [r3, #54]	; 0x36
 8007022:	e011      	b.n	8007048 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007024:	f7fc fa06 	bl	8003434 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d803      	bhi.n	800703c <HAL_SPI_Transmit+0x168>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703a:	d102      	bne.n	8007042 <HAL_SPI_Transmit+0x16e>
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d102      	bne.n	8007048 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007046:	e074      	b.n	8007132 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800704c:	b29b      	uxth	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1ce      	bne.n	8006ff0 <HAL_SPI_Transmit+0x11c>
 8007052:	e04c      	b.n	80070ee <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d002      	beq.n	8007062 <HAL_SPI_Transmit+0x18e>
 800705c:	8afb      	ldrh	r3, [r7, #22]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d140      	bne.n	80070e4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	330c      	adds	r3, #12
 800706c:	7812      	ldrb	r2, [r2, #0]
 800706e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800707e:	b29b      	uxth	r3, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007088:	e02c      	b.n	80070e4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b02      	cmp	r3, #2
 8007096:	d113      	bne.n	80070c0 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	330c      	adds	r3, #12
 80070a2:	7812      	ldrb	r2, [r2, #0]
 80070a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	3b01      	subs	r3, #1
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80070be:	e011      	b.n	80070e4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070c0:	f7fc f9b8 	bl	8003434 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	683a      	ldr	r2, [r7, #0]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d803      	bhi.n	80070d8 <HAL_SPI_Transmit+0x204>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d102      	bne.n	80070de <HAL_SPI_Transmit+0x20a>
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d102      	bne.n	80070e4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80070e2:	e026      	b.n	8007132 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1cd      	bne.n	800708a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070ee:	69ba      	ldr	r2, [r7, #24]
 80070f0:	6839      	ldr	r1, [r7, #0]
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f000 fbda 	bl	80078ac <SPI_EndRxTxTransaction>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2220      	movs	r2, #32
 8007102:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10a      	bne.n	8007122 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800710c:	2300      	movs	r3, #0
 800710e:	613b      	str	r3, [r7, #16]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	613b      	str	r3, [r7, #16]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	77fb      	strb	r3, [r7, #31]
 800712e:	e000      	b.n	8007132 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007130:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007142:	7ffb      	ldrb	r3, [r7, #31]
}
 8007144:	4618      	mov	r0, r3
 8007146:	3720      	adds	r7, #32
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b088      	sub	sp, #32
 8007150:	af02      	add	r7, sp, #8
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	603b      	str	r3, [r7, #0]
 8007158:	4613      	mov	r3, r2
 800715a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800715c:	2300      	movs	r3, #0
 800715e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007168:	d112      	bne.n	8007190 <HAL_SPI_Receive+0x44>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10e      	bne.n	8007190 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2204      	movs	r2, #4
 8007176:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800717a:	88fa      	ldrh	r2, [r7, #6]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	4613      	mov	r3, r2
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	68b9      	ldr	r1, [r7, #8]
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 f8f1 	bl	800736e <HAL_SPI_TransmitReceive>
 800718c:	4603      	mov	r3, r0
 800718e:	e0ea      	b.n	8007366 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007196:	2b01      	cmp	r3, #1
 8007198:	d101      	bne.n	800719e <HAL_SPI_Receive+0x52>
 800719a:	2302      	movs	r3, #2
 800719c:	e0e3      	b.n	8007366 <HAL_SPI_Receive+0x21a>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071a6:	f7fc f945 	bl	8003434 <HAL_GetTick>
 80071aa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d002      	beq.n	80071be <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80071b8:	2302      	movs	r3, #2
 80071ba:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071bc:	e0ca      	b.n	8007354 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d002      	beq.n	80071ca <HAL_SPI_Receive+0x7e>
 80071c4:	88fb      	ldrh	r3, [r7, #6]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d102      	bne.n	80071d0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80071ce:	e0c1      	b.n	8007354 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2204      	movs	r2, #4
 80071d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	88fa      	ldrh	r2, [r7, #6]
 80071e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	88fa      	ldrh	r2, [r7, #6]
 80071ee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007216:	d10f      	bne.n	8007238 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007226:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007236:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007242:	2b40      	cmp	r3, #64	; 0x40
 8007244:	d007      	beq.n	8007256 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007254:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d162      	bne.n	8007324 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800725e:	e02e      	b.n	80072be <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b01      	cmp	r3, #1
 800726c:	d115      	bne.n	800729a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f103 020c 	add.w	r2, r3, #12
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727a:	7812      	ldrb	r2, [r2, #0]
 800727c:	b2d2      	uxtb	r2, r2
 800727e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007284:	1c5a      	adds	r2, r3, #1
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800728e:	b29b      	uxth	r3, r3
 8007290:	3b01      	subs	r3, #1
 8007292:	b29a      	uxth	r2, r3
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007298:	e011      	b.n	80072be <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800729a:	f7fc f8cb 	bl	8003434 <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	683a      	ldr	r2, [r7, #0]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d803      	bhi.n	80072b2 <HAL_SPI_Receive+0x166>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b0:	d102      	bne.n	80072b8 <HAL_SPI_Receive+0x16c>
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d102      	bne.n	80072be <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	75fb      	strb	r3, [r7, #23]
          goto error;
 80072bc:	e04a      	b.n	8007354 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1cb      	bne.n	8007260 <HAL_SPI_Receive+0x114>
 80072c8:	e031      	b.n	800732e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d113      	bne.n	8007300 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68da      	ldr	r2, [r3, #12]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e2:	b292      	uxth	r2, r2
 80072e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ea:	1c9a      	adds	r2, r3, #2
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80072fe:	e011      	b.n	8007324 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007300:	f7fc f898 	bl	8003434 <HAL_GetTick>
 8007304:	4602      	mov	r2, r0
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d803      	bhi.n	8007318 <HAL_SPI_Receive+0x1cc>
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d102      	bne.n	800731e <HAL_SPI_Receive+0x1d2>
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d102      	bne.n	8007324 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007322:	e017      	b.n	8007354 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007328:	b29b      	uxth	r3, r3
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1cd      	bne.n	80072ca <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800732e:	693a      	ldr	r2, [r7, #16]
 8007330:	6839      	ldr	r1, [r7, #0]
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fa54 	bl	80077e0 <SPI_EndRxTransaction>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d002      	beq.n	8007344 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2220      	movs	r2, #32
 8007342:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007348:	2b00      	cmp	r3, #0
 800734a:	d002      	beq.n	8007352 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	75fb      	strb	r3, [r7, #23]
 8007350:	e000      	b.n	8007354 <HAL_SPI_Receive+0x208>
  }

error :
 8007352:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007364:	7dfb      	ldrb	r3, [r7, #23]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b08c      	sub	sp, #48	; 0x30
 8007372:	af00      	add	r7, sp, #0
 8007374:	60f8      	str	r0, [r7, #12]
 8007376:	60b9      	str	r1, [r7, #8]
 8007378:	607a      	str	r2, [r7, #4]
 800737a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800737c:	2301      	movs	r3, #1
 800737e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007380:	2300      	movs	r3, #0
 8007382:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800738c:	2b01      	cmp	r3, #1
 800738e:	d101      	bne.n	8007394 <HAL_SPI_TransmitReceive+0x26>
 8007390:	2302      	movs	r3, #2
 8007392:	e18a      	b.n	80076aa <HAL_SPI_TransmitReceive+0x33c>
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800739c:	f7fc f84a 	bl	8003434 <HAL_GetTick>
 80073a0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80073b2:	887b      	ldrh	r3, [r7, #2]
 80073b4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80073b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d00f      	beq.n	80073de <HAL_SPI_TransmitReceive+0x70>
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073c4:	d107      	bne.n	80073d6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d103      	bne.n	80073d6 <HAL_SPI_TransmitReceive+0x68>
 80073ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d003      	beq.n	80073de <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80073d6:	2302      	movs	r3, #2
 80073d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80073dc:	e15b      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d005      	beq.n	80073f0 <HAL_SPI_TransmitReceive+0x82>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d002      	beq.n	80073f0 <HAL_SPI_TransmitReceive+0x82>
 80073ea:	887b      	ldrh	r3, [r7, #2]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d103      	bne.n	80073f8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80073f6:	e14e      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b04      	cmp	r3, #4
 8007402:	d003      	beq.n	800740c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2205      	movs	r2, #5
 8007408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	887a      	ldrh	r2, [r7, #2]
 800741c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	887a      	ldrh	r2, [r7, #2]
 8007422:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	68ba      	ldr	r2, [r7, #8]
 8007428:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	887a      	ldrh	r2, [r7, #2]
 800742e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	887a      	ldrh	r2, [r7, #2]
 8007434:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800744c:	2b40      	cmp	r3, #64	; 0x40
 800744e:	d007      	beq.n	8007460 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800745e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007468:	d178      	bne.n	800755c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d002      	beq.n	8007478 <HAL_SPI_TransmitReceive+0x10a>
 8007472:	8b7b      	ldrh	r3, [r7, #26]
 8007474:	2b01      	cmp	r3, #1
 8007476:	d166      	bne.n	8007546 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800747c:	881a      	ldrh	r2, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007488:	1c9a      	adds	r2, r3, #2
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007492:	b29b      	uxth	r3, r3
 8007494:	3b01      	subs	r3, #1
 8007496:	b29a      	uxth	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800749c:	e053      	b.n	8007546 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f003 0302 	and.w	r3, r3, #2
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d11b      	bne.n	80074e4 <HAL_SPI_TransmitReceive+0x176>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d016      	beq.n	80074e4 <HAL_SPI_TransmitReceive+0x176>
 80074b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d113      	bne.n	80074e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074c0:	881a      	ldrh	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074cc:	1c9a      	adds	r2, r3, #2
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074e0:	2300      	movs	r3, #0
 80074e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d119      	bne.n	8007526 <HAL_SPI_TransmitReceive+0x1b8>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d014      	beq.n	8007526 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68da      	ldr	r2, [r3, #12]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007506:	b292      	uxth	r2, r2
 8007508:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	1c9a      	adds	r2, r3, #2
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007518:	b29b      	uxth	r3, r3
 800751a:	3b01      	subs	r3, #1
 800751c:	b29a      	uxth	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007522:	2301      	movs	r3, #1
 8007524:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007526:	f7fb ff85 	bl	8003434 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007532:	429a      	cmp	r2, r3
 8007534:	d807      	bhi.n	8007546 <HAL_SPI_TransmitReceive+0x1d8>
 8007536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800753c:	d003      	beq.n	8007546 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007544:	e0a7      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800754a:	b29b      	uxth	r3, r3
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1a6      	bne.n	800749e <HAL_SPI_TransmitReceive+0x130>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1a1      	bne.n	800749e <HAL_SPI_TransmitReceive+0x130>
 800755a:	e07c      	b.n	8007656 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d002      	beq.n	800756a <HAL_SPI_TransmitReceive+0x1fc>
 8007564:	8b7b      	ldrh	r3, [r7, #26]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d16b      	bne.n	8007642 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	330c      	adds	r3, #12
 8007574:	7812      	ldrb	r2, [r2, #0]
 8007576:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007586:	b29b      	uxth	r3, r3
 8007588:	3b01      	subs	r3, #1
 800758a:	b29a      	uxth	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007590:	e057      	b.n	8007642 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b02      	cmp	r3, #2
 800759e:	d11c      	bne.n	80075da <HAL_SPI_TransmitReceive+0x26c>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d017      	beq.n	80075da <HAL_SPI_TransmitReceive+0x26c>
 80075aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d114      	bne.n	80075da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	330c      	adds	r3, #12
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	3b01      	subs	r3, #1
 80075d0:	b29a      	uxth	r2, r3
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d119      	bne.n	800761c <HAL_SPI_TransmitReceive+0x2ae>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d014      	beq.n	800761c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68da      	ldr	r2, [r3, #12]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075fc:	b2d2      	uxtb	r2, r2
 80075fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007604:	1c5a      	adds	r2, r3, #1
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800760e:	b29b      	uxth	r3, r3
 8007610:	3b01      	subs	r3, #1
 8007612:	b29a      	uxth	r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007618:	2301      	movs	r3, #1
 800761a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800761c:	f7fb ff0a 	bl	8003434 <HAL_GetTick>
 8007620:	4602      	mov	r2, r0
 8007622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007624:	1ad3      	subs	r3, r2, r3
 8007626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007628:	429a      	cmp	r2, r3
 800762a:	d803      	bhi.n	8007634 <HAL_SPI_TransmitReceive+0x2c6>
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007632:	d102      	bne.n	800763a <HAL_SPI_TransmitReceive+0x2cc>
 8007634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007636:	2b00      	cmp	r3, #0
 8007638:	d103      	bne.n	8007642 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007640:	e029      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007646:	b29b      	uxth	r3, r3
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1a2      	bne.n	8007592 <HAL_SPI_TransmitReceive+0x224>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007650:	b29b      	uxth	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d19d      	bne.n	8007592 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007658:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f000 f926 	bl	80078ac <SPI_EndRxTxTransaction>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d006      	beq.n	8007674 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2220      	movs	r2, #32
 8007670:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007672:	e010      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10b      	bne.n	8007694 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800767c:	2300      	movs	r3, #0
 800767e:	617b      	str	r3, [r7, #20]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	e000      	b.n	8007696 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007694:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80076a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3730      	adds	r7, #48	; 0x30
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80076b2:	b480      	push	{r7}
 80076b4:	b083      	sub	sp, #12
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076c0:	b2db      	uxtb	r3, r3
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	370c      	adds	r7, #12
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
	...

080076d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b088      	sub	sp, #32
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	60f8      	str	r0, [r7, #12]
 80076d8:	60b9      	str	r1, [r7, #8]
 80076da:	603b      	str	r3, [r7, #0]
 80076dc:	4613      	mov	r3, r2
 80076de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076e0:	f7fb fea8 	bl	8003434 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e8:	1a9b      	subs	r3, r3, r2
 80076ea:	683a      	ldr	r2, [r7, #0]
 80076ec:	4413      	add	r3, r2
 80076ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076f0:	f7fb fea0 	bl	8003434 <HAL_GetTick>
 80076f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076f6:	4b39      	ldr	r3, [pc, #228]	; (80077dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	015b      	lsls	r3, r3, #5
 80076fc:	0d1b      	lsrs	r3, r3, #20
 80076fe:	69fa      	ldr	r2, [r7, #28]
 8007700:	fb02 f303 	mul.w	r3, r2, r3
 8007704:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007706:	e054      	b.n	80077b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770e:	d050      	beq.n	80077b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007710:	f7fb fe90 	bl	8003434 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	429a      	cmp	r2, r3
 800771e:	d902      	bls.n	8007726 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d13d      	bne.n	80077a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007734:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800773e:	d111      	bne.n	8007764 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007748:	d004      	beq.n	8007754 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007752:	d107      	bne.n	8007764 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007762:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007768:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800776c:	d10f      	bne.n	800778e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800778c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e017      	b.n	80077d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80077a8:	2300      	movs	r3, #0
 80077aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	3b01      	subs	r3, #1
 80077b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	4013      	ands	r3, r2
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	429a      	cmp	r2, r3
 80077c0:	bf0c      	ite	eq
 80077c2:	2301      	moveq	r3, #1
 80077c4:	2300      	movne	r3, #0
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	461a      	mov	r2, r3
 80077ca:	79fb      	ldrb	r3, [r7, #7]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d19b      	bne.n	8007708 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3720      	adds	r7, #32
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000030 	.word	0x20000030

080077e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077f4:	d111      	bne.n	800781a <SPI_EndRxTransaction+0x3a>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077fe:	d004      	beq.n	800780a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007808:	d107      	bne.n	800781a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007818:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007822:	d12a      	bne.n	800787a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800782c:	d012      	beq.n	8007854 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	2200      	movs	r2, #0
 8007836:	2180      	movs	r1, #128	; 0x80
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f7ff ff49 	bl	80076d0 <SPI_WaitFlagStateUntilTimeout>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d02d      	beq.n	80078a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007848:	f043 0220 	orr.w	r2, r3, #32
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e026      	b.n	80078a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2200      	movs	r2, #0
 800785c:	2101      	movs	r1, #1
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f7ff ff36 	bl	80076d0 <SPI_WaitFlagStateUntilTimeout>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d01a      	beq.n	80078a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786e:	f043 0220 	orr.w	r2, r3, #32
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007876:	2303      	movs	r3, #3
 8007878:	e013      	b.n	80078a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2200      	movs	r2, #0
 8007882:	2101      	movs	r1, #1
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f7ff ff23 	bl	80076d0 <SPI_WaitFlagStateUntilTimeout>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d007      	beq.n	80078a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007894:	f043 0220 	orr.w	r2, r3, #32
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e000      	b.n	80078a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
	...

080078ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b088      	sub	sp, #32
 80078b0:	af02      	add	r7, sp, #8
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80078b8:	4b1b      	ldr	r3, [pc, #108]	; (8007928 <SPI_EndRxTxTransaction+0x7c>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a1b      	ldr	r2, [pc, #108]	; (800792c <SPI_EndRxTxTransaction+0x80>)
 80078be:	fba2 2303 	umull	r2, r3, r2, r3
 80078c2:	0d5b      	lsrs	r3, r3, #21
 80078c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80078c8:	fb02 f303 	mul.w	r3, r2, r3
 80078cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078d6:	d112      	bne.n	80078fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	9300      	str	r3, [sp, #0]
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	2200      	movs	r2, #0
 80078e0:	2180      	movs	r1, #128	; 0x80
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f7ff fef4 	bl	80076d0 <SPI_WaitFlagStateUntilTimeout>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d016      	beq.n	800791c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f2:	f043 0220 	orr.w	r2, r3, #32
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80078fa:	2303      	movs	r3, #3
 80078fc:	e00f      	b.n	800791e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00a      	beq.n	800791a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	3b01      	subs	r3, #1
 8007908:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007914:	2b80      	cmp	r3, #128	; 0x80
 8007916:	d0f2      	beq.n	80078fe <SPI_EndRxTxTransaction+0x52>
 8007918:	e000      	b.n	800791c <SPI_EndRxTxTransaction+0x70>
        break;
 800791a:	bf00      	nop
  }

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3718      	adds	r7, #24
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	20000030 	.word	0x20000030
 800792c:	165e9f81 	.word	0x165e9f81

08007930 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d101      	bne.n	8007942 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e041      	b.n	80079c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007948:	b2db      	uxtb	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d106      	bne.n	800795c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f839 	bl	80079ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2202      	movs	r2, #2
 8007960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	3304      	adds	r3, #4
 800796c:	4619      	mov	r1, r3
 800796e:	4610      	mov	r0, r2
 8007970:	f000 f9d8 	bl	8007d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2201      	movs	r2, #1
 8007980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2201      	movs	r2, #1
 8007988:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079c4:	2300      	movs	r3, #0
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3708      	adds	r7, #8
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}

080079ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
	...

080079e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d001      	beq.n	80079fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e04e      	b.n	8007a9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2202      	movs	r2, #2
 8007a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68da      	ldr	r2, [r3, #12]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f042 0201 	orr.w	r2, r2, #1
 8007a12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a23      	ldr	r2, [pc, #140]	; (8007aa8 <HAL_TIM_Base_Start_IT+0xc4>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d022      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a26:	d01d      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a1f      	ldr	r2, [pc, #124]	; (8007aac <HAL_TIM_Base_Start_IT+0xc8>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d018      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a1e      	ldr	r2, [pc, #120]	; (8007ab0 <HAL_TIM_Base_Start_IT+0xcc>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d013      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a1c      	ldr	r2, [pc, #112]	; (8007ab4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d00e      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a1b      	ldr	r2, [pc, #108]	; (8007ab8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d009      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a19      	ldr	r2, [pc, #100]	; (8007abc <HAL_TIM_Base_Start_IT+0xd8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d004      	beq.n	8007a64 <HAL_TIM_Base_Start_IT+0x80>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a18      	ldr	r2, [pc, #96]	; (8007ac0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d111      	bne.n	8007a88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f003 0307 	and.w	r3, r3, #7
 8007a6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2b06      	cmp	r3, #6
 8007a74:	d010      	beq.n	8007a98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f042 0201 	orr.w	r2, r2, #1
 8007a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a86:	e007      	b.n	8007a98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f042 0201 	orr.w	r2, r2, #1
 8007a96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	40010000 	.word	0x40010000
 8007aac:	40000400 	.word	0x40000400
 8007ab0:	40000800 	.word	0x40000800
 8007ab4:	40000c00 	.word	0x40000c00
 8007ab8:	40010400 	.word	0x40010400
 8007abc:	40014000 	.word	0x40014000
 8007ac0:	40001800 	.word	0x40001800

08007ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	f003 0302 	and.w	r3, r3, #2
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d122      	bne.n	8007b20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d11b      	bne.n	8007b20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f06f 0202 	mvn.w	r2, #2
 8007af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f8ee 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007b0c:	e005      	b.n	8007b1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 f8e0 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f000 f8f1 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	f003 0304 	and.w	r3, r3, #4
 8007b2a:	2b04      	cmp	r3, #4
 8007b2c:	d122      	bne.n	8007b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	2b04      	cmp	r3, #4
 8007b3a:	d11b      	bne.n	8007b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0204 	mvn.w	r2, #4
 8007b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d003      	beq.n	8007b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 f8c4 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007b60:	e005      	b.n	8007b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f8b6 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 f8c7 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	f003 0308 	and.w	r3, r3, #8
 8007b7e:	2b08      	cmp	r3, #8
 8007b80:	d122      	bne.n	8007bc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	f003 0308 	and.w	r3, r3, #8
 8007b8c:	2b08      	cmp	r3, #8
 8007b8e:	d11b      	bne.n	8007bc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f06f 0208 	mvn.w	r2, #8
 8007b98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2204      	movs	r2, #4
 8007b9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	69db      	ldr	r3, [r3, #28]
 8007ba6:	f003 0303 	and.w	r3, r3, #3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f89a 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007bb4:	e005      	b.n	8007bc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f88c 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 f89d 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	f003 0310 	and.w	r3, r3, #16
 8007bd2:	2b10      	cmp	r3, #16
 8007bd4:	d122      	bne.n	8007c1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	f003 0310 	and.w	r3, r3, #16
 8007be0:	2b10      	cmp	r3, #16
 8007be2:	d11b      	bne.n	8007c1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f06f 0210 	mvn.w	r2, #16
 8007bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2208      	movs	r2, #8
 8007bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f870 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007c08:	e005      	b.n	8007c16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f862 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 f873 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	f003 0301 	and.w	r3, r3, #1
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d10e      	bne.n	8007c48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	f003 0301 	and.w	r3, r3, #1
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d107      	bne.n	8007c48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f06f 0201 	mvn.w	r2, #1
 8007c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7f9 fbae 	bl	80013a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c52:	2b80      	cmp	r3, #128	; 0x80
 8007c54:	d10e      	bne.n	8007c74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c60:	2b80      	cmp	r3, #128	; 0x80
 8007c62:	d107      	bne.n	8007c74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f902 	bl	8007e78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c7e:	2b40      	cmp	r3, #64	; 0x40
 8007c80:	d10e      	bne.n	8007ca0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c8c:	2b40      	cmp	r3, #64	; 0x40
 8007c8e:	d107      	bne.n	8007ca0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 f838 	bl	8007d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	f003 0320 	and.w	r3, r3, #32
 8007caa:	2b20      	cmp	r3, #32
 8007cac:	d10e      	bne.n	8007ccc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	f003 0320 	and.w	r3, r3, #32
 8007cb8:	2b20      	cmp	r3, #32
 8007cba:	d107      	bne.n	8007ccc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f06f 0220 	mvn.w	r2, #32
 8007cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 f8cc 	bl	8007e64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ccc:	bf00      	nop
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a40      	ldr	r2, [pc, #256]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d013      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d42:	d00f      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a3d      	ldr	r2, [pc, #244]	; (8007e3c <TIM_Base_SetConfig+0x118>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d00b      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a3c      	ldr	r2, [pc, #240]	; (8007e40 <TIM_Base_SetConfig+0x11c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d007      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a3b      	ldr	r2, [pc, #236]	; (8007e44 <TIM_Base_SetConfig+0x120>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d003      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a3a      	ldr	r2, [pc, #232]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d108      	bne.n	8007d76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a2f      	ldr	r2, [pc, #188]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d02b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d84:	d027      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a2c      	ldr	r2, [pc, #176]	; (8007e3c <TIM_Base_SetConfig+0x118>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d023      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a2b      	ldr	r2, [pc, #172]	; (8007e40 <TIM_Base_SetConfig+0x11c>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d01f      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a2a      	ldr	r2, [pc, #168]	; (8007e44 <TIM_Base_SetConfig+0x120>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d01b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a29      	ldr	r2, [pc, #164]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d017      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a28      	ldr	r2, [pc, #160]	; (8007e4c <TIM_Base_SetConfig+0x128>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d013      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a27      	ldr	r2, [pc, #156]	; (8007e50 <TIM_Base_SetConfig+0x12c>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00f      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a26      	ldr	r2, [pc, #152]	; (8007e54 <TIM_Base_SetConfig+0x130>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d00b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a25      	ldr	r2, [pc, #148]	; (8007e58 <TIM_Base_SetConfig+0x134>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d007      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a24      	ldr	r2, [pc, #144]	; (8007e5c <TIM_Base_SetConfig+0x138>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d003      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a23      	ldr	r2, [pc, #140]	; (8007e60 <TIM_Base_SetConfig+0x13c>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d108      	bne.n	8007de8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a0a      	ldr	r2, [pc, #40]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a0c      	ldr	r2, [pc, #48]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d103      	bne.n	8007e24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	615a      	str	r2, [r3, #20]
}
 8007e2a:	bf00      	nop
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	40010000 	.word	0x40010000
 8007e3c:	40000400 	.word	0x40000400
 8007e40:	40000800 	.word	0x40000800
 8007e44:	40000c00 	.word	0x40000c00
 8007e48:	40010400 	.word	0x40010400
 8007e4c:	40014000 	.word	0x40014000
 8007e50:	40014400 	.word	0x40014400
 8007e54:	40014800 	.word	0x40014800
 8007e58:	40001800 	.word	0x40001800
 8007e5c:	40001c00 	.word	0x40001c00
 8007e60:	40002000 	.word	0x40002000

08007e64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e6c:	bf00      	nop
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d123      	bne.n	8007ee6 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007ea6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	6851      	ldr	r1, [r2, #4]
 8007eae:	683a      	ldr	r2, [r7, #0]
 8007eb0:	6892      	ldr	r2, [r2, #8]
 8007eb2:	4311      	orrs	r1, r2
 8007eb4:	683a      	ldr	r2, [r7, #0]
 8007eb6:	68d2      	ldr	r2, [r2, #12]
 8007eb8:	4311      	orrs	r1, r2
 8007eba:	683a      	ldr	r2, [r7, #0]
 8007ebc:	6912      	ldr	r2, [r2, #16]
 8007ebe:	4311      	orrs	r1, r2
 8007ec0:	683a      	ldr	r2, [r7, #0]
 8007ec2:	6952      	ldr	r2, [r2, #20]
 8007ec4:	4311      	orrs	r1, r2
 8007ec6:	683a      	ldr	r2, [r7, #0]
 8007ec8:	6992      	ldr	r2, [r2, #24]
 8007eca:	4311      	orrs	r1, r2
 8007ecc:	683a      	ldr	r2, [r7, #0]
 8007ece:	69d2      	ldr	r2, [r2, #28]
 8007ed0:	4311      	orrs	r1, r2
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	6a12      	ldr	r2, [r2, #32]
 8007ed6:	4311      	orrs	r1, r2
 8007ed8:	683a      	ldr	r2, [r7, #0]
 8007eda:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007edc:	430a      	orrs	r2, r1
 8007ede:	431a      	orrs	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	601a      	str	r2, [r3, #0]
 8007ee4:	e028      	b.n	8007f38 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	69d9      	ldr	r1, [r3, #28]
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	4319      	orrs	r1, r3
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efc:	430b      	orrs	r3, r1
 8007efe:	431a      	orrs	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007f0c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	6851      	ldr	r1, [r2, #4]
 8007f14:	683a      	ldr	r2, [r7, #0]
 8007f16:	6892      	ldr	r2, [r2, #8]
 8007f18:	4311      	orrs	r1, r2
 8007f1a:	683a      	ldr	r2, [r7, #0]
 8007f1c:	68d2      	ldr	r2, [r2, #12]
 8007f1e:	4311      	orrs	r1, r2
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	6912      	ldr	r2, [r2, #16]
 8007f24:	4311      	orrs	r1, r2
 8007f26:	683a      	ldr	r2, [r7, #0]
 8007f28:	6952      	ldr	r2, [r2, #20]
 8007f2a:	4311      	orrs	r1, r2
 8007f2c:	683a      	ldr	r2, [r7, #0]
 8007f2e:	6992      	ldr	r2, [r2, #24]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	431a      	orrs	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007f38:	2300      	movs	r3, #0
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b085      	sub	sp, #20
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d128      	bne.n	8007faa <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	1e59      	subs	r1, r3, #1
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	011b      	lsls	r3, r3, #4
 8007f6e:	4319      	orrs	r1, r3
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	021b      	lsls	r3, r3, #8
 8007f78:	4319      	orrs	r1, r3
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	031b      	lsls	r3, r3, #12
 8007f82:	4319      	orrs	r1, r3
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	041b      	lsls	r3, r3, #16
 8007f8c:	4319      	orrs	r1, r3
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	695b      	ldr	r3, [r3, #20]
 8007f92:	3b01      	subs	r3, #1
 8007f94:	051b      	lsls	r3, r3, #20
 8007f96:	4319      	orrs	r1, r3
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	061b      	lsls	r3, r3, #24
 8007fa0:	430b      	orrs	r3, r1
 8007fa2:	431a      	orrs	r2, r3
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	609a      	str	r2, [r3, #8]
 8007fa8:	e02f      	b.n	800800a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fb2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	68d2      	ldr	r2, [r2, #12]
 8007fba:	3a01      	subs	r2, #1
 8007fbc:	0311      	lsls	r1, r2, #12
 8007fbe:	68ba      	ldr	r2, [r7, #8]
 8007fc0:	6952      	ldr	r2, [r2, #20]
 8007fc2:	3a01      	subs	r2, #1
 8007fc4:	0512      	lsls	r2, r2, #20
 8007fc6:	430a      	orrs	r2, r1
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	1e59      	subs	r1, r3, #1
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	011b      	lsls	r3, r3, #4
 8007fe4:	4319      	orrs	r1, r3
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	021b      	lsls	r3, r3, #8
 8007fee:	4319      	orrs	r1, r3
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	041b      	lsls	r3, r3, #16
 8007ff8:	4319      	orrs	r1, r3
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	3b01      	subs	r3, #1
 8008000:	061b      	lsls	r3, r3, #24
 8008002:	430b      	orrs	r3, r1
 8008004:	431a      	orrs	r2, r3
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b086      	sub	sp, #24
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008024:	2300      	movs	r3, #0
 8008026:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	691b      	ldr	r3, [r3, #16]
 800802c:	0d9b      	lsrs	r3, r3, #22
 800802e:	059b      	lsls	r3, r3, #22
 8008030:	68ba      	ldr	r2, [r7, #8]
 8008032:	6811      	ldr	r1, [r2, #0]
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	6852      	ldr	r2, [r2, #4]
 8008038:	4311      	orrs	r1, r2
 800803a:	68ba      	ldr	r2, [r7, #8]
 800803c:	6892      	ldr	r2, [r2, #8]
 800803e:	3a01      	subs	r2, #1
 8008040:	0152      	lsls	r2, r2, #5
 8008042:	4311      	orrs	r1, r2
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	68d2      	ldr	r2, [r2, #12]
 8008048:	0252      	lsls	r2, r2, #9
 800804a:	430a      	orrs	r2, r1
 800804c:	431a      	orrs	r2, r3
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8008052:	f7fb f9ef 	bl	8003434 <HAL_GetTick>
 8008056:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008058:	e010      	b.n	800807c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008060:	d00c      	beq.n	800807c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <FMC_SDRAM_SendCommand+0x60>
 8008068:	f7fb f9e4 	bl	8003434 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	429a      	cmp	r2, r3
 8008076:	d201      	bcs.n	800807c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e006      	b.n	800808a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	699b      	ldr	r3, [r3, #24]
 8008080:	f003 0320 	and.w	r3, r3, #32
 8008084:	2b20      	cmp	r3, #32
 8008086:	d0e8      	beq.n	800805a <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3718      	adds	r7, #24
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}

08008092 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008092:	b480      	push	{r7}
 8008094:	b083      	sub	sp, #12
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80080a4:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	0052      	lsls	r2, r2, #1
 80080ac:	431a      	orrs	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080c0:	b084      	sub	sp, #16
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b084      	sub	sp, #16
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
 80080ca:	f107 001c 	add.w	r0, r7, #28
 80080ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d122      	bne.n	800811e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80080ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008102:	2b01      	cmp	r3, #1
 8008104:	d105      	bne.n	8008112 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f001 fbee 	bl	80098f4 <USB_CoreReset>
 8008118:	4603      	mov	r3, r0
 800811a:	73fb      	strb	r3, [r7, #15]
 800811c:	e01a      	b.n	8008154 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f001 fbe2 	bl	80098f4 <USB_CoreReset>
 8008130:	4603      	mov	r3, r0
 8008132:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008134:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008136:	2b00      	cmp	r3, #0
 8008138:	d106      	bne.n	8008148 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	639a      	str	r2, [r3, #56]	; 0x38
 8008146:	e005      	b.n	8008154 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008156:	2b01      	cmp	r3, #1
 8008158:	d10b      	bne.n	8008172 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f043 0206 	orr.w	r2, r3, #6
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f043 0220 	orr.w	r2, r3, #32
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008172:	7bfb      	ldrb	r3, [r7, #15]
}
 8008174:	4618      	mov	r0, r3
 8008176:	3710      	adds	r7, #16
 8008178:	46bd      	mov	sp, r7
 800817a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800817e:	b004      	add	sp, #16
 8008180:	4770      	bx	lr
	...

08008184 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008184:	b480      	push	{r7}
 8008186:	b087      	sub	sp, #28
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	4613      	mov	r3, r2
 8008190:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008192:	79fb      	ldrb	r3, [r7, #7]
 8008194:	2b02      	cmp	r3, #2
 8008196:	d165      	bne.n	8008264 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	4a41      	ldr	r2, [pc, #260]	; (80082a0 <USB_SetTurnaroundTime+0x11c>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d906      	bls.n	80081ae <USB_SetTurnaroundTime+0x2a>
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	4a40      	ldr	r2, [pc, #256]	; (80082a4 <USB_SetTurnaroundTime+0x120>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d202      	bcs.n	80081ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80081a8:	230f      	movs	r3, #15
 80081aa:	617b      	str	r3, [r7, #20]
 80081ac:	e062      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	4a3c      	ldr	r2, [pc, #240]	; (80082a4 <USB_SetTurnaroundTime+0x120>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d306      	bcc.n	80081c4 <USB_SetTurnaroundTime+0x40>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	4a3b      	ldr	r2, [pc, #236]	; (80082a8 <USB_SetTurnaroundTime+0x124>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d202      	bcs.n	80081c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80081be:	230e      	movs	r3, #14
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	e057      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	4a38      	ldr	r2, [pc, #224]	; (80082a8 <USB_SetTurnaroundTime+0x124>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d306      	bcc.n	80081da <USB_SetTurnaroundTime+0x56>
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	4a37      	ldr	r2, [pc, #220]	; (80082ac <USB_SetTurnaroundTime+0x128>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d202      	bcs.n	80081da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80081d4:	230d      	movs	r3, #13
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e04c      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	4a33      	ldr	r2, [pc, #204]	; (80082ac <USB_SetTurnaroundTime+0x128>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d306      	bcc.n	80081f0 <USB_SetTurnaroundTime+0x6c>
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	4a32      	ldr	r2, [pc, #200]	; (80082b0 <USB_SetTurnaroundTime+0x12c>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d802      	bhi.n	80081f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081ea:	230c      	movs	r3, #12
 80081ec:	617b      	str	r3, [r7, #20]
 80081ee:	e041      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	4a2f      	ldr	r2, [pc, #188]	; (80082b0 <USB_SetTurnaroundTime+0x12c>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d906      	bls.n	8008206 <USB_SetTurnaroundTime+0x82>
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	4a2e      	ldr	r2, [pc, #184]	; (80082b4 <USB_SetTurnaroundTime+0x130>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d802      	bhi.n	8008206 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008200:	230b      	movs	r3, #11
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e036      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	4a2a      	ldr	r2, [pc, #168]	; (80082b4 <USB_SetTurnaroundTime+0x130>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d906      	bls.n	800821c <USB_SetTurnaroundTime+0x98>
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	4a29      	ldr	r2, [pc, #164]	; (80082b8 <USB_SetTurnaroundTime+0x134>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d802      	bhi.n	800821c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008216:	230a      	movs	r3, #10
 8008218:	617b      	str	r3, [r7, #20]
 800821a:	e02b      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	4a26      	ldr	r2, [pc, #152]	; (80082b8 <USB_SetTurnaroundTime+0x134>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d906      	bls.n	8008232 <USB_SetTurnaroundTime+0xae>
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	4a25      	ldr	r2, [pc, #148]	; (80082bc <USB_SetTurnaroundTime+0x138>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d202      	bcs.n	8008232 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800822c:	2309      	movs	r3, #9
 800822e:	617b      	str	r3, [r7, #20]
 8008230:	e020      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	4a21      	ldr	r2, [pc, #132]	; (80082bc <USB_SetTurnaroundTime+0x138>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d306      	bcc.n	8008248 <USB_SetTurnaroundTime+0xc4>
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	4a20      	ldr	r2, [pc, #128]	; (80082c0 <USB_SetTurnaroundTime+0x13c>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d802      	bhi.n	8008248 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008242:	2308      	movs	r3, #8
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	e015      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	4a1d      	ldr	r2, [pc, #116]	; (80082c0 <USB_SetTurnaroundTime+0x13c>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d906      	bls.n	800825e <USB_SetTurnaroundTime+0xda>
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	4a1c      	ldr	r2, [pc, #112]	; (80082c4 <USB_SetTurnaroundTime+0x140>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d202      	bcs.n	800825e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008258:	2307      	movs	r3, #7
 800825a:	617b      	str	r3, [r7, #20]
 800825c:	e00a      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800825e:	2306      	movs	r3, #6
 8008260:	617b      	str	r3, [r7, #20]
 8008262:	e007      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008264:	79fb      	ldrb	r3, [r7, #7]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d102      	bne.n	8008270 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800826a:	2309      	movs	r3, #9
 800826c:	617b      	str	r3, [r7, #20]
 800826e:	e001      	b.n	8008274 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008270:	2309      	movs	r3, #9
 8008272:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	68da      	ldr	r2, [r3, #12]
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	029b      	lsls	r3, r3, #10
 8008288:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800828c:	431a      	orrs	r2, r3
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	371c      	adds	r7, #28
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	00d8acbf 	.word	0x00d8acbf
 80082a4:	00e4e1c0 	.word	0x00e4e1c0
 80082a8:	00f42400 	.word	0x00f42400
 80082ac:	01067380 	.word	0x01067380
 80082b0:	011a499f 	.word	0x011a499f
 80082b4:	01312cff 	.word	0x01312cff
 80082b8:	014ca43f 	.word	0x014ca43f
 80082bc:	016e3600 	.word	0x016e3600
 80082c0:	01a6ab1f 	.word	0x01a6ab1f
 80082c4:	01e84800 	.word	0x01e84800

080082c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f043 0201 	orr.w	r2, r3, #1
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	370c      	adds	r7, #12
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr

080082ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80082ea:	b480      	push	{r7}
 80082ec:	b083      	sub	sp, #12
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	f023 0201 	bic.w	r2, r3, #1
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008318:	2300      	movs	r3, #0
 800831a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008328:	78fb      	ldrb	r3, [r7, #3]
 800832a:	2b01      	cmp	r3, #1
 800832c:	d115      	bne.n	800835a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800833a:	2001      	movs	r0, #1
 800833c:	f7fb f886 	bl	800344c <HAL_Delay>
      ms++;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	3301      	adds	r3, #1
 8008344:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f001 fa45 	bl	80097d6 <USB_GetMode>
 800834c:	4603      	mov	r3, r0
 800834e:	2b01      	cmp	r3, #1
 8008350:	d01e      	beq.n	8008390 <USB_SetCurrentMode+0x84>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b31      	cmp	r3, #49	; 0x31
 8008356:	d9f0      	bls.n	800833a <USB_SetCurrentMode+0x2e>
 8008358:	e01a      	b.n	8008390 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800835a:	78fb      	ldrb	r3, [r7, #3]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d115      	bne.n	800838c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800836c:	2001      	movs	r0, #1
 800836e:	f7fb f86d 	bl	800344c <HAL_Delay>
      ms++;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3301      	adds	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f001 fa2c 	bl	80097d6 <USB_GetMode>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d005      	beq.n	8008390 <USB_SetCurrentMode+0x84>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2b31      	cmp	r3, #49	; 0x31
 8008388:	d9f0      	bls.n	800836c <USB_SetCurrentMode+0x60>
 800838a:	e001      	b.n	8008390 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e005      	b.n	800839c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2b32      	cmp	r3, #50	; 0x32
 8008394:	d101      	bne.n	800839a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e000      	b.n	800839c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3710      	adds	r7, #16
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083a4:	b084      	sub	sp, #16
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b086      	sub	sp, #24
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
 80083ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80083b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083be:	2300      	movs	r3, #0
 80083c0:	613b      	str	r3, [r7, #16]
 80083c2:	e009      	b.n	80083d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	3340      	adds	r3, #64	; 0x40
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	2200      	movs	r2, #0
 80083d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	3301      	adds	r3, #1
 80083d6:	613b      	str	r3, [r7, #16]
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2b0e      	cmp	r3, #14
 80083dc:	d9f2      	bls.n	80083c4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d11c      	bne.n	800841e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083f2:	f043 0302 	orr.w	r3, r3, #2
 80083f6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008408:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008414:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	639a      	str	r2, [r3, #56]	; 0x38
 800841c:	e00b      	b.n	8008436 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008422:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800842e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800843c:	461a      	mov	r2, r3
 800843e:	2300      	movs	r3, #0
 8008440:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008448:	4619      	mov	r1, r3
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008450:	461a      	mov	r2, r3
 8008452:	680b      	ldr	r3, [r1, #0]
 8008454:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008458:	2b01      	cmp	r3, #1
 800845a:	d10c      	bne.n	8008476 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800845c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d104      	bne.n	800846c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008462:	2100      	movs	r1, #0
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f965 	bl	8008734 <USB_SetDevSpeed>
 800846a:	e008      	b.n	800847e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800846c:	2101      	movs	r1, #1
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f960 	bl	8008734 <USB_SetDevSpeed>
 8008474:	e003      	b.n	800847e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008476:	2103      	movs	r1, #3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f95b 	bl	8008734 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800847e:	2110      	movs	r1, #16
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 f8f3 	bl	800866c <USB_FlushTxFifo>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d001      	beq.n	8008490 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f91f 	bl	80086d4 <USB_FlushRxFifo>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a6:	461a      	mov	r2, r3
 80084a8:	2300      	movs	r3, #0
 80084aa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b2:	461a      	mov	r2, r3
 80084b4:	2300      	movs	r3, #0
 80084b6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084be:	461a      	mov	r2, r3
 80084c0:	2300      	movs	r3, #0
 80084c2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084c4:	2300      	movs	r3, #0
 80084c6:	613b      	str	r3, [r7, #16]
 80084c8:	e043      	b.n	8008552 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084e0:	d118      	bne.n	8008514 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f4:	461a      	mov	r2, r3
 80084f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	e013      	b.n	8008526 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	4413      	add	r3, r2
 8008506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850a:	461a      	mov	r2, r3
 800850c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008510:	6013      	str	r3, [r2, #0]
 8008512:	e008      	b.n	8008526 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	4413      	add	r3, r2
 800851c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008520:	461a      	mov	r2, r3
 8008522:	2300      	movs	r3, #0
 8008524:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	015a      	lsls	r2, r3, #5
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	4413      	add	r3, r2
 800852e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008532:	461a      	mov	r2, r3
 8008534:	2300      	movs	r3, #0
 8008536:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	015a      	lsls	r2, r3, #5
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	4413      	add	r3, r2
 8008540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008544:	461a      	mov	r2, r3
 8008546:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800854a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	3301      	adds	r3, #1
 8008550:	613b      	str	r3, [r7, #16]
 8008552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008554:	693a      	ldr	r2, [r7, #16]
 8008556:	429a      	cmp	r2, r3
 8008558:	d3b7      	bcc.n	80084ca <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800855a:	2300      	movs	r3, #0
 800855c:	613b      	str	r3, [r7, #16]
 800855e:	e043      	b.n	80085e8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008572:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008576:	d118      	bne.n	80085aa <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10a      	bne.n	8008594 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	015a      	lsls	r2, r3, #5
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	4413      	add	r3, r2
 8008586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800858a:	461a      	mov	r2, r3
 800858c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008590:	6013      	str	r3, [r2, #0]
 8008592:	e013      	b.n	80085bc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	015a      	lsls	r2, r3, #5
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	4413      	add	r3, r2
 800859c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085a0:	461a      	mov	r2, r3
 80085a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80085a6:	6013      	str	r3, [r2, #0]
 80085a8:	e008      	b.n	80085bc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	015a      	lsls	r2, r3, #5
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	4413      	add	r3, r2
 80085b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b6:	461a      	mov	r2, r3
 80085b8:	2300      	movs	r3, #0
 80085ba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c8:	461a      	mov	r2, r3
 80085ca:	2300      	movs	r3, #0
 80085cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	015a      	lsls	r2, r3, #5
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	4413      	add	r3, r2
 80085d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085da:	461a      	mov	r2, r3
 80085dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80085e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	3301      	adds	r3, #1
 80085e6:	613b      	str	r3, [r7, #16]
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d3b7      	bcc.n	8008560 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008602:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008610:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008614:	2b00      	cmp	r3, #0
 8008616:	d105      	bne.n	8008624 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	699b      	ldr	r3, [r3, #24]
 800861c:	f043 0210 	orr.w	r2, r3, #16
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	699a      	ldr	r2, [r3, #24]
 8008628:	4b0f      	ldr	r3, [pc, #60]	; (8008668 <USB_DevInit+0x2c4>)
 800862a:	4313      	orrs	r3, r2
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008632:	2b00      	cmp	r3, #0
 8008634:	d005      	beq.n	8008642 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	699b      	ldr	r3, [r3, #24]
 800863a:	f043 0208 	orr.w	r2, r3, #8
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008642:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008644:	2b01      	cmp	r3, #1
 8008646:	d107      	bne.n	8008658 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	699b      	ldr	r3, [r3, #24]
 800864c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008650:	f043 0304 	orr.w	r3, r3, #4
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008658:	7dfb      	ldrb	r3, [r7, #23]
}
 800865a:	4618      	mov	r0, r3
 800865c:	3718      	adds	r7, #24
 800865e:	46bd      	mov	sp, r7
 8008660:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008664:	b004      	add	sp, #16
 8008666:	4770      	bx	lr
 8008668:	803c3800 	.word	0x803c3800

0800866c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800866c:	b480      	push	{r7}
 800866e:	b085      	sub	sp, #20
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008676:	2300      	movs	r3, #0
 8008678:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	3301      	adds	r3, #1
 800867e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	4a13      	ldr	r2, [pc, #76]	; (80086d0 <USB_FlushTxFifo+0x64>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d901      	bls.n	800868c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e01b      	b.n	80086c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	daf2      	bge.n	800867a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008694:	2300      	movs	r3, #0
 8008696:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	019b      	lsls	r3, r3, #6
 800869c:	f043 0220 	orr.w	r2, r3, #32
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	3301      	adds	r3, #1
 80086a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4a08      	ldr	r2, [pc, #32]	; (80086d0 <USB_FlushTxFifo+0x64>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d901      	bls.n	80086b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80086b2:	2303      	movs	r3, #3
 80086b4:	e006      	b.n	80086c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	f003 0320 	and.w	r3, r3, #32
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d0f0      	beq.n	80086a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr
 80086d0:	00030d40 	.word	0x00030d40

080086d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4a11      	ldr	r2, [pc, #68]	; (8008730 <USB_FlushRxFifo+0x5c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d901      	bls.n	80086f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e018      	b.n	8008724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	daf2      	bge.n	80086e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2210      	movs	r2, #16
 8008702:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3301      	adds	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	4a08      	ldr	r2, [pc, #32]	; (8008730 <USB_FlushRxFifo+0x5c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d901      	bls.n	8008716 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008712:	2303      	movs	r3, #3
 8008714:	e006      	b.n	8008724 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	f003 0310 	and.w	r3, r3, #16
 800871e:	2b10      	cmp	r3, #16
 8008720:	d0f0      	beq.n	8008704 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3714      	adds	r7, #20
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	00030d40 	.word	0x00030d40

08008734 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008734:	b480      	push	{r7}
 8008736:	b085      	sub	sp, #20
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	460b      	mov	r3, r1
 800873e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	78fb      	ldrb	r3, [r7, #3]
 800874e:	68f9      	ldr	r1, [r7, #12]
 8008750:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008754:	4313      	orrs	r3, r2
 8008756:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3714      	adds	r7, #20
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008766:	b480      	push	{r7}
 8008768:	b087      	sub	sp, #28
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	f003 0306 	and.w	r3, r3, #6
 800877e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d102      	bne.n	800878c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008786:	2300      	movs	r3, #0
 8008788:	75fb      	strb	r3, [r7, #23]
 800878a:	e00a      	b.n	80087a2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2b02      	cmp	r3, #2
 8008790:	d002      	beq.n	8008798 <USB_GetDevSpeed+0x32>
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2b06      	cmp	r3, #6
 8008796:	d102      	bne.n	800879e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008798:	2302      	movs	r3, #2
 800879a:	75fb      	strb	r3, [r7, #23]
 800879c:	e001      	b.n	80087a2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800879e:	230f      	movs	r3, #15
 80087a0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80087a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	371c      	adds	r7, #28
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	785b      	ldrb	r3, [r3, #1]
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d13a      	bne.n	8008842 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087d2:	69da      	ldr	r2, [r3, #28]
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	f003 030f 	and.w	r3, r3, #15
 80087dc:	2101      	movs	r1, #1
 80087de:	fa01 f303 	lsl.w	r3, r1, r3
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	68f9      	ldr	r1, [r7, #12]
 80087e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80087ea:	4313      	orrs	r3, r2
 80087ec:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d155      	bne.n	80088b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	015a      	lsls	r2, r3, #5
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	4413      	add	r3, r2
 800880c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	791b      	ldrb	r3, [r3, #4]
 800881e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008820:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	059b      	lsls	r3, r3, #22
 8008826:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008828:	4313      	orrs	r3, r2
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	0151      	lsls	r1, r2, #5
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	440a      	add	r2, r1
 8008832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800883a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800883e:	6013      	str	r3, [r2, #0]
 8008840:	e036      	b.n	80088b0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008848:	69da      	ldr	r2, [r3, #28]
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	f003 030f 	and.w	r3, r3, #15
 8008852:	2101      	movs	r1, #1
 8008854:	fa01 f303 	lsl.w	r3, r1, r3
 8008858:	041b      	lsls	r3, r3, #16
 800885a:	68f9      	ldr	r1, [r7, #12]
 800885c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008860:	4313      	orrs	r3, r2
 8008862:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	015a      	lsls	r2, r3, #5
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	4413      	add	r3, r2
 800886c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d11a      	bne.n	80088b0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	015a      	lsls	r2, r3, #5
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	4413      	add	r3, r2
 8008882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	68db      	ldr	r3, [r3, #12]
 800888c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	791b      	ldrb	r3, [r3, #4]
 8008894:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008896:	430b      	orrs	r3, r1
 8008898:	4313      	orrs	r3, r2
 800889a:	68ba      	ldr	r2, [r7, #8]
 800889c:	0151      	lsls	r1, r2, #5
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	440a      	add	r2, r1
 80088a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088ae:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
	...

080088c0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	785b      	ldrb	r3, [r3, #1]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d161      	bne.n	80089a0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088f2:	d11f      	bne.n	8008934 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	015a      	lsls	r2, r3, #5
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	0151      	lsls	r1, r2, #5
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	440a      	add	r2, r1
 800890a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800890e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008912:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	4413      	add	r3, r2
 800891c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68ba      	ldr	r2, [r7, #8]
 8008924:	0151      	lsls	r1, r2, #5
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	440a      	add	r2, r1
 800892a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800892e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008932:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800893a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	f003 030f 	and.w	r3, r3, #15
 8008944:	2101      	movs	r1, #1
 8008946:	fa01 f303 	lsl.w	r3, r1, r3
 800894a:	b29b      	uxth	r3, r3
 800894c:	43db      	mvns	r3, r3
 800894e:	68f9      	ldr	r1, [r7, #12]
 8008950:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008954:	4013      	ands	r3, r2
 8008956:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800895e:	69da      	ldr	r2, [r3, #28]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	f003 030f 	and.w	r3, r3, #15
 8008968:	2101      	movs	r1, #1
 800896a:	fa01 f303 	lsl.w	r3, r1, r3
 800896e:	b29b      	uxth	r3, r3
 8008970:	43db      	mvns	r3, r3
 8008972:	68f9      	ldr	r1, [r7, #12]
 8008974:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008978:	4013      	ands	r3, r2
 800897a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4413      	add	r3, r2
 8008984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	0159      	lsls	r1, r3, #5
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	440b      	add	r3, r1
 8008992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008996:	4619      	mov	r1, r3
 8008998:	4b35      	ldr	r3, [pc, #212]	; (8008a70 <USB_DeactivateEndpoint+0x1b0>)
 800899a:	4013      	ands	r3, r2
 800899c:	600b      	str	r3, [r1, #0]
 800899e:	e060      	b.n	8008a62 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	015a      	lsls	r2, r3, #5
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4413      	add	r3, r2
 80089a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089b6:	d11f      	bne.n	80089f8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	015a      	lsls	r2, r3, #5
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	4413      	add	r3, r2
 80089c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	0151      	lsls	r1, r2, #5
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	440a      	add	r2, r1
 80089ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089d2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80089d6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	015a      	lsls	r2, r3, #5
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4413      	add	r3, r2
 80089e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	0151      	lsls	r1, r2, #5
 80089ea:	68fa      	ldr	r2, [r7, #12]
 80089ec:	440a      	add	r2, r1
 80089ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80089f6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	f003 030f 	and.w	r3, r3, #15
 8008a08:	2101      	movs	r1, #1
 8008a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a0e:	041b      	lsls	r3, r3, #16
 8008a10:	43db      	mvns	r3, r3
 8008a12:	68f9      	ldr	r1, [r7, #12]
 8008a14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a18:	4013      	ands	r3, r2
 8008a1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a22:	69da      	ldr	r2, [r3, #28]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	f003 030f 	and.w	r3, r3, #15
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a32:	041b      	lsls	r3, r3, #16
 8008a34:	43db      	mvns	r3, r3
 8008a36:	68f9      	ldr	r1, [r7, #12]
 8008a38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	015a      	lsls	r2, r3, #5
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	4413      	add	r3, r2
 8008a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	0159      	lsls	r1, r3, #5
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	440b      	add	r3, r1
 8008a56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <USB_DeactivateEndpoint+0x1b4>)
 8008a5e:	4013      	ands	r3, r2
 8008a60:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008a62:	2300      	movs	r3, #0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3714      	adds	r7, #20
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr
 8008a70:	ec337800 	.word	0xec337800
 8008a74:	eff37800 	.word	0xeff37800

08008a78 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b08a      	sub	sp, #40	; 0x28
 8008a7c:	af02      	add	r7, sp, #8
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	4613      	mov	r3, r2
 8008a84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	785b      	ldrb	r3, [r3, #1]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	f040 815c 	bne.w	8008d52 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	699b      	ldr	r3, [r3, #24]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d132      	bne.n	8008b08 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	015a      	lsls	r2, r3, #5
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	0151      	lsls	r1, r2, #5
 8008ab4:	69fa      	ldr	r2, [r7, #28]
 8008ab6:	440a      	add	r2, r1
 8008ab8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008abc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008ac0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008ac4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ad2:	691b      	ldr	r3, [r3, #16]
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	0151      	lsls	r1, r2, #5
 8008ad8:	69fa      	ldr	r2, [r7, #28]
 8008ada:	440a      	add	r2, r1
 8008adc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ae0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008ae4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	015a      	lsls	r2, r3, #5
 8008aea:	69fb      	ldr	r3, [r7, #28]
 8008aec:	4413      	add	r3, r2
 8008aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008af2:	691b      	ldr	r3, [r3, #16]
 8008af4:	69ba      	ldr	r2, [r7, #24]
 8008af6:	0151      	lsls	r1, r2, #5
 8008af8:	69fa      	ldr	r2, [r7, #28]
 8008afa:	440a      	add	r2, r1
 8008afc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b00:	0cdb      	lsrs	r3, r3, #19
 8008b02:	04db      	lsls	r3, r3, #19
 8008b04:	6113      	str	r3, [r2, #16]
 8008b06:	e074      	b.n	8008bf2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	0151      	lsls	r1, r2, #5
 8008b1a:	69fa      	ldr	r2, [r7, #28]
 8008b1c:	440a      	add	r2, r1
 8008b1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b22:	0cdb      	lsrs	r3, r3, #19
 8008b24:	04db      	lsls	r3, r3, #19
 8008b26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	015a      	lsls	r2, r3, #5
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	4413      	add	r3, r2
 8008b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	0151      	lsls	r1, r2, #5
 8008b3a:	69fa      	ldr	r2, [r7, #28]
 8008b3c:	440a      	add	r2, r1
 8008b3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b42:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b46:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	015a      	lsls	r2, r3, #5
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	4413      	add	r3, r2
 8008b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b58:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	6999      	ldr	r1, [r3, #24]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	440b      	add	r3, r1
 8008b64:	1e59      	subs	r1, r3, #1
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8008b6e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008b70:	4b9d      	ldr	r3, [pc, #628]	; (8008de8 <USB_EPStartXfer+0x370>)
 8008b72:	400b      	ands	r3, r1
 8008b74:	69b9      	ldr	r1, [r7, #24]
 8008b76:	0148      	lsls	r0, r1, #5
 8008b78:	69f9      	ldr	r1, [r7, #28]
 8008b7a:	4401      	add	r1, r0
 8008b7c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008b80:	4313      	orrs	r3, r2
 8008b82:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	015a      	lsls	r2, r3, #5
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b90:	691a      	ldr	r2, [r3, #16]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b9a:	69b9      	ldr	r1, [r7, #24]
 8008b9c:	0148      	lsls	r0, r1, #5
 8008b9e:	69f9      	ldr	r1, [r7, #28]
 8008ba0:	4401      	add	r1, r0
 8008ba2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	791b      	ldrb	r3, [r3, #4]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d11f      	bne.n	8008bf2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	69ba      	ldr	r2, [r7, #24]
 8008bc2:	0151      	lsls	r1, r2, #5
 8008bc4:	69fa      	ldr	r2, [r7, #28]
 8008bc6:	440a      	add	r2, r1
 8008bc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bcc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008bd0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	015a      	lsls	r2, r3, #5
 8008bd6:	69fb      	ldr	r3, [r7, #28]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bde:	691b      	ldr	r3, [r3, #16]
 8008be0:	69ba      	ldr	r2, [r7, #24]
 8008be2:	0151      	lsls	r1, r2, #5
 8008be4:	69fa      	ldr	r2, [r7, #28]
 8008be6:	440a      	add	r2, r1
 8008be8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008bf0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008bf2:	79fb      	ldrb	r3, [r7, #7]
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d14b      	bne.n	8008c90 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	695b      	ldr	r3, [r3, #20]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d009      	beq.n	8008c14 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	015a      	lsls	r2, r3, #5
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	4413      	add	r3, r2
 8008c08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	695b      	ldr	r3, [r3, #20]
 8008c12:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	791b      	ldrb	r3, [r3, #4]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d128      	bne.n	8008c6e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c1c:	69fb      	ldr	r3, [r7, #28]
 8008c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d110      	bne.n	8008c4e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	015a      	lsls	r2, r3, #5
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	4413      	add	r3, r2
 8008c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	69ba      	ldr	r2, [r7, #24]
 8008c3c:	0151      	lsls	r1, r2, #5
 8008c3e:	69fa      	ldr	r2, [r7, #28]
 8008c40:	440a      	add	r2, r1
 8008c42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008c4a:	6013      	str	r3, [r2, #0]
 8008c4c:	e00f      	b.n	8008c6e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	0151      	lsls	r1, r2, #5
 8008c60:	69fa      	ldr	r2, [r7, #28]
 8008c62:	440a      	add	r2, r1
 8008c64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c6c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c6e:	69bb      	ldr	r3, [r7, #24]
 8008c70:	015a      	lsls	r2, r3, #5
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	4413      	add	r3, r2
 8008c76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	69ba      	ldr	r2, [r7, #24]
 8008c7e:	0151      	lsls	r1, r2, #5
 8008c80:	69fa      	ldr	r2, [r7, #28]
 8008c82:	440a      	add	r2, r1
 8008c84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c88:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c8c:	6013      	str	r3, [r2, #0]
 8008c8e:	e133      	b.n	8008ef8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008c90:	69bb      	ldr	r3, [r7, #24]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69ba      	ldr	r2, [r7, #24]
 8008ca0:	0151      	lsls	r1, r2, #5
 8008ca2:	69fa      	ldr	r2, [r7, #28]
 8008ca4:	440a      	add	r2, r1
 8008ca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008caa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008cae:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	791b      	ldrb	r3, [r3, #4]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d015      	beq.n	8008ce4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 811b 	beq.w	8008ef8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	f003 030f 	and.w	r3, r3, #15
 8008cd2:	2101      	movs	r1, #1
 8008cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd8:	69f9      	ldr	r1, [r7, #28]
 8008cda:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	634b      	str	r3, [r1, #52]	; 0x34
 8008ce2:	e109      	b.n	8008ef8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d110      	bne.n	8008d16 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	015a      	lsls	r2, r3, #5
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	0151      	lsls	r1, r2, #5
 8008d06:	69fa      	ldr	r2, [r7, #28]
 8008d08:	440a      	add	r2, r1
 8008d0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	e00f      	b.n	8008d36 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	015a      	lsls	r2, r3, #5
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	69ba      	ldr	r2, [r7, #24]
 8008d26:	0151      	lsls	r1, r2, #5
 8008d28:	69fa      	ldr	r2, [r7, #28]
 8008d2a:	440a      	add	r2, r1
 8008d2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d34:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	6919      	ldr	r1, [r3, #16]
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	781a      	ldrb	r2, [r3, #0]
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	b298      	uxth	r0, r3
 8008d44:	79fb      	ldrb	r3, [r7, #7]
 8008d46:	9300      	str	r3, [sp, #0]
 8008d48:	4603      	mov	r3, r0
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f000 fade 	bl	800930c <USB_WritePacket>
 8008d50:	e0d2      	b.n	8008ef8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	015a      	lsls	r2, r3, #5
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d5e:	691b      	ldr	r3, [r3, #16]
 8008d60:	69ba      	ldr	r2, [r7, #24]
 8008d62:	0151      	lsls	r1, r2, #5
 8008d64:	69fa      	ldr	r2, [r7, #28]
 8008d66:	440a      	add	r2, r1
 8008d68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d6c:	0cdb      	lsrs	r3, r3, #19
 8008d6e:	04db      	lsls	r3, r3, #19
 8008d70:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	69ba      	ldr	r2, [r7, #24]
 8008d82:	0151      	lsls	r1, r2, #5
 8008d84:	69fa      	ldr	r2, [r7, #28]
 8008d86:	440a      	add	r2, r1
 8008d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d8c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008d90:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008d94:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	699b      	ldr	r3, [r3, #24]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d126      	bne.n	8008dec <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008daa:	691a      	ldr	r2, [r3, #16]
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008db4:	69b9      	ldr	r1, [r7, #24]
 8008db6:	0148      	lsls	r0, r1, #5
 8008db8:	69f9      	ldr	r1, [r7, #28]
 8008dba:	4401      	add	r1, r0
 8008dbc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008dc4:	69bb      	ldr	r3, [r7, #24]
 8008dc6:	015a      	lsls	r2, r3, #5
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	4413      	add	r3, r2
 8008dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	69ba      	ldr	r2, [r7, #24]
 8008dd4:	0151      	lsls	r1, r2, #5
 8008dd6:	69fa      	ldr	r2, [r7, #28]
 8008dd8:	440a      	add	r2, r1
 8008dda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dde:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008de2:	6113      	str	r3, [r2, #16]
 8008de4:	e03a      	b.n	8008e5c <USB_EPStartXfer+0x3e4>
 8008de6:	bf00      	nop
 8008de8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	699a      	ldr	r2, [r3, #24]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	68db      	ldr	r3, [r3, #12]
 8008df4:	4413      	add	r3, r2
 8008df6:	1e5a      	subs	r2, r3, #1
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e00:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	8afa      	ldrh	r2, [r7, #22]
 8008e08:	fb03 f202 	mul.w	r2, r3, r2
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	015a      	lsls	r2, r3, #5
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	4413      	add	r3, r2
 8008e18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e1c:	691a      	ldr	r2, [r3, #16]
 8008e1e:	8afb      	ldrh	r3, [r7, #22]
 8008e20:	04d9      	lsls	r1, r3, #19
 8008e22:	4b38      	ldr	r3, [pc, #224]	; (8008f04 <USB_EPStartXfer+0x48c>)
 8008e24:	400b      	ands	r3, r1
 8008e26:	69b9      	ldr	r1, [r7, #24]
 8008e28:	0148      	lsls	r0, r1, #5
 8008e2a:	69f9      	ldr	r1, [r7, #28]
 8008e2c:	4401      	add	r1, r0
 8008e2e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008e32:	4313      	orrs	r3, r2
 8008e34:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	015a      	lsls	r2, r3, #5
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	4413      	add	r3, r2
 8008e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e42:	691a      	ldr	r2, [r3, #16]
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	69db      	ldr	r3, [r3, #28]
 8008e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e4c:	69b9      	ldr	r1, [r7, #24]
 8008e4e:	0148      	lsls	r0, r1, #5
 8008e50:	69f9      	ldr	r1, [r7, #28]
 8008e52:	4401      	add	r1, r0
 8008e54:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008e5c:	79fb      	ldrb	r3, [r7, #7]
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	d10d      	bne.n	8008e7e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d009      	beq.n	8008e7e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	6919      	ldr	r1, [r3, #16]
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	015a      	lsls	r2, r3, #5
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	4413      	add	r3, r2
 8008e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e7a:	460a      	mov	r2, r1
 8008e7c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	791b      	ldrb	r3, [r3, #4]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d128      	bne.n	8008ed8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008e86:	69fb      	ldr	r3, [r7, #28]
 8008e88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d110      	bne.n	8008eb8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	0151      	lsls	r1, r2, #5
 8008ea8:	69fa      	ldr	r2, [r7, #28]
 8008eaa:	440a      	add	r2, r1
 8008eac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008eb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008eb4:	6013      	str	r3, [r2, #0]
 8008eb6:	e00f      	b.n	8008ed8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	015a      	lsls	r2, r3, #5
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	69ba      	ldr	r2, [r7, #24]
 8008ec8:	0151      	lsls	r1, r2, #5
 8008eca:	69fa      	ldr	r2, [r7, #28]
 8008ecc:	440a      	add	r2, r1
 8008ece:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ed6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	69ba      	ldr	r2, [r7, #24]
 8008ee8:	0151      	lsls	r1, r2, #5
 8008eea:	69fa      	ldr	r2, [r7, #28]
 8008eec:	440a      	add	r2, r1
 8008eee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ef2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ef6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ef8:	2300      	movs	r3, #0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3720      	adds	r7, #32
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	1ff80000 	.word	0x1ff80000

08008f08 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b087      	sub	sp, #28
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	4613      	mov	r3, r2
 8008f14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	785b      	ldrb	r3, [r3, #1]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	f040 80ce 	bne.w	80090c6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	699b      	ldr	r3, [r3, #24]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d132      	bne.n	8008f98 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	0151      	lsls	r1, r2, #5
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	440a      	add	r2, r1
 8008f48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f4c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008f50:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008f54:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	015a      	lsls	r2, r3, #5
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	693a      	ldr	r2, [r7, #16]
 8008f66:	0151      	lsls	r1, r2, #5
 8008f68:	697a      	ldr	r2, [r7, #20]
 8008f6a:	440a      	add	r2, r1
 8008f6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f74:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	015a      	lsls	r2, r3, #5
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	0151      	lsls	r1, r2, #5
 8008f88:	697a      	ldr	r2, [r7, #20]
 8008f8a:	440a      	add	r2, r1
 8008f8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f90:	0cdb      	lsrs	r3, r3, #19
 8008f92:	04db      	lsls	r3, r3, #19
 8008f94:	6113      	str	r3, [r2, #16]
 8008f96:	e04e      	b.n	8009036 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	0151      	lsls	r1, r2, #5
 8008faa:	697a      	ldr	r2, [r7, #20]
 8008fac:	440a      	add	r2, r1
 8008fae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fb2:	0cdb      	lsrs	r3, r3, #19
 8008fb4:	04db      	lsls	r3, r3, #19
 8008fb6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	015a      	lsls	r2, r3, #5
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	693a      	ldr	r2, [r7, #16]
 8008fc8:	0151      	lsls	r1, r2, #5
 8008fca:	697a      	ldr	r2, [r7, #20]
 8008fcc:	440a      	add	r2, r1
 8008fce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fd2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008fd6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008fda:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	699a      	ldr	r2, [r3, #24]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d903      	bls.n	8008ff0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	68da      	ldr	r2, [r3, #12]
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ffc:	691b      	ldr	r3, [r3, #16]
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	0151      	lsls	r1, r2, #5
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	440a      	add	r2, r1
 8009006:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800900a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800900e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	015a      	lsls	r2, r3, #5
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	4413      	add	r3, r2
 8009018:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800901c:	691a      	ldr	r2, [r3, #16]
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	699b      	ldr	r3, [r3, #24]
 8009022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009026:	6939      	ldr	r1, [r7, #16]
 8009028:	0148      	lsls	r0, r1, #5
 800902a:	6979      	ldr	r1, [r7, #20]
 800902c:	4401      	add	r1, r0
 800902e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009032:	4313      	orrs	r3, r2
 8009034:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009036:	79fb      	ldrb	r3, [r7, #7]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d11e      	bne.n	800907a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d009      	beq.n	8009058 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	015a      	lsls	r2, r3, #5
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	4413      	add	r3, r2
 800904c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009050:	461a      	mov	r2, r3
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	015a      	lsls	r2, r3, #5
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	4413      	add	r3, r2
 8009060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	0151      	lsls	r1, r2, #5
 800906a:	697a      	ldr	r2, [r7, #20]
 800906c:	440a      	add	r2, r1
 800906e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009072:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009076:	6013      	str	r3, [r2, #0]
 8009078:	e097      	b.n	80091aa <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	015a      	lsls	r2, r3, #5
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	4413      	add	r3, r2
 8009082:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	693a      	ldr	r2, [r7, #16]
 800908a:	0151      	lsls	r1, r2, #5
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	440a      	add	r2, r1
 8009090:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009094:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009098:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	699b      	ldr	r3, [r3, #24]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 8083 	beq.w	80091aa <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	f003 030f 	and.w	r3, r3, #15
 80090b4:	2101      	movs	r1, #1
 80090b6:	fa01 f303 	lsl.w	r3, r1, r3
 80090ba:	6979      	ldr	r1, [r7, #20]
 80090bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090c0:	4313      	orrs	r3, r2
 80090c2:	634b      	str	r3, [r1, #52]	; 0x34
 80090c4:	e071      	b.n	80091aa <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	0151      	lsls	r1, r2, #5
 80090d8:	697a      	ldr	r2, [r7, #20]
 80090da:	440a      	add	r2, r1
 80090dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090e0:	0cdb      	lsrs	r3, r3, #19
 80090e2:	04db      	lsls	r3, r3, #19
 80090e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	015a      	lsls	r2, r3, #5
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	4413      	add	r3, r2
 80090ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	693a      	ldr	r2, [r7, #16]
 80090f6:	0151      	lsls	r1, r2, #5
 80090f8:	697a      	ldr	r2, [r7, #20]
 80090fa:	440a      	add	r2, r1
 80090fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009100:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009104:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009108:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	699b      	ldr	r3, [r3, #24]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	68da      	ldr	r2, [r3, #12]
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	68da      	ldr	r2, [r3, #12]
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	015a      	lsls	r2, r3, #5
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	4413      	add	r3, r2
 800912a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800912e:	691b      	ldr	r3, [r3, #16]
 8009130:	693a      	ldr	r2, [r7, #16]
 8009132:	0151      	lsls	r1, r2, #5
 8009134:	697a      	ldr	r2, [r7, #20]
 8009136:	440a      	add	r2, r1
 8009138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800913c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009140:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	015a      	lsls	r2, r3, #5
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	4413      	add	r3, r2
 800914a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800914e:	691a      	ldr	r2, [r3, #16]
 8009150:	68bb      	ldr	r3, [r7, #8]
 8009152:	69db      	ldr	r3, [r3, #28]
 8009154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009158:	6939      	ldr	r1, [r7, #16]
 800915a:	0148      	lsls	r0, r1, #5
 800915c:	6979      	ldr	r1, [r7, #20]
 800915e:	4401      	add	r1, r0
 8009160:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009164:	4313      	orrs	r3, r2
 8009166:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009168:	79fb      	ldrb	r3, [r7, #7]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d10d      	bne.n	800918a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d009      	beq.n	800918a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	6919      	ldr	r1, [r3, #16]
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	015a      	lsls	r2, r3, #5
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	4413      	add	r3, r2
 8009182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009186:	460a      	mov	r2, r1
 8009188:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	4413      	add	r3, r2
 8009192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	0151      	lsls	r1, r2, #5
 800919c:	697a      	ldr	r2, [r7, #20]
 800919e:	440a      	add	r2, r1
 80091a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80091a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	371c      	adds	r7, #28
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80091c2:	2300      	movs	r3, #0
 80091c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	785b      	ldrb	r3, [r3, #1]
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d14a      	bne.n	800926c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	781b      	ldrb	r3, [r3, #0]
 80091da:	015a      	lsls	r2, r3, #5
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	4413      	add	r3, r2
 80091e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091ee:	f040 8086 	bne.w	80092fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	015a      	lsls	r2, r3, #5
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	4413      	add	r3, r2
 80091fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	7812      	ldrb	r2, [r2, #0]
 8009206:	0151      	lsls	r1, r2, #5
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	440a      	add	r2, r1
 800920c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009210:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009214:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	015a      	lsls	r2, r3, #5
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	4413      	add	r3, r2
 8009220:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	7812      	ldrb	r2, [r2, #0]
 800922a:	0151      	lsls	r1, r2, #5
 800922c:	693a      	ldr	r2, [r7, #16]
 800922e:	440a      	add	r2, r1
 8009230:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009238:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	3301      	adds	r3, #1
 800923e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f242 7210 	movw	r2, #10000	; 0x2710
 8009246:	4293      	cmp	r3, r2
 8009248:	d902      	bls.n	8009250 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	75fb      	strb	r3, [r7, #23]
          break;
 800924e:	e056      	b.n	80092fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	015a      	lsls	r2, r3, #5
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	4413      	add	r3, r2
 800925a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009264:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009268:	d0e7      	beq.n	800923a <USB_EPStopXfer+0x82>
 800926a:	e048      	b.n	80092fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	015a      	lsls	r2, r3, #5
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	4413      	add	r3, r2
 8009276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009280:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009284:	d13b      	bne.n	80092fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	015a      	lsls	r2, r3, #5
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	4413      	add	r3, r2
 8009290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	683a      	ldr	r2, [r7, #0]
 8009298:	7812      	ldrb	r2, [r2, #0]
 800929a:	0151      	lsls	r1, r2, #5
 800929c:	693a      	ldr	r2, [r7, #16]
 800929e:	440a      	add	r2, r1
 80092a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80092a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	015a      	lsls	r2, r3, #5
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	4413      	add	r3, r2
 80092b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	7812      	ldrb	r2, [r2, #0]
 80092be:	0151      	lsls	r1, r2, #5
 80092c0:	693a      	ldr	r2, [r7, #16]
 80092c2:	440a      	add	r2, r1
 80092c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	3301      	adds	r3, #1
 80092d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80092da:	4293      	cmp	r3, r2
 80092dc:	d902      	bls.n	80092e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80092de:	2301      	movs	r3, #1
 80092e0:	75fb      	strb	r3, [r7, #23]
          break;
 80092e2:	e00c      	b.n	80092fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	015a      	lsls	r2, r3, #5
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	4413      	add	r3, r2
 80092ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092fc:	d0e7      	beq.n	80092ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80092fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009300:	4618      	mov	r0, r3
 8009302:	371c      	adds	r7, #28
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800930c:	b480      	push	{r7}
 800930e:	b089      	sub	sp, #36	; 0x24
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	4611      	mov	r1, r2
 8009318:	461a      	mov	r2, r3
 800931a:	460b      	mov	r3, r1
 800931c:	71fb      	strb	r3, [r7, #7]
 800931e:	4613      	mov	r3, r2
 8009320:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800932a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800932e:	2b00      	cmp	r3, #0
 8009330:	d123      	bne.n	800937a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009332:	88bb      	ldrh	r3, [r7, #4]
 8009334:	3303      	adds	r3, #3
 8009336:	089b      	lsrs	r3, r3, #2
 8009338:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800933a:	2300      	movs	r3, #0
 800933c:	61bb      	str	r3, [r7, #24]
 800933e:	e018      	b.n	8009372 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009340:	79fb      	ldrb	r3, [r7, #7]
 8009342:	031a      	lsls	r2, r3, #12
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	4413      	add	r3, r2
 8009348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800934c:	461a      	mov	r2, r3
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	3301      	adds	r3, #1
 8009358:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	3301      	adds	r3, #1
 800935e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	3301      	adds	r3, #1
 8009364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009366:	69fb      	ldr	r3, [r7, #28]
 8009368:	3301      	adds	r3, #1
 800936a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800936c:	69bb      	ldr	r3, [r7, #24]
 800936e:	3301      	adds	r3, #1
 8009370:	61bb      	str	r3, [r7, #24]
 8009372:	69ba      	ldr	r2, [r7, #24]
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	429a      	cmp	r2, r3
 8009378:	d3e2      	bcc.n	8009340 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800937a:	2300      	movs	r3, #0
}
 800937c:	4618      	mov	r0, r3
 800937e:	3724      	adds	r7, #36	; 0x24
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009388:	b480      	push	{r7}
 800938a:	b08b      	sub	sp, #44	; 0x2c
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	4613      	mov	r3, r2
 8009394:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800939e:	88fb      	ldrh	r3, [r7, #6]
 80093a0:	089b      	lsrs	r3, r3, #2
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80093a6:	88fb      	ldrh	r3, [r7, #6]
 80093a8:	f003 0303 	and.w	r3, r3, #3
 80093ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80093ae:	2300      	movs	r3, #0
 80093b0:	623b      	str	r3, [r7, #32]
 80093b2:	e014      	b.n	80093de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093be:	601a      	str	r2, [r3, #0]
    pDest++;
 80093c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c2:	3301      	adds	r3, #1
 80093c4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80093c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c8:	3301      	adds	r3, #1
 80093ca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80093cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ce:	3301      	adds	r3, #1
 80093d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80093d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d4:	3301      	adds	r3, #1
 80093d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80093d8:	6a3b      	ldr	r3, [r7, #32]
 80093da:	3301      	adds	r3, #1
 80093dc:	623b      	str	r3, [r7, #32]
 80093de:	6a3a      	ldr	r2, [r7, #32]
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d3e6      	bcc.n	80093b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80093e6:	8bfb      	ldrh	r3, [r7, #30]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d01e      	beq.n	800942a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80093ec:	2300      	movs	r3, #0
 80093ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093f6:	461a      	mov	r2, r3
 80093f8:	f107 0310 	add.w	r3, r7, #16
 80093fc:	6812      	ldr	r2, [r2, #0]
 80093fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009400:	693a      	ldr	r2, [r7, #16]
 8009402:	6a3b      	ldr	r3, [r7, #32]
 8009404:	b2db      	uxtb	r3, r3
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	fa22 f303 	lsr.w	r3, r2, r3
 800940c:	b2da      	uxtb	r2, r3
 800940e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009410:	701a      	strb	r2, [r3, #0]
      i++;
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	3301      	adds	r3, #1
 8009416:	623b      	str	r3, [r7, #32]
      pDest++;
 8009418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800941a:	3301      	adds	r3, #1
 800941c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800941e:	8bfb      	ldrh	r3, [r7, #30]
 8009420:	3b01      	subs	r3, #1
 8009422:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009424:	8bfb      	ldrh	r3, [r7, #30]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1ea      	bne.n	8009400 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800942a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800942c:	4618      	mov	r0, r3
 800942e:	372c      	adds	r7, #44	; 0x2c
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	785b      	ldrb	r3, [r3, #1]
 8009450:	2b01      	cmp	r3, #1
 8009452:	d12c      	bne.n	80094ae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	015a      	lsls	r2, r3, #5
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	4413      	add	r3, r2
 800945c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	db12      	blt.n	800948c <USB_EPSetStall+0x54>
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00f      	beq.n	800948c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	015a      	lsls	r2, r3, #5
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	0151      	lsls	r1, r2, #5
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	440a      	add	r2, r1
 8009482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009486:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800948a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	0151      	lsls	r1, r2, #5
 800949e:	68fa      	ldr	r2, [r7, #12]
 80094a0:	440a      	add	r2, r1
 80094a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80094aa:	6013      	str	r3, [r2, #0]
 80094ac:	e02b      	b.n	8009506 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	db12      	blt.n	80094e6 <USB_EPSetStall+0xae>
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00f      	beq.n	80094e6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	0151      	lsls	r1, r2, #5
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	440a      	add	r2, r1
 80094dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094e0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80094e4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	68ba      	ldr	r2, [r7, #8]
 80094f6:	0151      	lsls	r1, r2, #5
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	440a      	add	r2, r1
 80094fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009500:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009504:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	3714      	adds	r7, #20
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	785b      	ldrb	r3, [r3, #1]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d128      	bne.n	8009582 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	015a      	lsls	r2, r3, #5
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	4413      	add	r3, r2
 8009538:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	68ba      	ldr	r2, [r7, #8]
 8009540:	0151      	lsls	r1, r2, #5
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	440a      	add	r2, r1
 8009546:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800954a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800954e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	791b      	ldrb	r3, [r3, #4]
 8009554:	2b03      	cmp	r3, #3
 8009556:	d003      	beq.n	8009560 <USB_EPClearStall+0x4c>
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	791b      	ldrb	r3, [r3, #4]
 800955c:	2b02      	cmp	r3, #2
 800955e:	d138      	bne.n	80095d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	015a      	lsls	r2, r3, #5
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	4413      	add	r3, r2
 8009568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	0151      	lsls	r1, r2, #5
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	440a      	add	r2, r1
 8009576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800957a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800957e:	6013      	str	r3, [r2, #0]
 8009580:	e027      	b.n	80095d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	015a      	lsls	r2, r3, #5
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	4413      	add	r3, r2
 800958a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68ba      	ldr	r2, [r7, #8]
 8009592:	0151      	lsls	r1, r2, #5
 8009594:	68fa      	ldr	r2, [r7, #12]
 8009596:	440a      	add	r2, r1
 8009598:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800959c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80095a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	791b      	ldrb	r3, [r3, #4]
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d003      	beq.n	80095b2 <USB_EPClearStall+0x9e>
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	791b      	ldrb	r3, [r3, #4]
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	d10f      	bne.n	80095d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	015a      	lsls	r2, r3, #5
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	4413      	add	r3, r2
 80095ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	0151      	lsls	r1, r2, #5
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	440a      	add	r2, r1
 80095c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	460b      	mov	r3, r1
 80095ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80095fe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009602:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	78fb      	ldrb	r3, [r7, #3]
 800960e:	011b      	lsls	r3, r3, #4
 8009610:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009614:	68f9      	ldr	r1, [r7, #12]
 8009616:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800961a:	4313      	orrs	r3, r2
 800961c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800961e:	2300      	movs	r3, #0
}
 8009620:	4618      	mov	r0, r3
 8009622:	3714      	adds	r7, #20
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr

0800962c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68fa      	ldr	r2, [r7, #12]
 8009642:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009646:	f023 0303 	bic.w	r3, r3, #3
 800964a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800965a:	f023 0302 	bic.w	r3, r3, #2
 800965e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3714      	adds	r7, #20
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr

0800966e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800966e:	b480      	push	{r7}
 8009670:	b085      	sub	sp, #20
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009688:	f023 0303 	bic.w	r3, r3, #3
 800968c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800969c:	f043 0302 	orr.w	r3, r3, #2
 80096a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3714      	adds	r7, #20
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	695b      	ldr	r3, [r3, #20]
 80096bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	699b      	ldr	r3, [r3, #24]
 80096c2:	68fa      	ldr	r2, [r7, #12]
 80096c4:	4013      	ands	r3, r2
 80096c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80096c8:	68fb      	ldr	r3, [r7, #12]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3714      	adds	r7, #20
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr

080096d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80096d6:	b480      	push	{r7}
 80096d8:	b085      	sub	sp, #20
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096e8:	699b      	ldr	r3, [r3, #24]
 80096ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096f2:	69db      	ldr	r3, [r3, #28]
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	4013      	ands	r3, r2
 80096f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	0c1b      	lsrs	r3, r3, #16
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800970a:	b480      	push	{r7}
 800970c:	b085      	sub	sp, #20
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009726:	69db      	ldr	r3, [r3, #28]
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	4013      	ands	r3, r2
 800972c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	b29b      	uxth	r3, r3
}
 8009732:	4618      	mov	r0, r3
 8009734:	3714      	adds	r7, #20
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr

0800973e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800973e:	b480      	push	{r7}
 8009740:	b085      	sub	sp, #20
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
 8009746:	460b      	mov	r3, r1
 8009748:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800974e:	78fb      	ldrb	r3, [r7, #3]
 8009750:	015a      	lsls	r2, r3, #5
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	4413      	add	r3, r2
 8009756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009764:	695b      	ldr	r3, [r3, #20]
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	4013      	ands	r3, r2
 800976a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800976c:	68bb      	ldr	r3, [r7, #8]
}
 800976e:	4618      	mov	r0, r3
 8009770:	3714      	adds	r7, #20
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800977a:	b480      	push	{r7}
 800977c:	b087      	sub	sp, #28
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
 8009782:	460b      	mov	r3, r1
 8009784:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800979a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800979c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800979e:	78fb      	ldrb	r3, [r7, #3]
 80097a0:	f003 030f 	and.w	r3, r3, #15
 80097a4:	68fa      	ldr	r2, [r7, #12]
 80097a6:	fa22 f303 	lsr.w	r3, r2, r3
 80097aa:	01db      	lsls	r3, r3, #7
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	693a      	ldr	r2, [r7, #16]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80097b4:	78fb      	ldrb	r3, [r7, #3]
 80097b6:	015a      	lsls	r2, r3, #5
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	4413      	add	r3, r2
 80097bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	693a      	ldr	r2, [r7, #16]
 80097c4:	4013      	ands	r3, r2
 80097c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80097c8:	68bb      	ldr	r3, [r7, #8]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	371c      	adds	r7, #28
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr

080097d6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b083      	sub	sp, #12
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	f003 0301 	and.w	r3, r3, #1
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80097f2:	b480      	push	{r7}
 80097f4:	b085      	sub	sp, #20
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800980c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009810:	f023 0307 	bic.w	r3, r3, #7
 8009814:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009828:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009838:	b480      	push	{r7}
 800983a:	b087      	sub	sp, #28
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	460b      	mov	r3, r1
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	333c      	adds	r3, #60	; 0x3c
 800984e:	3304      	adds	r3, #4
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	4a26      	ldr	r2, [pc, #152]	; (80098f0 <USB_EP0_OutStart+0xb8>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d90a      	bls.n	8009872 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009868:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800986c:	d101      	bne.n	8009872 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800986e:	2300      	movs	r3, #0
 8009870:	e037      	b.n	80098e2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009878:	461a      	mov	r2, r3
 800987a:	2300      	movs	r3, #0
 800987c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	697a      	ldr	r2, [r7, #20]
 8009888:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800988c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009890:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009898:	691b      	ldr	r3, [r3, #16]
 800989a:	697a      	ldr	r2, [r7, #20]
 800989c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098a0:	f043 0318 	orr.w	r3, r3, #24
 80098a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	697a      	ldr	r2, [r7, #20]
 80098b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098b4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80098b8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80098ba:	7afb      	ldrb	r3, [r7, #11]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d10f      	bne.n	80098e0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c6:	461a      	mov	r2, r3
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	697a      	ldr	r2, [r7, #20]
 80098d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098da:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80098de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	371c      	adds	r7, #28
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	4f54300a 	.word	0x4f54300a

080098f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b085      	sub	sp, #20
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098fc:	2300      	movs	r3, #0
 80098fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	3301      	adds	r3, #1
 8009904:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	4a13      	ldr	r2, [pc, #76]	; (8009958 <USB_CoreReset+0x64>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d901      	bls.n	8009912 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e01b      	b.n	800994a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	2b00      	cmp	r3, #0
 8009918:	daf2      	bge.n	8009900 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800991a:	2300      	movs	r3, #0
 800991c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	f043 0201 	orr.w	r2, r3, #1
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	3301      	adds	r3, #1
 800992e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	4a09      	ldr	r2, [pc, #36]	; (8009958 <USB_CoreReset+0x64>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d901      	bls.n	800993c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e006      	b.n	800994a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	f003 0301 	and.w	r3, r3, #1
 8009944:	2b01      	cmp	r3, #1
 8009946:	d0f0      	beq.n	800992a <USB_CoreReset+0x36>

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3714      	adds	r7, #20
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	00030d40 	.word	0x00030d40

0800995c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800995c:	b480      	push	{r7}
 800995e:	b085      	sub	sp, #20
 8009960:	af00      	add	r7, sp, #0
 8009962:	4603      	mov	r3, r0
 8009964:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009966:	2300      	movs	r3, #0
 8009968:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800996a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800996e:	2b84      	cmp	r3, #132	; 0x84
 8009970:	d005      	beq.n	800997e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009972:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	4413      	add	r3, r2
 800997a:	3303      	adds	r3, #3
 800997c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800997e:	68fb      	ldr	r3, [r7, #12]
}
 8009980:	4618      	mov	r0, r3
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009990:	f000 feda 	bl	800a748 <vTaskStartScheduler>
  
  return osOK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	bd80      	pop	{r7, pc}

0800999a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800999a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800999c:	b089      	sub	sp, #36	; 0x24
 800999e:	af04      	add	r7, sp, #16
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d020      	beq.n	80099ee <osThreadCreate+0x54>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	699b      	ldr	r3, [r3, #24]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d01c      	beq.n	80099ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	685c      	ldr	r4, [r3, #4]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681d      	ldr	r5, [r3, #0]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	691e      	ldr	r6, [r3, #16]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7ff ffc8 	bl	800995c <makeFreeRtosPriority>
 80099cc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80099d6:	9202      	str	r2, [sp, #8]
 80099d8:	9301      	str	r3, [sp, #4]
 80099da:	9100      	str	r1, [sp, #0]
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	4632      	mov	r2, r6
 80099e0:	4629      	mov	r1, r5
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 fce8 	bl	800a3b8 <xTaskCreateStatic>
 80099e8:	4603      	mov	r3, r0
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	e01c      	b.n	8009a28 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	685c      	ldr	r4, [r3, #4]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80099fa:	b29e      	uxth	r6, r3
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009a02:	4618      	mov	r0, r3
 8009a04:	f7ff ffaa 	bl	800995c <makeFreeRtosPriority>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	f107 030c 	add.w	r3, r7, #12
 8009a0e:	9301      	str	r3, [sp, #4]
 8009a10:	9200      	str	r2, [sp, #0]
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	4632      	mov	r2, r6
 8009a16:	4629      	mov	r1, r5
 8009a18:	4620      	mov	r0, r4
 8009a1a:	f000 fd2a 	bl	800a472 <xTaskCreate>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d001      	beq.n	8009a28 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009a24:	2300      	movs	r3, #0
 8009a26:	e000      	b.n	8009a2a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009a28:	68fb      	ldr	r3, [r7, #12]
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3714      	adds	r7, #20
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009a32 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b084      	sub	sp, #16
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d001      	beq.n	8009a48 <osDelay+0x16>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	e000      	b.n	8009a4a <osDelay+0x18>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f000 fe48 	bl	800a6e0 <vTaskDelay>
  
  return osOK;
 8009a50:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3710      	adds	r7, #16
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
	...

08009a5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b08a      	sub	sp, #40	; 0x28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009a64:	2300      	movs	r3, #0
 8009a66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009a68:	f000 fece 	bl	800a808 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009a6c:	4b5b      	ldr	r3, [pc, #364]	; (8009bdc <pvPortMalloc+0x180>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009a74:	f000 f920 	bl	8009cb8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009a78:	4b59      	ldr	r3, [pc, #356]	; (8009be0 <pvPortMalloc+0x184>)
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	4013      	ands	r3, r2
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	f040 8093 	bne.w	8009bac <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d01d      	beq.n	8009ac8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009a8c:	2208      	movs	r2, #8
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4413      	add	r3, r2
 8009a92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f003 0307 	and.w	r3, r3, #7
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d014      	beq.n	8009ac8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f023 0307 	bic.w	r3, r3, #7
 8009aa4:	3308      	adds	r3, #8
 8009aa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f003 0307 	and.w	r3, r3, #7
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00a      	beq.n	8009ac8 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab6:	f383 8811 	msr	BASEPRI, r3
 8009aba:	f3bf 8f6f 	isb	sy
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009ac4:	bf00      	nop
 8009ac6:	e7fe      	b.n	8009ac6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d06e      	beq.n	8009bac <pvPortMalloc+0x150>
 8009ace:	4b45      	ldr	r3, [pc, #276]	; (8009be4 <pvPortMalloc+0x188>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	687a      	ldr	r2, [r7, #4]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d869      	bhi.n	8009bac <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ad8:	4b43      	ldr	r3, [pc, #268]	; (8009be8 <pvPortMalloc+0x18c>)
 8009ada:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009adc:	4b42      	ldr	r3, [pc, #264]	; (8009be8 <pvPortMalloc+0x18c>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ae2:	e004      	b.n	8009aee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d903      	bls.n	8009b00 <pvPortMalloc+0xa4>
 8009af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f1      	bne.n	8009ae4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b00:	4b36      	ldr	r3, [pc, #216]	; (8009bdc <pvPortMalloc+0x180>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d050      	beq.n	8009bac <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b0a:	6a3b      	ldr	r3, [r7, #32]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	2208      	movs	r2, #8
 8009b10:	4413      	add	r3, r2
 8009b12:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	6a3b      	ldr	r3, [r7, #32]
 8009b1a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1e:	685a      	ldr	r2, [r3, #4]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	1ad2      	subs	r2, r2, r3
 8009b24:	2308      	movs	r3, #8
 8009b26:	005b      	lsls	r3, r3, #1
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d91f      	bls.n	8009b6c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	4413      	add	r3, r2
 8009b32:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	f003 0307 	and.w	r3, r3, #7
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00a      	beq.n	8009b54 <pvPortMalloc+0xf8>
	__asm volatile
 8009b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	613b      	str	r3, [r7, #16]
}
 8009b50:	bf00      	nop
 8009b52:	e7fe      	b.n	8009b52 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b56:	685a      	ldr	r2, [r3, #4]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	1ad2      	subs	r2, r2, r3
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009b66:	69b8      	ldr	r0, [r7, #24]
 8009b68:	f000 f908 	bl	8009d7c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009b6c:	4b1d      	ldr	r3, [pc, #116]	; (8009be4 <pvPortMalloc+0x188>)
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	4a1b      	ldr	r2, [pc, #108]	; (8009be4 <pvPortMalloc+0x188>)
 8009b78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009b7a:	4b1a      	ldr	r3, [pc, #104]	; (8009be4 <pvPortMalloc+0x188>)
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	4b1b      	ldr	r3, [pc, #108]	; (8009bec <pvPortMalloc+0x190>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d203      	bcs.n	8009b8e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009b86:	4b17      	ldr	r3, [pc, #92]	; (8009be4 <pvPortMalloc+0x188>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a18      	ldr	r2, [pc, #96]	; (8009bec <pvPortMalloc+0x190>)
 8009b8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b90:	685a      	ldr	r2, [r3, #4]
 8009b92:	4b13      	ldr	r3, [pc, #76]	; (8009be0 <pvPortMalloc+0x184>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	431a      	orrs	r2, r3
 8009b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009ba2:	4b13      	ldr	r3, [pc, #76]	; (8009bf0 <pvPortMalloc+0x194>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	4a11      	ldr	r2, [pc, #68]	; (8009bf0 <pvPortMalloc+0x194>)
 8009baa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009bac:	f000 fe3a 	bl	800a824 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	f003 0307 	and.w	r3, r3, #7
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00a      	beq.n	8009bd0 <pvPortMalloc+0x174>
	__asm volatile
 8009bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bbe:	f383 8811 	msr	BASEPRI, r3
 8009bc2:	f3bf 8f6f 	isb	sy
 8009bc6:	f3bf 8f4f 	dsb	sy
 8009bca:	60fb      	str	r3, [r7, #12]
}
 8009bcc:	bf00      	nop
 8009bce:	e7fe      	b.n	8009bce <pvPortMalloc+0x172>
	return pvReturn;
 8009bd0:	69fb      	ldr	r3, [r7, #28]
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3728      	adds	r7, #40	; 0x28
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	20004574 	.word	0x20004574
 8009be0:	20004588 	.word	0x20004588
 8009be4:	20004578 	.word	0x20004578
 8009be8:	2000456c 	.word	0x2000456c
 8009bec:	2000457c 	.word	0x2000457c
 8009bf0:	20004580 	.word	0x20004580

08009bf4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b086      	sub	sp, #24
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d04d      	beq.n	8009ca2 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009c06:	2308      	movs	r3, #8
 8009c08:	425b      	negs	r3, r3
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	4413      	add	r3, r2
 8009c0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	685a      	ldr	r2, [r3, #4]
 8009c18:	4b24      	ldr	r3, [pc, #144]	; (8009cac <vPortFree+0xb8>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d10a      	bne.n	8009c38 <vPortFree+0x44>
	__asm volatile
 8009c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c26:	f383 8811 	msr	BASEPRI, r3
 8009c2a:	f3bf 8f6f 	isb	sy
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	60fb      	str	r3, [r7, #12]
}
 8009c34:	bf00      	nop
 8009c36:	e7fe      	b.n	8009c36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00a      	beq.n	8009c56 <vPortFree+0x62>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	60bb      	str	r3, [r7, #8]
}
 8009c52:	bf00      	nop
 8009c54:	e7fe      	b.n	8009c54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	685a      	ldr	r2, [r3, #4]
 8009c5a:	4b14      	ldr	r3, [pc, #80]	; (8009cac <vPortFree+0xb8>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4013      	ands	r3, r2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d01e      	beq.n	8009ca2 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d11a      	bne.n	8009ca2 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	685a      	ldr	r2, [r3, #4]
 8009c70:	4b0e      	ldr	r3, [pc, #56]	; (8009cac <vPortFree+0xb8>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	43db      	mvns	r3, r3
 8009c76:	401a      	ands	r2, r3
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009c7c:	f000 fdc4 	bl	800a808 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	685a      	ldr	r2, [r3, #4]
 8009c84:	4b0a      	ldr	r3, [pc, #40]	; (8009cb0 <vPortFree+0xbc>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4413      	add	r3, r2
 8009c8a:	4a09      	ldr	r2, [pc, #36]	; (8009cb0 <vPortFree+0xbc>)
 8009c8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009c8e:	6938      	ldr	r0, [r7, #16]
 8009c90:	f000 f874 	bl	8009d7c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009c94:	4b07      	ldr	r3, [pc, #28]	; (8009cb4 <vPortFree+0xc0>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	4a06      	ldr	r2, [pc, #24]	; (8009cb4 <vPortFree+0xc0>)
 8009c9c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009c9e:	f000 fdc1 	bl	800a824 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009ca2:	bf00      	nop
 8009ca4:	3718      	adds	r7, #24
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
 8009caa:	bf00      	nop
 8009cac:	20004588 	.word	0x20004588
 8009cb0:	20004578 	.word	0x20004578
 8009cb4:	20004584 	.word	0x20004584

08009cb8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009cbe:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009cc2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009cc4:	4b27      	ldr	r3, [pc, #156]	; (8009d64 <prvHeapInit+0xac>)
 8009cc6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f003 0307 	and.w	r3, r3, #7
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d00c      	beq.n	8009cec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	3307      	adds	r3, #7
 8009cd6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f023 0307 	bic.w	r3, r3, #7
 8009cde:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009ce0:	68ba      	ldr	r2, [r7, #8]
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	1ad3      	subs	r3, r2, r3
 8009ce6:	4a1f      	ldr	r2, [pc, #124]	; (8009d64 <prvHeapInit+0xac>)
 8009ce8:	4413      	add	r3, r2
 8009cea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009cf0:	4a1d      	ldr	r2, [pc, #116]	; (8009d68 <prvHeapInit+0xb0>)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009cf6:	4b1c      	ldr	r3, [pc, #112]	; (8009d68 <prvHeapInit+0xb0>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	4413      	add	r3, r2
 8009d02:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009d04:	2208      	movs	r2, #8
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	1a9b      	subs	r3, r3, r2
 8009d0a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f023 0307 	bic.w	r3, r3, #7
 8009d12:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	4a15      	ldr	r2, [pc, #84]	; (8009d6c <prvHeapInit+0xb4>)
 8009d18:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009d1a:	4b14      	ldr	r3, [pc, #80]	; (8009d6c <prvHeapInit+0xb4>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009d22:	4b12      	ldr	r3, [pc, #72]	; (8009d6c <prvHeapInit+0xb4>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2200      	movs	r2, #0
 8009d28:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	68fa      	ldr	r2, [r7, #12]
 8009d32:	1ad2      	subs	r2, r2, r3
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009d38:	4b0c      	ldr	r3, [pc, #48]	; (8009d6c <prvHeapInit+0xb4>)
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	4a0a      	ldr	r2, [pc, #40]	; (8009d70 <prvHeapInit+0xb8>)
 8009d46:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	4a09      	ldr	r2, [pc, #36]	; (8009d74 <prvHeapInit+0xbc>)
 8009d4e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009d50:	4b09      	ldr	r3, [pc, #36]	; (8009d78 <prvHeapInit+0xc0>)
 8009d52:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009d56:	601a      	str	r2, [r3, #0]
}
 8009d58:	bf00      	nop
 8009d5a:	3714      	adds	r7, #20
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr
 8009d64:	2000096c 	.word	0x2000096c
 8009d68:	2000456c 	.word	0x2000456c
 8009d6c:	20004574 	.word	0x20004574
 8009d70:	2000457c 	.word	0x2000457c
 8009d74:	20004578 	.word	0x20004578
 8009d78:	20004588 	.word	0x20004588

08009d7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b085      	sub	sp, #20
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009d84:	4b28      	ldr	r3, [pc, #160]	; (8009e28 <prvInsertBlockIntoFreeList+0xac>)
 8009d86:	60fb      	str	r3, [r7, #12]
 8009d88:	e002      	b.n	8009d90 <prvInsertBlockIntoFreeList+0x14>
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	60fb      	str	r3, [r7, #12]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d8f7      	bhi.n	8009d8a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	68ba      	ldr	r2, [r7, #8]
 8009da4:	4413      	add	r3, r2
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d108      	bne.n	8009dbe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	685a      	ldr	r2, [r3, #4]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	441a      	add	r2, r3
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	68ba      	ldr	r2, [r7, #8]
 8009dc8:	441a      	add	r2, r3
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d118      	bne.n	8009e04 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	4b15      	ldr	r3, [pc, #84]	; (8009e2c <prvInsertBlockIntoFreeList+0xb0>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d00d      	beq.n	8009dfa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	685a      	ldr	r2, [r3, #4]
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	441a      	add	r2, r3
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	601a      	str	r2, [r3, #0]
 8009df8:	e008      	b.n	8009e0c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009dfa:	4b0c      	ldr	r3, [pc, #48]	; (8009e2c <prvInsertBlockIntoFreeList+0xb0>)
 8009dfc:	681a      	ldr	r2, [r3, #0]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	e003      	b.n	8009e0c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009e0c:	68fa      	ldr	r2, [r7, #12]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d002      	beq.n	8009e1a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e1a:	bf00      	nop
 8009e1c:	3714      	adds	r7, #20
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr
 8009e26:	bf00      	nop
 8009e28:	2000456c 	.word	0x2000456c
 8009e2c:	20004574 	.word	0x20004574

08009e30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f103 0208 	add.w	r2, r3, #8
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f04f 32ff 	mov.w	r2, #4294967295
 8009e48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f103 0208 	add.w	r2, r3, #8
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f103 0208 	add.w	r2, r3, #8
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009e70:	b480      	push	{r7}
 8009e72:	b083      	sub	sp, #12
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009e7e:	bf00      	nop
 8009e80:	370c      	adds	r7, #12
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b085      	sub	sp, #20
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	68fa      	ldr	r2, [r7, #12]
 8009e9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	689a      	ldr	r2, [r3, #8]
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	683a      	ldr	r2, [r7, #0]
 8009eae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	683a      	ldr	r2, [r7, #0]
 8009eb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	601a      	str	r2, [r3, #0]
}
 8009ec6:	bf00      	nop
 8009ec8:	3714      	adds	r7, #20
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr

08009ed2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ed2:	b480      	push	{r7}
 8009ed4:	b085      	sub	sp, #20
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
 8009eda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee8:	d103      	bne.n	8009ef2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	60fb      	str	r3, [r7, #12]
 8009ef0:	e00c      	b.n	8009f0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	3308      	adds	r3, #8
 8009ef6:	60fb      	str	r3, [r7, #12]
 8009ef8:	e002      	b.n	8009f00 <vListInsert+0x2e>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	60fb      	str	r3, [r7, #12]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d2f6      	bcs.n	8009efa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	685a      	ldr	r2, [r3, #4]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	683a      	ldr	r2, [r7, #0]
 8009f1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	683a      	ldr	r2, [r7, #0]
 8009f26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	1c5a      	adds	r2, r3, #1
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	601a      	str	r2, [r3, #0]
}
 8009f38:	bf00      	nop
 8009f3a:	3714      	adds	r7, #20
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	6892      	ldr	r2, [r2, #8]
 8009f5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	6852      	ldr	r2, [r2, #4]
 8009f64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	687a      	ldr	r2, [r7, #4]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d103      	bne.n	8009f78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	689a      	ldr	r2, [r3, #8]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	1e5a      	subs	r2, r3, #1
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3714      	adds	r7, #20
 8009f90:	46bd      	mov	sp, r7
 8009f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f96:	4770      	bx	lr

08009f98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	3b04      	subs	r3, #4
 8009fa8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009fb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	3b04      	subs	r3, #4
 8009fb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	f023 0201 	bic.w	r2, r3, #1
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	3b04      	subs	r3, #4
 8009fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009fc8:	4a0c      	ldr	r2, [pc, #48]	; (8009ffc <pxPortInitialiseStack+0x64>)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3b14      	subs	r3, #20
 8009fd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	3b04      	subs	r3, #4
 8009fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f06f 0202 	mvn.w	r2, #2
 8009fe6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3b20      	subs	r3, #32
 8009fec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009fee:	68fb      	ldr	r3, [r7, #12]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3714      	adds	r7, #20
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr
 8009ffc:	0800a001 	.word	0x0800a001

0800a000 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a00a:	4b12      	ldr	r3, [pc, #72]	; (800a054 <prvTaskExitError+0x54>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a012:	d00a      	beq.n	800a02a <prvTaskExitError+0x2a>
	__asm volatile
 800a014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a018:	f383 8811 	msr	BASEPRI, r3
 800a01c:	f3bf 8f6f 	isb	sy
 800a020:	f3bf 8f4f 	dsb	sy
 800a024:	60fb      	str	r3, [r7, #12]
}
 800a026:	bf00      	nop
 800a028:	e7fe      	b.n	800a028 <prvTaskExitError+0x28>
	__asm volatile
 800a02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02e:	f383 8811 	msr	BASEPRI, r3
 800a032:	f3bf 8f6f 	isb	sy
 800a036:	f3bf 8f4f 	dsb	sy
 800a03a:	60bb      	str	r3, [r7, #8]
}
 800a03c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a03e:	bf00      	nop
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d0fc      	beq.n	800a040 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a046:	bf00      	nop
 800a048:	bf00      	nop
 800a04a:	3714      	adds	r7, #20
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	200000b8 	.word	0x200000b8
	...

0800a060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a060:	4b07      	ldr	r3, [pc, #28]	; (800a080 <pxCurrentTCBConst2>)
 800a062:	6819      	ldr	r1, [r3, #0]
 800a064:	6808      	ldr	r0, [r1, #0]
 800a066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a06a:	f380 8809 	msr	PSP, r0
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f04f 0000 	mov.w	r0, #0
 800a076:	f380 8811 	msr	BASEPRI, r0
 800a07a:	4770      	bx	lr
 800a07c:	f3af 8000 	nop.w

0800a080 <pxCurrentTCBConst2>:
 800a080:	20004594 	.word	0x20004594
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop

0800a088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a088:	4808      	ldr	r0, [pc, #32]	; (800a0ac <prvPortStartFirstTask+0x24>)
 800a08a:	6800      	ldr	r0, [r0, #0]
 800a08c:	6800      	ldr	r0, [r0, #0]
 800a08e:	f380 8808 	msr	MSP, r0
 800a092:	f04f 0000 	mov.w	r0, #0
 800a096:	f380 8814 	msr	CONTROL, r0
 800a09a:	b662      	cpsie	i
 800a09c:	b661      	cpsie	f
 800a09e:	f3bf 8f4f 	dsb	sy
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	df00      	svc	0
 800a0a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a0aa:	bf00      	nop
 800a0ac:	e000ed08 	.word	0xe000ed08

0800a0b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b086      	sub	sp, #24
 800a0b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a0b6:	4b46      	ldr	r3, [pc, #280]	; (800a1d0 <xPortStartScheduler+0x120>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a46      	ldr	r2, [pc, #280]	; (800a1d4 <xPortStartScheduler+0x124>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d10a      	bne.n	800a0d6 <xPortStartScheduler+0x26>
	__asm volatile
 800a0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	613b      	str	r3, [r7, #16]
}
 800a0d2:	bf00      	nop
 800a0d4:	e7fe      	b.n	800a0d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a0d6:	4b3e      	ldr	r3, [pc, #248]	; (800a1d0 <xPortStartScheduler+0x120>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	4a3f      	ldr	r2, [pc, #252]	; (800a1d8 <xPortStartScheduler+0x128>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d10a      	bne.n	800a0f6 <xPortStartScheduler+0x46>
	__asm volatile
 800a0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e4:	f383 8811 	msr	BASEPRI, r3
 800a0e8:	f3bf 8f6f 	isb	sy
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	60fb      	str	r3, [r7, #12]
}
 800a0f2:	bf00      	nop
 800a0f4:	e7fe      	b.n	800a0f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a0f6:	4b39      	ldr	r3, [pc, #228]	; (800a1dc <xPortStartScheduler+0x12c>)
 800a0f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	22ff      	movs	r2, #255	; 0xff
 800a106:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a110:	78fb      	ldrb	r3, [r7, #3]
 800a112:	b2db      	uxtb	r3, r3
 800a114:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a118:	b2da      	uxtb	r2, r3
 800a11a:	4b31      	ldr	r3, [pc, #196]	; (800a1e0 <xPortStartScheduler+0x130>)
 800a11c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a11e:	4b31      	ldr	r3, [pc, #196]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a120:	2207      	movs	r2, #7
 800a122:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a124:	e009      	b.n	800a13a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a126:	4b2f      	ldr	r3, [pc, #188]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	3b01      	subs	r3, #1
 800a12c:	4a2d      	ldr	r2, [pc, #180]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a12e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a130:	78fb      	ldrb	r3, [r7, #3]
 800a132:	b2db      	uxtb	r3, r3
 800a134:	005b      	lsls	r3, r3, #1
 800a136:	b2db      	uxtb	r3, r3
 800a138:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a13a:	78fb      	ldrb	r3, [r7, #3]
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a142:	2b80      	cmp	r3, #128	; 0x80
 800a144:	d0ef      	beq.n	800a126 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a146:	4b27      	ldr	r3, [pc, #156]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f1c3 0307 	rsb	r3, r3, #7
 800a14e:	2b04      	cmp	r3, #4
 800a150:	d00a      	beq.n	800a168 <xPortStartScheduler+0xb8>
	__asm volatile
 800a152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a156:	f383 8811 	msr	BASEPRI, r3
 800a15a:	f3bf 8f6f 	isb	sy
 800a15e:	f3bf 8f4f 	dsb	sy
 800a162:	60bb      	str	r3, [r7, #8]
}
 800a164:	bf00      	nop
 800a166:	e7fe      	b.n	800a166 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a168:	4b1e      	ldr	r3, [pc, #120]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	021b      	lsls	r3, r3, #8
 800a16e:	4a1d      	ldr	r2, [pc, #116]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a170:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a172:	4b1c      	ldr	r3, [pc, #112]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a17a:	4a1a      	ldr	r2, [pc, #104]	; (800a1e4 <xPortStartScheduler+0x134>)
 800a17c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	b2da      	uxtb	r2, r3
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a186:	4b18      	ldr	r3, [pc, #96]	; (800a1e8 <xPortStartScheduler+0x138>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a17      	ldr	r2, [pc, #92]	; (800a1e8 <xPortStartScheduler+0x138>)
 800a18c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a190:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a192:	4b15      	ldr	r3, [pc, #84]	; (800a1e8 <xPortStartScheduler+0x138>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a14      	ldr	r2, [pc, #80]	; (800a1e8 <xPortStartScheduler+0x138>)
 800a198:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a19c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a19e:	f000 f8dd 	bl	800a35c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a1a2:	4b12      	ldr	r3, [pc, #72]	; (800a1ec <xPortStartScheduler+0x13c>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a1a8:	f000 f8fc 	bl	800a3a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a1ac:	4b10      	ldr	r3, [pc, #64]	; (800a1f0 <xPortStartScheduler+0x140>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a0f      	ldr	r2, [pc, #60]	; (800a1f0 <xPortStartScheduler+0x140>)
 800a1b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a1b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a1b8:	f7ff ff66 	bl	800a088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a1bc:	f000 fc86 	bl	800aacc <vTaskSwitchContext>
	prvTaskExitError();
 800a1c0:	f7ff ff1e 	bl	800a000 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3718      	adds	r7, #24
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	e000ed00 	.word	0xe000ed00
 800a1d4:	410fc271 	.word	0x410fc271
 800a1d8:	410fc270 	.word	0x410fc270
 800a1dc:	e000e400 	.word	0xe000e400
 800a1e0:	2000458c 	.word	0x2000458c
 800a1e4:	20004590 	.word	0x20004590
 800a1e8:	e000ed20 	.word	0xe000ed20
 800a1ec:	200000b8 	.word	0x200000b8
 800a1f0:	e000ef34 	.word	0xe000ef34

0800a1f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
	__asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	607b      	str	r3, [r7, #4]
}
 800a20c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a20e:	4b0f      	ldr	r3, [pc, #60]	; (800a24c <vPortEnterCritical+0x58>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	3301      	adds	r3, #1
 800a214:	4a0d      	ldr	r2, [pc, #52]	; (800a24c <vPortEnterCritical+0x58>)
 800a216:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a218:	4b0c      	ldr	r3, [pc, #48]	; (800a24c <vPortEnterCritical+0x58>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d10f      	bne.n	800a240 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a220:	4b0b      	ldr	r3, [pc, #44]	; (800a250 <vPortEnterCritical+0x5c>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	b2db      	uxtb	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00a      	beq.n	800a240 <vPortEnterCritical+0x4c>
	__asm volatile
 800a22a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a22e:	f383 8811 	msr	BASEPRI, r3
 800a232:	f3bf 8f6f 	isb	sy
 800a236:	f3bf 8f4f 	dsb	sy
 800a23a:	603b      	str	r3, [r7, #0]
}
 800a23c:	bf00      	nop
 800a23e:	e7fe      	b.n	800a23e <vPortEnterCritical+0x4a>
	}
}
 800a240:	bf00      	nop
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	200000b8 	.word	0x200000b8
 800a250:	e000ed04 	.word	0xe000ed04

0800a254 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a25a:	4b12      	ldr	r3, [pc, #72]	; (800a2a4 <vPortExitCritical+0x50>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d10a      	bne.n	800a278 <vPortExitCritical+0x24>
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	607b      	str	r3, [r7, #4]
}
 800a274:	bf00      	nop
 800a276:	e7fe      	b.n	800a276 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a278:	4b0a      	ldr	r3, [pc, #40]	; (800a2a4 <vPortExitCritical+0x50>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	4a09      	ldr	r2, [pc, #36]	; (800a2a4 <vPortExitCritical+0x50>)
 800a280:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a282:	4b08      	ldr	r3, [pc, #32]	; (800a2a4 <vPortExitCritical+0x50>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d105      	bne.n	800a296 <vPortExitCritical+0x42>
 800a28a:	2300      	movs	r3, #0
 800a28c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a294:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a296:	bf00      	nop
 800a298:	370c      	adds	r7, #12
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	200000b8 	.word	0x200000b8
	...

0800a2b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a2b0:	f3ef 8009 	mrs	r0, PSP
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	4b15      	ldr	r3, [pc, #84]	; (800a310 <pxCurrentTCBConst>)
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	f01e 0f10 	tst.w	lr, #16
 800a2c0:	bf08      	it	eq
 800a2c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a2c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ca:	6010      	str	r0, [r2, #0]
 800a2cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a2d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a2d4:	f380 8811 	msr	BASEPRI, r0
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f000 fbf4 	bl	800aacc <vTaskSwitchContext>
 800a2e4:	f04f 0000 	mov.w	r0, #0
 800a2e8:	f380 8811 	msr	BASEPRI, r0
 800a2ec:	bc09      	pop	{r0, r3}
 800a2ee:	6819      	ldr	r1, [r3, #0]
 800a2f0:	6808      	ldr	r0, [r1, #0]
 800a2f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f6:	f01e 0f10 	tst.w	lr, #16
 800a2fa:	bf08      	it	eq
 800a2fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a300:	f380 8809 	msr	PSP, r0
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	f3af 8000 	nop.w

0800a310 <pxCurrentTCBConst>:
 800a310:	20004594 	.word	0x20004594
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a314:	bf00      	nop
 800a316:	bf00      	nop

0800a318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
	__asm volatile
 800a31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a322:	f383 8811 	msr	BASEPRI, r3
 800a326:	f3bf 8f6f 	isb	sy
 800a32a:	f3bf 8f4f 	dsb	sy
 800a32e:	607b      	str	r3, [r7, #4]
}
 800a330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a332:	f000 fb13 	bl	800a95c <xTaskIncrementTick>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d003      	beq.n	800a344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a33c:	4b06      	ldr	r3, [pc, #24]	; (800a358 <SysTick_Handler+0x40>)
 800a33e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a342:	601a      	str	r2, [r3, #0]
 800a344:	2300      	movs	r3, #0
 800a346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	f383 8811 	msr	BASEPRI, r3
}
 800a34e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a350:	bf00      	nop
 800a352:	3708      	adds	r7, #8
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}
 800a358:	e000ed04 	.word	0xe000ed04

0800a35c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a35c:	b480      	push	{r7}
 800a35e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a360:	4b0b      	ldr	r3, [pc, #44]	; (800a390 <vPortSetupTimerInterrupt+0x34>)
 800a362:	2200      	movs	r2, #0
 800a364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a366:	4b0b      	ldr	r3, [pc, #44]	; (800a394 <vPortSetupTimerInterrupt+0x38>)
 800a368:	2200      	movs	r2, #0
 800a36a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a36c:	4b0a      	ldr	r3, [pc, #40]	; (800a398 <vPortSetupTimerInterrupt+0x3c>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a0a      	ldr	r2, [pc, #40]	; (800a39c <vPortSetupTimerInterrupt+0x40>)
 800a372:	fba2 2303 	umull	r2, r3, r2, r3
 800a376:	099b      	lsrs	r3, r3, #6
 800a378:	4a09      	ldr	r2, [pc, #36]	; (800a3a0 <vPortSetupTimerInterrupt+0x44>)
 800a37a:	3b01      	subs	r3, #1
 800a37c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a37e:	4b04      	ldr	r3, [pc, #16]	; (800a390 <vPortSetupTimerInterrupt+0x34>)
 800a380:	2207      	movs	r2, #7
 800a382:	601a      	str	r2, [r3, #0]
}
 800a384:	bf00      	nop
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr
 800a38e:	bf00      	nop
 800a390:	e000e010 	.word	0xe000e010
 800a394:	e000e018 	.word	0xe000e018
 800a398:	20000030 	.word	0x20000030
 800a39c:	10624dd3 	.word	0x10624dd3
 800a3a0:	e000e014 	.word	0xe000e014

0800a3a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a3a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a3b4 <vPortEnableVFP+0x10>
 800a3a8:	6801      	ldr	r1, [r0, #0]
 800a3aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a3ae:	6001      	str	r1, [r0, #0]
 800a3b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a3b2:	bf00      	nop
 800a3b4:	e000ed88 	.word	0xe000ed88

0800a3b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b08e      	sub	sp, #56	; 0x38
 800a3bc:	af04      	add	r7, sp, #16
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	60b9      	str	r1, [r7, #8]
 800a3c2:	607a      	str	r2, [r7, #4]
 800a3c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a3c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10a      	bne.n	800a3e2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d0:	f383 8811 	msr	BASEPRI, r3
 800a3d4:	f3bf 8f6f 	isb	sy
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	623b      	str	r3, [r7, #32]
}
 800a3de:	bf00      	nop
 800a3e0:	e7fe      	b.n	800a3e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d10a      	bne.n	800a3fe <xTaskCreateStatic+0x46>
	__asm volatile
 800a3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ec:	f383 8811 	msr	BASEPRI, r3
 800a3f0:	f3bf 8f6f 	isb	sy
 800a3f4:	f3bf 8f4f 	dsb	sy
 800a3f8:	61fb      	str	r3, [r7, #28]
}
 800a3fa:	bf00      	nop
 800a3fc:	e7fe      	b.n	800a3fc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a3fe:	2354      	movs	r3, #84	; 0x54
 800a400:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b54      	cmp	r3, #84	; 0x54
 800a406:	d00a      	beq.n	800a41e <xTaskCreateStatic+0x66>
	__asm volatile
 800a408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40c:	f383 8811 	msr	BASEPRI, r3
 800a410:	f3bf 8f6f 	isb	sy
 800a414:	f3bf 8f4f 	dsb	sy
 800a418:	61bb      	str	r3, [r7, #24]
}
 800a41a:	bf00      	nop
 800a41c:	e7fe      	b.n	800a41c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a41e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a422:	2b00      	cmp	r3, #0
 800a424:	d01e      	beq.n	800a464 <xTaskCreateStatic+0xac>
 800a426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d01b      	beq.n	800a464 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a42e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a434:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a438:	2202      	movs	r2, #2
 800a43a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a43e:	2300      	movs	r3, #0
 800a440:	9303      	str	r3, [sp, #12]
 800a442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a444:	9302      	str	r3, [sp, #8]
 800a446:	f107 0314 	add.w	r3, r7, #20
 800a44a:	9301      	str	r3, [sp, #4]
 800a44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	68b9      	ldr	r1, [r7, #8]
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 f850 	bl	800a4fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a45c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a45e:	f000 f8d5 	bl	800a60c <prvAddNewTaskToReadyList>
 800a462:	e001      	b.n	800a468 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a464:	2300      	movs	r3, #0
 800a466:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a468:	697b      	ldr	r3, [r7, #20]
	}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3728      	adds	r7, #40	; 0x28
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}

0800a472 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a472:	b580      	push	{r7, lr}
 800a474:	b08c      	sub	sp, #48	; 0x30
 800a476:	af04      	add	r7, sp, #16
 800a478:	60f8      	str	r0, [r7, #12]
 800a47a:	60b9      	str	r1, [r7, #8]
 800a47c:	603b      	str	r3, [r7, #0]
 800a47e:	4613      	mov	r3, r2
 800a480:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a482:	88fb      	ldrh	r3, [r7, #6]
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4618      	mov	r0, r3
 800a488:	f7ff fae8 	bl	8009a5c <pvPortMalloc>
 800a48c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d00e      	beq.n	800a4b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a494:	2054      	movs	r0, #84	; 0x54
 800a496:	f7ff fae1 	bl	8009a5c <pvPortMalloc>
 800a49a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a49c:	69fb      	ldr	r3, [r7, #28]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d003      	beq.n	800a4aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	697a      	ldr	r2, [r7, #20]
 800a4a6:	631a      	str	r2, [r3, #48]	; 0x30
 800a4a8:	e005      	b.n	800a4b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a4aa:	6978      	ldr	r0, [r7, #20]
 800a4ac:	f7ff fba2 	bl	8009bf4 <vPortFree>
 800a4b0:	e001      	b.n	800a4b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d017      	beq.n	800a4ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a4c4:	88fa      	ldrh	r2, [r7, #6]
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	9303      	str	r3, [sp, #12]
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	9302      	str	r3, [sp, #8]
 800a4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4d0:	9301      	str	r3, [sp, #4]
 800a4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d4:	9300      	str	r3, [sp, #0]
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	68b9      	ldr	r1, [r7, #8]
 800a4da:	68f8      	ldr	r0, [r7, #12]
 800a4dc:	f000 f80e 	bl	800a4fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a4e0:	69f8      	ldr	r0, [r7, #28]
 800a4e2:	f000 f893 	bl	800a60c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	61bb      	str	r3, [r7, #24]
 800a4ea:	e002      	b.n	800a4f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a4ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a4f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a4f2:	69bb      	ldr	r3, [r7, #24]
	}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3720      	adds	r7, #32
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b088      	sub	sp, #32
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	607a      	str	r2, [r7, #4]
 800a508:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a50c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a514:	3b01      	subs	r3, #1
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	4413      	add	r3, r2
 800a51a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	f023 0307 	bic.w	r3, r3, #7
 800a522:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	f003 0307 	and.w	r3, r3, #7
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d00a      	beq.n	800a544 <prvInitialiseNewTask+0x48>
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	617b      	str	r3, [r7, #20]
}
 800a540:	bf00      	nop
 800a542:	e7fe      	b.n	800a542 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d01f      	beq.n	800a58a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a54a:	2300      	movs	r3, #0
 800a54c:	61fb      	str	r3, [r7, #28]
 800a54e:	e012      	b.n	800a576 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a550:	68ba      	ldr	r2, [r7, #8]
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	4413      	add	r3, r2
 800a556:	7819      	ldrb	r1, [r3, #0]
 800a558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a55a:	69fb      	ldr	r3, [r7, #28]
 800a55c:	4413      	add	r3, r2
 800a55e:	3334      	adds	r3, #52	; 0x34
 800a560:	460a      	mov	r2, r1
 800a562:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a564:	68ba      	ldr	r2, [r7, #8]
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	4413      	add	r3, r2
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d006      	beq.n	800a57e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	3301      	adds	r3, #1
 800a574:	61fb      	str	r3, [r7, #28]
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	2b0f      	cmp	r3, #15
 800a57a:	d9e9      	bls.n	800a550 <prvInitialiseNewTask+0x54>
 800a57c:	e000      	b.n	800a580 <prvInitialiseNewTask+0x84>
			{
				break;
 800a57e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a582:	2200      	movs	r2, #0
 800a584:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a588:	e003      	b.n	800a592 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a58c:	2200      	movs	r2, #0
 800a58e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a594:	2b06      	cmp	r3, #6
 800a596:	d901      	bls.n	800a59c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a598:	2306      	movs	r3, #6
 800a59a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a59e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5a6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a5a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5b0:	3304      	adds	r3, #4
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7ff fc5c 	bl	8009e70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ba:	3318      	adds	r3, #24
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f7ff fc57 	bl	8009e70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ca:	f1c3 0207 	rsb	r2, r3, #7
 800a5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5da:	2200      	movs	r2, #0
 800a5dc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a5e6:	683a      	ldr	r2, [r7, #0]
 800a5e8:	68f9      	ldr	r1, [r7, #12]
 800a5ea:	69b8      	ldr	r0, [r7, #24]
 800a5ec:	f7ff fcd4 	bl	8009f98 <pxPortInitialiseStack>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d002      	beq.n	800a602 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a5fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a600:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a602:	bf00      	nop
 800a604:	3720      	adds	r7, #32
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
	...

0800a60c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a614:	f7ff fdee 	bl	800a1f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a618:	4b2a      	ldr	r3, [pc, #168]	; (800a6c4 <prvAddNewTaskToReadyList+0xb8>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	3301      	adds	r3, #1
 800a61e:	4a29      	ldr	r2, [pc, #164]	; (800a6c4 <prvAddNewTaskToReadyList+0xb8>)
 800a620:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a622:	4b29      	ldr	r3, [pc, #164]	; (800a6c8 <prvAddNewTaskToReadyList+0xbc>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d109      	bne.n	800a63e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a62a:	4a27      	ldr	r2, [pc, #156]	; (800a6c8 <prvAddNewTaskToReadyList+0xbc>)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a630:	4b24      	ldr	r3, [pc, #144]	; (800a6c4 <prvAddNewTaskToReadyList+0xb8>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b01      	cmp	r3, #1
 800a636:	d110      	bne.n	800a65a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a638:	f000 fabc 	bl	800abb4 <prvInitialiseTaskLists>
 800a63c:	e00d      	b.n	800a65a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a63e:	4b23      	ldr	r3, [pc, #140]	; (800a6cc <prvAddNewTaskToReadyList+0xc0>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d109      	bne.n	800a65a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a646:	4b20      	ldr	r3, [pc, #128]	; (800a6c8 <prvAddNewTaskToReadyList+0xbc>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a650:	429a      	cmp	r2, r3
 800a652:	d802      	bhi.n	800a65a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a654:	4a1c      	ldr	r2, [pc, #112]	; (800a6c8 <prvAddNewTaskToReadyList+0xbc>)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a65a:	4b1d      	ldr	r3, [pc, #116]	; (800a6d0 <prvAddNewTaskToReadyList+0xc4>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	3301      	adds	r3, #1
 800a660:	4a1b      	ldr	r2, [pc, #108]	; (800a6d0 <prvAddNewTaskToReadyList+0xc4>)
 800a662:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a668:	2201      	movs	r2, #1
 800a66a:	409a      	lsls	r2, r3
 800a66c:	4b19      	ldr	r3, [pc, #100]	; (800a6d4 <prvAddNewTaskToReadyList+0xc8>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4313      	orrs	r3, r2
 800a672:	4a18      	ldr	r2, [pc, #96]	; (800a6d4 <prvAddNewTaskToReadyList+0xc8>)
 800a674:	6013      	str	r3, [r2, #0]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a67a:	4613      	mov	r3, r2
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	4a15      	ldr	r2, [pc, #84]	; (800a6d8 <prvAddNewTaskToReadyList+0xcc>)
 800a684:	441a      	add	r2, r3
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	3304      	adds	r3, #4
 800a68a:	4619      	mov	r1, r3
 800a68c:	4610      	mov	r0, r2
 800a68e:	f7ff fbfc 	bl	8009e8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a692:	f7ff fddf 	bl	800a254 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a696:	4b0d      	ldr	r3, [pc, #52]	; (800a6cc <prvAddNewTaskToReadyList+0xc0>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d00e      	beq.n	800a6bc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a69e:	4b0a      	ldr	r3, [pc, #40]	; (800a6c8 <prvAddNewTaskToReadyList+0xbc>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d207      	bcs.n	800a6bc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a6ac:	4b0b      	ldr	r3, [pc, #44]	; (800a6dc <prvAddNewTaskToReadyList+0xd0>)
 800a6ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6b2:	601a      	str	r2, [r3, #0]
 800a6b4:	f3bf 8f4f 	dsb	sy
 800a6b8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6bc:	bf00      	nop
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	20004694 	.word	0x20004694
 800a6c8:	20004594 	.word	0x20004594
 800a6cc:	200046a0 	.word	0x200046a0
 800a6d0:	200046b0 	.word	0x200046b0
 800a6d4:	2000469c 	.word	0x2000469c
 800a6d8:	20004598 	.word	0x20004598
 800a6dc:	e000ed04 	.word	0xe000ed04

0800a6e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d017      	beq.n	800a722 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a6f2:	4b13      	ldr	r3, [pc, #76]	; (800a740 <vTaskDelay+0x60>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00a      	beq.n	800a710 <vTaskDelay+0x30>
	__asm volatile
 800a6fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6fe:	f383 8811 	msr	BASEPRI, r3
 800a702:	f3bf 8f6f 	isb	sy
 800a706:	f3bf 8f4f 	dsb	sy
 800a70a:	60bb      	str	r3, [r7, #8]
}
 800a70c:	bf00      	nop
 800a70e:	e7fe      	b.n	800a70e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a710:	f000 f87a 	bl	800a808 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a714:	2100      	movs	r1, #0
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 fb0a 	bl	800ad30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a71c:	f000 f882 	bl	800a824 <xTaskResumeAll>
 800a720:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d107      	bne.n	800a738 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a728:	4b06      	ldr	r3, [pc, #24]	; (800a744 <vTaskDelay+0x64>)
 800a72a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a72e:	601a      	str	r2, [r3, #0]
 800a730:	f3bf 8f4f 	dsb	sy
 800a734:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a738:	bf00      	nop
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	200046bc 	.word	0x200046bc
 800a744:	e000ed04 	.word	0xe000ed04

0800a748 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b08a      	sub	sp, #40	; 0x28
 800a74c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a74e:	2300      	movs	r3, #0
 800a750:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a752:	2300      	movs	r3, #0
 800a754:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a756:	463a      	mov	r2, r7
 800a758:	1d39      	adds	r1, r7, #4
 800a75a:	f107 0308 	add.w	r3, r7, #8
 800a75e:	4618      	mov	r0, r3
 800a760:	f7f6 fbb4 	bl	8000ecc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a764:	6839      	ldr	r1, [r7, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	68ba      	ldr	r2, [r7, #8]
 800a76a:	9202      	str	r2, [sp, #8]
 800a76c:	9301      	str	r3, [sp, #4]
 800a76e:	2300      	movs	r3, #0
 800a770:	9300      	str	r3, [sp, #0]
 800a772:	2300      	movs	r3, #0
 800a774:	460a      	mov	r2, r1
 800a776:	491e      	ldr	r1, [pc, #120]	; (800a7f0 <vTaskStartScheduler+0xa8>)
 800a778:	481e      	ldr	r0, [pc, #120]	; (800a7f4 <vTaskStartScheduler+0xac>)
 800a77a:	f7ff fe1d 	bl	800a3b8 <xTaskCreateStatic>
 800a77e:	4603      	mov	r3, r0
 800a780:	4a1d      	ldr	r2, [pc, #116]	; (800a7f8 <vTaskStartScheduler+0xb0>)
 800a782:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a784:	4b1c      	ldr	r3, [pc, #112]	; (800a7f8 <vTaskStartScheduler+0xb0>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d002      	beq.n	800a792 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a78c:	2301      	movs	r3, #1
 800a78e:	617b      	str	r3, [r7, #20]
 800a790:	e001      	b.n	800a796 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a792:	2300      	movs	r3, #0
 800a794:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d116      	bne.n	800a7ca <vTaskStartScheduler+0x82>
	__asm volatile
 800a79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	613b      	str	r3, [r7, #16]
}
 800a7ae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a7b0:	4b12      	ldr	r3, [pc, #72]	; (800a7fc <vTaskStartScheduler+0xb4>)
 800a7b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a7b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a7b8:	4b11      	ldr	r3, [pc, #68]	; (800a800 <vTaskStartScheduler+0xb8>)
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a7be:	4b11      	ldr	r3, [pc, #68]	; (800a804 <vTaskStartScheduler+0xbc>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a7c4:	f7ff fc74 	bl	800a0b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a7c8:	e00e      	b.n	800a7e8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7d0:	d10a      	bne.n	800a7e8 <vTaskStartScheduler+0xa0>
	__asm volatile
 800a7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d6:	f383 8811 	msr	BASEPRI, r3
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	60fb      	str	r3, [r7, #12]
}
 800a7e4:	bf00      	nop
 800a7e6:	e7fe      	b.n	800a7e6 <vTaskStartScheduler+0x9e>
}
 800a7e8:	bf00      	nop
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	080106bc 	.word	0x080106bc
 800a7f4:	0800ab85 	.word	0x0800ab85
 800a7f8:	200046b8 	.word	0x200046b8
 800a7fc:	200046b4 	.word	0x200046b4
 800a800:	200046a0 	.word	0x200046a0
 800a804:	20004698 	.word	0x20004698

0800a808 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a808:	b480      	push	{r7}
 800a80a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a80c:	4b04      	ldr	r3, [pc, #16]	; (800a820 <vTaskSuspendAll+0x18>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	3301      	adds	r3, #1
 800a812:	4a03      	ldr	r2, [pc, #12]	; (800a820 <vTaskSuspendAll+0x18>)
 800a814:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a816:	bf00      	nop
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr
 800a820:	200046bc 	.word	0x200046bc

0800a824 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a82e:	2300      	movs	r3, #0
 800a830:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a832:	4b41      	ldr	r3, [pc, #260]	; (800a938 <xTaskResumeAll+0x114>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d10a      	bne.n	800a850 <xTaskResumeAll+0x2c>
	__asm volatile
 800a83a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a83e:	f383 8811 	msr	BASEPRI, r3
 800a842:	f3bf 8f6f 	isb	sy
 800a846:	f3bf 8f4f 	dsb	sy
 800a84a:	603b      	str	r3, [r7, #0]
}
 800a84c:	bf00      	nop
 800a84e:	e7fe      	b.n	800a84e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a850:	f7ff fcd0 	bl	800a1f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a854:	4b38      	ldr	r3, [pc, #224]	; (800a938 <xTaskResumeAll+0x114>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3b01      	subs	r3, #1
 800a85a:	4a37      	ldr	r2, [pc, #220]	; (800a938 <xTaskResumeAll+0x114>)
 800a85c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a85e:	4b36      	ldr	r3, [pc, #216]	; (800a938 <xTaskResumeAll+0x114>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d161      	bne.n	800a92a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a866:	4b35      	ldr	r3, [pc, #212]	; (800a93c <xTaskResumeAll+0x118>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d05d      	beq.n	800a92a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a86e:	e02e      	b.n	800a8ce <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a870:	4b33      	ldr	r3, [pc, #204]	; (800a940 <xTaskResumeAll+0x11c>)
 800a872:	68db      	ldr	r3, [r3, #12]
 800a874:	68db      	ldr	r3, [r3, #12]
 800a876:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	3318      	adds	r3, #24
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7ff fb61 	bl	8009f44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3304      	adds	r3, #4
 800a886:	4618      	mov	r0, r3
 800a888:	f7ff fb5c 	bl	8009f44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a890:	2201      	movs	r2, #1
 800a892:	409a      	lsls	r2, r3
 800a894:	4b2b      	ldr	r3, [pc, #172]	; (800a944 <xTaskResumeAll+0x120>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4313      	orrs	r3, r2
 800a89a:	4a2a      	ldr	r2, [pc, #168]	; (800a944 <xTaskResumeAll+0x120>)
 800a89c:	6013      	str	r3, [r2, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a2:	4613      	mov	r3, r2
 800a8a4:	009b      	lsls	r3, r3, #2
 800a8a6:	4413      	add	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4a27      	ldr	r2, [pc, #156]	; (800a948 <xTaskResumeAll+0x124>)
 800a8ac:	441a      	add	r2, r3
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	3304      	adds	r3, #4
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	4610      	mov	r0, r2
 800a8b6:	f7ff fae8 	bl	8009e8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8be:	4b23      	ldr	r3, [pc, #140]	; (800a94c <xTaskResumeAll+0x128>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d302      	bcc.n	800a8ce <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a8c8:	4b21      	ldr	r3, [pc, #132]	; (800a950 <xTaskResumeAll+0x12c>)
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a8ce:	4b1c      	ldr	r3, [pc, #112]	; (800a940 <xTaskResumeAll+0x11c>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1cc      	bne.n	800a870 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d001      	beq.n	800a8e0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a8dc:	f000 fa08 	bl	800acf0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a8e0:	4b1c      	ldr	r3, [pc, #112]	; (800a954 <xTaskResumeAll+0x130>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d010      	beq.n	800a90e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a8ec:	f000 f836 	bl	800a95c <xTaskIncrementTick>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a8f6:	4b16      	ldr	r3, [pc, #88]	; (800a950 <xTaskResumeAll+0x12c>)
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	3b01      	subs	r3, #1
 800a900:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d1f1      	bne.n	800a8ec <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a908:	4b12      	ldr	r3, [pc, #72]	; (800a954 <xTaskResumeAll+0x130>)
 800a90a:	2200      	movs	r2, #0
 800a90c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a90e:	4b10      	ldr	r3, [pc, #64]	; (800a950 <xTaskResumeAll+0x12c>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d009      	beq.n	800a92a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a916:	2301      	movs	r3, #1
 800a918:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a91a:	4b0f      	ldr	r3, [pc, #60]	; (800a958 <xTaskResumeAll+0x134>)
 800a91c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a920:	601a      	str	r2, [r3, #0]
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a92a:	f7ff fc93 	bl	800a254 <vPortExitCritical>

	return xAlreadyYielded;
 800a92e:	68bb      	ldr	r3, [r7, #8]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}
 800a938:	200046bc 	.word	0x200046bc
 800a93c:	20004694 	.word	0x20004694
 800a940:	20004654 	.word	0x20004654
 800a944:	2000469c 	.word	0x2000469c
 800a948:	20004598 	.word	0x20004598
 800a94c:	20004594 	.word	0x20004594
 800a950:	200046a8 	.word	0x200046a8
 800a954:	200046a4 	.word	0x200046a4
 800a958:	e000ed04 	.word	0xe000ed04

0800a95c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b086      	sub	sp, #24
 800a960:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a962:	2300      	movs	r3, #0
 800a964:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a966:	4b4e      	ldr	r3, [pc, #312]	; (800aaa0 <xTaskIncrementTick+0x144>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f040 808e 	bne.w	800aa8c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a970:	4b4c      	ldr	r3, [pc, #304]	; (800aaa4 <xTaskIncrementTick+0x148>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	3301      	adds	r3, #1
 800a976:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a978:	4a4a      	ldr	r2, [pc, #296]	; (800aaa4 <xTaskIncrementTick+0x148>)
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d120      	bne.n	800a9c6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a984:	4b48      	ldr	r3, [pc, #288]	; (800aaa8 <xTaskIncrementTick+0x14c>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d00a      	beq.n	800a9a4 <xTaskIncrementTick+0x48>
	__asm volatile
 800a98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a992:	f383 8811 	msr	BASEPRI, r3
 800a996:	f3bf 8f6f 	isb	sy
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	603b      	str	r3, [r7, #0]
}
 800a9a0:	bf00      	nop
 800a9a2:	e7fe      	b.n	800a9a2 <xTaskIncrementTick+0x46>
 800a9a4:	4b40      	ldr	r3, [pc, #256]	; (800aaa8 <xTaskIncrementTick+0x14c>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	60fb      	str	r3, [r7, #12]
 800a9aa:	4b40      	ldr	r3, [pc, #256]	; (800aaac <xTaskIncrementTick+0x150>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a3e      	ldr	r2, [pc, #248]	; (800aaa8 <xTaskIncrementTick+0x14c>)
 800a9b0:	6013      	str	r3, [r2, #0]
 800a9b2:	4a3e      	ldr	r2, [pc, #248]	; (800aaac <xTaskIncrementTick+0x150>)
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6013      	str	r3, [r2, #0]
 800a9b8:	4b3d      	ldr	r3, [pc, #244]	; (800aab0 <xTaskIncrementTick+0x154>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	4a3c      	ldr	r2, [pc, #240]	; (800aab0 <xTaskIncrementTick+0x154>)
 800a9c0:	6013      	str	r3, [r2, #0]
 800a9c2:	f000 f995 	bl	800acf0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a9c6:	4b3b      	ldr	r3, [pc, #236]	; (800aab4 <xTaskIncrementTick+0x158>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	693a      	ldr	r2, [r7, #16]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d348      	bcc.n	800aa62 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9d0:	4b35      	ldr	r3, [pc, #212]	; (800aaa8 <xTaskIncrementTick+0x14c>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d104      	bne.n	800a9e4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9da:	4b36      	ldr	r3, [pc, #216]	; (800aab4 <xTaskIncrementTick+0x158>)
 800a9dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e0:	601a      	str	r2, [r3, #0]
					break;
 800a9e2:	e03e      	b.n	800aa62 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9e4:	4b30      	ldr	r3, [pc, #192]	; (800aaa8 <xTaskIncrementTick+0x14c>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9f4:	693a      	ldr	r2, [r7, #16]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d203      	bcs.n	800aa04 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9fc:	4a2d      	ldr	r2, [pc, #180]	; (800aab4 <xTaskIncrementTick+0x158>)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aa02:	e02e      	b.n	800aa62 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	3304      	adds	r3, #4
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7ff fa9b 	bl	8009f44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d004      	beq.n	800aa20 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	3318      	adds	r3, #24
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7ff fa92 	bl	8009f44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa24:	2201      	movs	r2, #1
 800aa26:	409a      	lsls	r2, r3
 800aa28:	4b23      	ldr	r3, [pc, #140]	; (800aab8 <xTaskIncrementTick+0x15c>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	4a22      	ldr	r2, [pc, #136]	; (800aab8 <xTaskIncrementTick+0x15c>)
 800aa30:	6013      	str	r3, [r2, #0]
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa36:	4613      	mov	r3, r2
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	4413      	add	r3, r2
 800aa3c:	009b      	lsls	r3, r3, #2
 800aa3e:	4a1f      	ldr	r2, [pc, #124]	; (800aabc <xTaskIncrementTick+0x160>)
 800aa40:	441a      	add	r2, r3
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	3304      	adds	r3, #4
 800aa46:	4619      	mov	r1, r3
 800aa48:	4610      	mov	r0, r2
 800aa4a:	f7ff fa1e 	bl	8009e8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa52:	4b1b      	ldr	r3, [pc, #108]	; (800aac0 <xTaskIncrementTick+0x164>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d3b9      	bcc.n	800a9d0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa60:	e7b6      	b.n	800a9d0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa62:	4b17      	ldr	r3, [pc, #92]	; (800aac0 <xTaskIncrementTick+0x164>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa68:	4914      	ldr	r1, [pc, #80]	; (800aabc <xTaskIncrementTick+0x160>)
 800aa6a:	4613      	mov	r3, r2
 800aa6c:	009b      	lsls	r3, r3, #2
 800aa6e:	4413      	add	r3, r2
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	440b      	add	r3, r1
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d901      	bls.n	800aa7e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aa7e:	4b11      	ldr	r3, [pc, #68]	; (800aac4 <xTaskIncrementTick+0x168>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d007      	beq.n	800aa96 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800aa86:	2301      	movs	r3, #1
 800aa88:	617b      	str	r3, [r7, #20]
 800aa8a:	e004      	b.n	800aa96 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aa8c:	4b0e      	ldr	r3, [pc, #56]	; (800aac8 <xTaskIncrementTick+0x16c>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	3301      	adds	r3, #1
 800aa92:	4a0d      	ldr	r2, [pc, #52]	; (800aac8 <xTaskIncrementTick+0x16c>)
 800aa94:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aa96:	697b      	ldr	r3, [r7, #20]
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3718      	adds	r7, #24
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	200046bc 	.word	0x200046bc
 800aaa4:	20004698 	.word	0x20004698
 800aaa8:	2000464c 	.word	0x2000464c
 800aaac:	20004650 	.word	0x20004650
 800aab0:	200046ac 	.word	0x200046ac
 800aab4:	200046b4 	.word	0x200046b4
 800aab8:	2000469c 	.word	0x2000469c
 800aabc:	20004598 	.word	0x20004598
 800aac0:	20004594 	.word	0x20004594
 800aac4:	200046a8 	.word	0x200046a8
 800aac8:	200046a4 	.word	0x200046a4

0800aacc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aacc:	b480      	push	{r7}
 800aace:	b087      	sub	sp, #28
 800aad0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aad2:	4b27      	ldr	r3, [pc, #156]	; (800ab70 <vTaskSwitchContext+0xa4>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d003      	beq.n	800aae2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aada:	4b26      	ldr	r3, [pc, #152]	; (800ab74 <vTaskSwitchContext+0xa8>)
 800aadc:	2201      	movs	r2, #1
 800aade:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aae0:	e03f      	b.n	800ab62 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800aae2:	4b24      	ldr	r3, [pc, #144]	; (800ab74 <vTaskSwitchContext+0xa8>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aae8:	4b23      	ldr	r3, [pc, #140]	; (800ab78 <vTaskSwitchContext+0xac>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	fab3 f383 	clz	r3, r3
 800aaf4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aaf6:	7afb      	ldrb	r3, [r7, #11]
 800aaf8:	f1c3 031f 	rsb	r3, r3, #31
 800aafc:	617b      	str	r3, [r7, #20]
 800aafe:	491f      	ldr	r1, [pc, #124]	; (800ab7c <vTaskSwitchContext+0xb0>)
 800ab00:	697a      	ldr	r2, [r7, #20]
 800ab02:	4613      	mov	r3, r2
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	4413      	add	r3, r2
 800ab08:	009b      	lsls	r3, r3, #2
 800ab0a:	440b      	add	r3, r1
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10a      	bne.n	800ab28 <vTaskSwitchContext+0x5c>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	607b      	str	r3, [r7, #4]
}
 800ab24:	bf00      	nop
 800ab26:	e7fe      	b.n	800ab26 <vTaskSwitchContext+0x5a>
 800ab28:	697a      	ldr	r2, [r7, #20]
 800ab2a:	4613      	mov	r3, r2
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	4413      	add	r3, r2
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	4a12      	ldr	r2, [pc, #72]	; (800ab7c <vTaskSwitchContext+0xb0>)
 800ab34:	4413      	add	r3, r2
 800ab36:	613b      	str	r3, [r7, #16]
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	685a      	ldr	r2, [r3, #4]
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	605a      	str	r2, [r3, #4]
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	685a      	ldr	r2, [r3, #4]
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	3308      	adds	r3, #8
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d104      	bne.n	800ab58 <vTaskSwitchContext+0x8c>
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	685a      	ldr	r2, [r3, #4]
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	605a      	str	r2, [r3, #4]
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	4a08      	ldr	r2, [pc, #32]	; (800ab80 <vTaskSwitchContext+0xb4>)
 800ab60:	6013      	str	r3, [r2, #0]
}
 800ab62:	bf00      	nop
 800ab64:	371c      	adds	r7, #28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	200046bc 	.word	0x200046bc
 800ab74:	200046a8 	.word	0x200046a8
 800ab78:	2000469c 	.word	0x2000469c
 800ab7c:	20004598 	.word	0x20004598
 800ab80:	20004594 	.word	0x20004594

0800ab84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ab8c:	f000 f852 	bl	800ac34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab90:	4b06      	ldr	r3, [pc, #24]	; (800abac <prvIdleTask+0x28>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2b01      	cmp	r3, #1
 800ab96:	d9f9      	bls.n	800ab8c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ab98:	4b05      	ldr	r3, [pc, #20]	; (800abb0 <prvIdleTask+0x2c>)
 800ab9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab9e:	601a      	str	r2, [r3, #0]
 800aba0:	f3bf 8f4f 	dsb	sy
 800aba4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aba8:	e7f0      	b.n	800ab8c <prvIdleTask+0x8>
 800abaa:	bf00      	nop
 800abac:	20004598 	.word	0x20004598
 800abb0:	e000ed04 	.word	0xe000ed04

0800abb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abba:	2300      	movs	r3, #0
 800abbc:	607b      	str	r3, [r7, #4]
 800abbe:	e00c      	b.n	800abda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800abc0:	687a      	ldr	r2, [r7, #4]
 800abc2:	4613      	mov	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4a12      	ldr	r2, [pc, #72]	; (800ac14 <prvInitialiseTaskLists+0x60>)
 800abcc:	4413      	add	r3, r2
 800abce:	4618      	mov	r0, r3
 800abd0:	f7ff f92e 	bl	8009e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	3301      	adds	r3, #1
 800abd8:	607b      	str	r3, [r7, #4]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2b06      	cmp	r3, #6
 800abde:	d9ef      	bls.n	800abc0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800abe0:	480d      	ldr	r0, [pc, #52]	; (800ac18 <prvInitialiseTaskLists+0x64>)
 800abe2:	f7ff f925 	bl	8009e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800abe6:	480d      	ldr	r0, [pc, #52]	; (800ac1c <prvInitialiseTaskLists+0x68>)
 800abe8:	f7ff f922 	bl	8009e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800abec:	480c      	ldr	r0, [pc, #48]	; (800ac20 <prvInitialiseTaskLists+0x6c>)
 800abee:	f7ff f91f 	bl	8009e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800abf2:	480c      	ldr	r0, [pc, #48]	; (800ac24 <prvInitialiseTaskLists+0x70>)
 800abf4:	f7ff f91c 	bl	8009e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800abf8:	480b      	ldr	r0, [pc, #44]	; (800ac28 <prvInitialiseTaskLists+0x74>)
 800abfa:	f7ff f919 	bl	8009e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800abfe:	4b0b      	ldr	r3, [pc, #44]	; (800ac2c <prvInitialiseTaskLists+0x78>)
 800ac00:	4a05      	ldr	r2, [pc, #20]	; (800ac18 <prvInitialiseTaskLists+0x64>)
 800ac02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ac04:	4b0a      	ldr	r3, [pc, #40]	; (800ac30 <prvInitialiseTaskLists+0x7c>)
 800ac06:	4a05      	ldr	r2, [pc, #20]	; (800ac1c <prvInitialiseTaskLists+0x68>)
 800ac08:	601a      	str	r2, [r3, #0]
}
 800ac0a:	bf00      	nop
 800ac0c:	3708      	adds	r7, #8
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	20004598 	.word	0x20004598
 800ac18:	20004624 	.word	0x20004624
 800ac1c:	20004638 	.word	0x20004638
 800ac20:	20004654 	.word	0x20004654
 800ac24:	20004668 	.word	0x20004668
 800ac28:	20004680 	.word	0x20004680
 800ac2c:	2000464c 	.word	0x2000464c
 800ac30:	20004650 	.word	0x20004650

0800ac34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac3a:	e019      	b.n	800ac70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ac3c:	f7ff fada 	bl	800a1f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac40:	4b10      	ldr	r3, [pc, #64]	; (800ac84 <prvCheckTasksWaitingTermination+0x50>)
 800ac42:	68db      	ldr	r3, [r3, #12]
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	3304      	adds	r3, #4
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7ff f979 	bl	8009f44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ac52:	4b0d      	ldr	r3, [pc, #52]	; (800ac88 <prvCheckTasksWaitingTermination+0x54>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	3b01      	subs	r3, #1
 800ac58:	4a0b      	ldr	r2, [pc, #44]	; (800ac88 <prvCheckTasksWaitingTermination+0x54>)
 800ac5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ac5c:	4b0b      	ldr	r3, [pc, #44]	; (800ac8c <prvCheckTasksWaitingTermination+0x58>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	3b01      	subs	r3, #1
 800ac62:	4a0a      	ldr	r2, [pc, #40]	; (800ac8c <prvCheckTasksWaitingTermination+0x58>)
 800ac64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ac66:	f7ff faf5 	bl	800a254 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 f810 	bl	800ac90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac70:	4b06      	ldr	r3, [pc, #24]	; (800ac8c <prvCheckTasksWaitingTermination+0x58>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1e1      	bne.n	800ac3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ac78:	bf00      	nop
 800ac7a:	bf00      	nop
 800ac7c:	3708      	adds	r7, #8
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	20004668 	.word	0x20004668
 800ac88:	20004694 	.word	0x20004694
 800ac8c:	2000467c 	.word	0x2000467c

0800ac90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d108      	bne.n	800acb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7fe ffa4 	bl	8009bf4 <vPortFree>
				vPortFree( pxTCB );
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f7fe ffa1 	bl	8009bf4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800acb2:	e018      	b.n	800ace6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d103      	bne.n	800acc6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f7fe ff98 	bl	8009bf4 <vPortFree>
	}
 800acc4:	e00f      	b.n	800ace6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800accc:	2b02      	cmp	r3, #2
 800acce:	d00a      	beq.n	800ace6 <prvDeleteTCB+0x56>
	__asm volatile
 800acd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd4:	f383 8811 	msr	BASEPRI, r3
 800acd8:	f3bf 8f6f 	isb	sy
 800acdc:	f3bf 8f4f 	dsb	sy
 800ace0:	60fb      	str	r3, [r7, #12]
}
 800ace2:	bf00      	nop
 800ace4:	e7fe      	b.n	800ace4 <prvDeleteTCB+0x54>
	}
 800ace6:	bf00      	nop
 800ace8:	3710      	adds	r7, #16
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
	...

0800acf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acf6:	4b0c      	ldr	r3, [pc, #48]	; (800ad28 <prvResetNextTaskUnblockTime+0x38>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d104      	bne.n	800ad0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ad00:	4b0a      	ldr	r3, [pc, #40]	; (800ad2c <prvResetNextTaskUnblockTime+0x3c>)
 800ad02:	f04f 32ff 	mov.w	r2, #4294967295
 800ad06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ad08:	e008      	b.n	800ad1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad0a:	4b07      	ldr	r3, [pc, #28]	; (800ad28 <prvResetNextTaskUnblockTime+0x38>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	4a04      	ldr	r2, [pc, #16]	; (800ad2c <prvResetNextTaskUnblockTime+0x3c>)
 800ad1a:	6013      	str	r3, [r2, #0]
}
 800ad1c:	bf00      	nop
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr
 800ad28:	2000464c 	.word	0x2000464c
 800ad2c:	200046b4 	.word	0x200046b4

0800ad30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ad3a:	4b29      	ldr	r3, [pc, #164]	; (800ade0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad40:	4b28      	ldr	r3, [pc, #160]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	3304      	adds	r3, #4
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7ff f8fc 	bl	8009f44 <uxListRemove>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d10b      	bne.n	800ad6a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ad52:	4b24      	ldr	r3, [pc, #144]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad58:	2201      	movs	r2, #1
 800ad5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad5e:	43da      	mvns	r2, r3
 800ad60:	4b21      	ldr	r3, [pc, #132]	; (800ade8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4013      	ands	r3, r2
 800ad66:	4a20      	ldr	r2, [pc, #128]	; (800ade8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ad68:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad70:	d10a      	bne.n	800ad88 <prvAddCurrentTaskToDelayedList+0x58>
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d007      	beq.n	800ad88 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad78:	4b1a      	ldr	r3, [pc, #104]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	4619      	mov	r1, r3
 800ad80:	481a      	ldr	r0, [pc, #104]	; (800adec <prvAddCurrentTaskToDelayedList+0xbc>)
 800ad82:	f7ff f882 	bl	8009e8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ad86:	e026      	b.n	800add6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ad88:	68fa      	ldr	r2, [r7, #12]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4413      	add	r3, r2
 800ad8e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ad90:	4b14      	ldr	r3, [pc, #80]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ad98:	68ba      	ldr	r2, [r7, #8]
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d209      	bcs.n	800adb4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ada0:	4b13      	ldr	r3, [pc, #76]	; (800adf0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ada2:	681a      	ldr	r2, [r3, #0]
 800ada4:	4b0f      	ldr	r3, [pc, #60]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	3304      	adds	r3, #4
 800adaa:	4619      	mov	r1, r3
 800adac:	4610      	mov	r0, r2
 800adae:	f7ff f890 	bl	8009ed2 <vListInsert>
}
 800adb2:	e010      	b.n	800add6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800adb4:	4b0f      	ldr	r3, [pc, #60]	; (800adf4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	4b0a      	ldr	r3, [pc, #40]	; (800ade4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3304      	adds	r3, #4
 800adbe:	4619      	mov	r1, r3
 800adc0:	4610      	mov	r0, r2
 800adc2:	f7ff f886 	bl	8009ed2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800adc6:	4b0c      	ldr	r3, [pc, #48]	; (800adf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	68ba      	ldr	r2, [r7, #8]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d202      	bcs.n	800add6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800add0:	4a09      	ldr	r2, [pc, #36]	; (800adf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	6013      	str	r3, [r2, #0]
}
 800add6:	bf00      	nop
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	20004698 	.word	0x20004698
 800ade4:	20004594 	.word	0x20004594
 800ade8:	2000469c 	.word	0x2000469c
 800adec:	20004680 	.word	0x20004680
 800adf0:	20004650 	.word	0x20004650
 800adf4:	2000464c 	.word	0x2000464c
 800adf8:	200046b4 	.word	0x200046b4

0800adfc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	460b      	mov	r3, r1
 800ae06:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ae08:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ae0c:	f002 fcbe 	bl	800d78c <USBD_static_malloc>
 800ae10:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d109      	bne.n	800ae2c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	32b0      	adds	r2, #176	; 0xb0
 800ae22:	2100      	movs	r1, #0
 800ae24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ae28:	2302      	movs	r3, #2
 800ae2a:	e0d4      	b.n	800afd6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ae2c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800ae30:	2100      	movs	r1, #0
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f002 fd26 	bl	800d884 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	32b0      	adds	r2, #176	; 0xb0
 800ae42:	68f9      	ldr	r1, [r7, #12]
 800ae44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	32b0      	adds	r2, #176	; 0xb0
 800ae52:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	7c1b      	ldrb	r3, [r3, #16]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d138      	bne.n	800aed6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ae64:	4b5e      	ldr	r3, [pc, #376]	; (800afe0 <USBD_CDC_Init+0x1e4>)
 800ae66:	7819      	ldrb	r1, [r3, #0]
 800ae68:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae6c:	2202      	movs	r2, #2
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f002 fb69 	bl	800d546 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ae74:	4b5a      	ldr	r3, [pc, #360]	; (800afe0 <USBD_CDC_Init+0x1e4>)
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	f003 020f 	and.w	r2, r3, #15
 800ae7c:	6879      	ldr	r1, [r7, #4]
 800ae7e:	4613      	mov	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	440b      	add	r3, r1
 800ae88:	3324      	adds	r3, #36	; 0x24
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ae8e:	4b55      	ldr	r3, [pc, #340]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800ae90:	7819      	ldrb	r1, [r3, #0]
 800ae92:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae96:	2202      	movs	r2, #2
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f002 fb54 	bl	800d546 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ae9e:	4b51      	ldr	r3, [pc, #324]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	f003 020f 	and.w	r2, r3, #15
 800aea6:	6879      	ldr	r1, [r7, #4]
 800aea8:	4613      	mov	r3, r2
 800aeaa:	009b      	lsls	r3, r3, #2
 800aeac:	4413      	add	r3, r2
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	440b      	add	r3, r1
 800aeb2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aeba:	4b4b      	ldr	r3, [pc, #300]	; (800afe8 <USBD_CDC_Init+0x1ec>)
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	f003 020f 	and.w	r2, r3, #15
 800aec2:	6879      	ldr	r1, [r7, #4]
 800aec4:	4613      	mov	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	4413      	add	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	440b      	add	r3, r1
 800aece:	3326      	adds	r3, #38	; 0x26
 800aed0:	2210      	movs	r2, #16
 800aed2:	801a      	strh	r2, [r3, #0]
 800aed4:	e035      	b.n	800af42 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aed6:	4b42      	ldr	r3, [pc, #264]	; (800afe0 <USBD_CDC_Init+0x1e4>)
 800aed8:	7819      	ldrb	r1, [r3, #0]
 800aeda:	2340      	movs	r3, #64	; 0x40
 800aedc:	2202      	movs	r2, #2
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f002 fb31 	bl	800d546 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aee4:	4b3e      	ldr	r3, [pc, #248]	; (800afe0 <USBD_CDC_Init+0x1e4>)
 800aee6:	781b      	ldrb	r3, [r3, #0]
 800aee8:	f003 020f 	and.w	r2, r3, #15
 800aeec:	6879      	ldr	r1, [r7, #4]
 800aeee:	4613      	mov	r3, r2
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	4413      	add	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	440b      	add	r3, r1
 800aef8:	3324      	adds	r3, #36	; 0x24
 800aefa:	2201      	movs	r2, #1
 800aefc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aefe:	4b39      	ldr	r3, [pc, #228]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800af00:	7819      	ldrb	r1, [r3, #0]
 800af02:	2340      	movs	r3, #64	; 0x40
 800af04:	2202      	movs	r2, #2
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f002 fb1d 	bl	800d546 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800af0c:	4b35      	ldr	r3, [pc, #212]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800af0e:	781b      	ldrb	r3, [r3, #0]
 800af10:	f003 020f 	and.w	r2, r3, #15
 800af14:	6879      	ldr	r1, [r7, #4]
 800af16:	4613      	mov	r3, r2
 800af18:	009b      	lsls	r3, r3, #2
 800af1a:	4413      	add	r3, r2
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	440b      	add	r3, r1
 800af20:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800af24:	2201      	movs	r2, #1
 800af26:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800af28:	4b2f      	ldr	r3, [pc, #188]	; (800afe8 <USBD_CDC_Init+0x1ec>)
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	f003 020f 	and.w	r2, r3, #15
 800af30:	6879      	ldr	r1, [r7, #4]
 800af32:	4613      	mov	r3, r2
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	4413      	add	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	440b      	add	r3, r1
 800af3c:	3326      	adds	r3, #38	; 0x26
 800af3e:	2210      	movs	r2, #16
 800af40:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800af42:	4b29      	ldr	r3, [pc, #164]	; (800afe8 <USBD_CDC_Init+0x1ec>)
 800af44:	7819      	ldrb	r1, [r3, #0]
 800af46:	2308      	movs	r3, #8
 800af48:	2203      	movs	r2, #3
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f002 fafb 	bl	800d546 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800af50:	4b25      	ldr	r3, [pc, #148]	; (800afe8 <USBD_CDC_Init+0x1ec>)
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	f003 020f 	and.w	r2, r3, #15
 800af58:	6879      	ldr	r1, [r7, #4]
 800af5a:	4613      	mov	r3, r2
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	4413      	add	r3, r2
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	440b      	add	r3, r1
 800af64:	3324      	adds	r3, #36	; 0x24
 800af66:	2201      	movs	r2, #1
 800af68:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	33b0      	adds	r3, #176	; 0xb0
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	4413      	add	r3, r2
 800af80:	685b      	ldr	r3, [r3, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2200      	movs	r2, #0
 800af8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2200      	movs	r2, #0
 800af92:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d101      	bne.n	800afa4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800afa0:	2302      	movs	r3, #2
 800afa2:	e018      	b.n	800afd6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	7c1b      	ldrb	r3, [r3, #16]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10a      	bne.n	800afc2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800afac:	4b0d      	ldr	r3, [pc, #52]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800afae:	7819      	ldrb	r1, [r3, #0]
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800afb6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f002 fbb2 	bl	800d724 <USBD_LL_PrepareReceive>
 800afc0:	e008      	b.n	800afd4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800afc2:	4b08      	ldr	r3, [pc, #32]	; (800afe4 <USBD_CDC_Init+0x1e8>)
 800afc4:	7819      	ldrb	r1, [r3, #0]
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800afcc:	2340      	movs	r3, #64	; 0x40
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f002 fba8 	bl	800d724 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	20000143 	.word	0x20000143
 800afe4:	20000144 	.word	0x20000144
 800afe8:	20000145 	.word	0x20000145

0800afec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b082      	sub	sp, #8
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	460b      	mov	r3, r1
 800aff6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800aff8:	4b3a      	ldr	r3, [pc, #232]	; (800b0e4 <USBD_CDC_DeInit+0xf8>)
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	4619      	mov	r1, r3
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f002 fac7 	bl	800d592 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b004:	4b37      	ldr	r3, [pc, #220]	; (800b0e4 <USBD_CDC_DeInit+0xf8>)
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	f003 020f 	and.w	r2, r3, #15
 800b00c:	6879      	ldr	r1, [r7, #4]
 800b00e:	4613      	mov	r3, r2
 800b010:	009b      	lsls	r3, r3, #2
 800b012:	4413      	add	r3, r2
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	440b      	add	r3, r1
 800b018:	3324      	adds	r3, #36	; 0x24
 800b01a:	2200      	movs	r2, #0
 800b01c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b01e:	4b32      	ldr	r3, [pc, #200]	; (800b0e8 <USBD_CDC_DeInit+0xfc>)
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	4619      	mov	r1, r3
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f002 fab4 	bl	800d592 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b02a:	4b2f      	ldr	r3, [pc, #188]	; (800b0e8 <USBD_CDC_DeInit+0xfc>)
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	f003 020f 	and.w	r2, r3, #15
 800b032:	6879      	ldr	r1, [r7, #4]
 800b034:	4613      	mov	r3, r2
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	4413      	add	r3, r2
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	440b      	add	r3, r1
 800b03e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b042:	2200      	movs	r2, #0
 800b044:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b046:	4b29      	ldr	r3, [pc, #164]	; (800b0ec <USBD_CDC_DeInit+0x100>)
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	4619      	mov	r1, r3
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f002 faa0 	bl	800d592 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b052:	4b26      	ldr	r3, [pc, #152]	; (800b0ec <USBD_CDC_DeInit+0x100>)
 800b054:	781b      	ldrb	r3, [r3, #0]
 800b056:	f003 020f 	and.w	r2, r3, #15
 800b05a:	6879      	ldr	r1, [r7, #4]
 800b05c:	4613      	mov	r3, r2
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	4413      	add	r3, r2
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	440b      	add	r3, r1
 800b066:	3324      	adds	r3, #36	; 0x24
 800b068:	2200      	movs	r2, #0
 800b06a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b06c:	4b1f      	ldr	r3, [pc, #124]	; (800b0ec <USBD_CDC_DeInit+0x100>)
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	f003 020f 	and.w	r2, r3, #15
 800b074:	6879      	ldr	r1, [r7, #4]
 800b076:	4613      	mov	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	440b      	add	r3, r1
 800b080:	3326      	adds	r3, #38	; 0x26
 800b082:	2200      	movs	r2, #0
 800b084:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	32b0      	adds	r2, #176	; 0xb0
 800b090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d01f      	beq.n	800b0d8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	33b0      	adds	r3, #176	; 0xb0
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	4413      	add	r3, r2
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	32b0      	adds	r2, #176	; 0xb0
 800b0b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f002 fb74 	bl	800d7a8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	32b0      	adds	r2, #176	; 0xb0
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b0d8:	2300      	movs	r3, #0
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3708      	adds	r7, #8
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	20000143 	.word	0x20000143
 800b0e8:	20000144 	.word	0x20000144
 800b0ec:	20000145 	.word	0x20000145

0800b0f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b086      	sub	sp, #24
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	32b0      	adds	r2, #176	; 0xb0
 800b104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b108:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b10a:	2300      	movs	r3, #0
 800b10c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b10e:	2300      	movs	r3, #0
 800b110:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b112:	2300      	movs	r3, #0
 800b114:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d101      	bne.n	800b120 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b11c:	2303      	movs	r3, #3
 800b11e:	e0bf      	b.n	800b2a0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d050      	beq.n	800b1ce <USBD_CDC_Setup+0xde>
 800b12c:	2b20      	cmp	r3, #32
 800b12e:	f040 80af 	bne.w	800b290 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	88db      	ldrh	r3, [r3, #6]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d03a      	beq.n	800b1b0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	b25b      	sxtb	r3, r3
 800b140:	2b00      	cmp	r3, #0
 800b142:	da1b      	bge.n	800b17c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b14a:	687a      	ldr	r2, [r7, #4]
 800b14c:	33b0      	adds	r3, #176	; 0xb0
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	683a      	ldr	r2, [r7, #0]
 800b158:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b15a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b15c:	683a      	ldr	r2, [r7, #0]
 800b15e:	88d2      	ldrh	r2, [r2, #6]
 800b160:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	88db      	ldrh	r3, [r3, #6]
 800b166:	2b07      	cmp	r3, #7
 800b168:	bf28      	it	cs
 800b16a:	2307      	movcs	r3, #7
 800b16c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	89fa      	ldrh	r2, [r7, #14]
 800b172:	4619      	mov	r1, r3
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f001 fd89 	bl	800cc8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b17a:	e090      	b.n	800b29e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	785a      	ldrb	r2, [r3, #1]
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	88db      	ldrh	r3, [r3, #6]
 800b18a:	2b3f      	cmp	r3, #63	; 0x3f
 800b18c:	d803      	bhi.n	800b196 <USBD_CDC_Setup+0xa6>
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	88db      	ldrh	r3, [r3, #6]
 800b192:	b2da      	uxtb	r2, r3
 800b194:	e000      	b.n	800b198 <USBD_CDC_Setup+0xa8>
 800b196:	2240      	movs	r2, #64	; 0x40
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b19e:	6939      	ldr	r1, [r7, #16]
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f001 fd9b 	bl	800cce4 <USBD_CtlPrepareRx>
      break;
 800b1ae:	e076      	b.n	800b29e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	33b0      	adds	r3, #176	; 0xb0
 800b1ba:	009b      	lsls	r3, r3, #2
 800b1bc:	4413      	add	r3, r2
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	689b      	ldr	r3, [r3, #8]
 800b1c2:	683a      	ldr	r2, [r7, #0]
 800b1c4:	7850      	ldrb	r0, [r2, #1]
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	6839      	ldr	r1, [r7, #0]
 800b1ca:	4798      	blx	r3
      break;
 800b1cc:	e067      	b.n	800b29e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	785b      	ldrb	r3, [r3, #1]
 800b1d2:	2b0b      	cmp	r3, #11
 800b1d4:	d851      	bhi.n	800b27a <USBD_CDC_Setup+0x18a>
 800b1d6:	a201      	add	r2, pc, #4	; (adr r2, 800b1dc <USBD_CDC_Setup+0xec>)
 800b1d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1dc:	0800b20d 	.word	0x0800b20d
 800b1e0:	0800b289 	.word	0x0800b289
 800b1e4:	0800b27b 	.word	0x0800b27b
 800b1e8:	0800b27b 	.word	0x0800b27b
 800b1ec:	0800b27b 	.word	0x0800b27b
 800b1f0:	0800b27b 	.word	0x0800b27b
 800b1f4:	0800b27b 	.word	0x0800b27b
 800b1f8:	0800b27b 	.word	0x0800b27b
 800b1fc:	0800b27b 	.word	0x0800b27b
 800b200:	0800b27b 	.word	0x0800b27b
 800b204:	0800b237 	.word	0x0800b237
 800b208:	0800b261 	.word	0x0800b261
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b212:	b2db      	uxtb	r3, r3
 800b214:	2b03      	cmp	r3, #3
 800b216:	d107      	bne.n	800b228 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b218:	f107 030a 	add.w	r3, r7, #10
 800b21c:	2202      	movs	r2, #2
 800b21e:	4619      	mov	r1, r3
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f001 fd33 	bl	800cc8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b226:	e032      	b.n	800b28e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b228:	6839      	ldr	r1, [r7, #0]
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f001 fcbd 	bl	800cbaa <USBD_CtlError>
            ret = USBD_FAIL;
 800b230:	2303      	movs	r3, #3
 800b232:	75fb      	strb	r3, [r7, #23]
          break;
 800b234:	e02b      	b.n	800b28e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b03      	cmp	r3, #3
 800b240:	d107      	bne.n	800b252 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b242:	f107 030d 	add.w	r3, r7, #13
 800b246:	2201      	movs	r2, #1
 800b248:	4619      	mov	r1, r3
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f001 fd1e 	bl	800cc8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b250:	e01d      	b.n	800b28e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f001 fca8 	bl	800cbaa <USBD_CtlError>
            ret = USBD_FAIL;
 800b25a:	2303      	movs	r3, #3
 800b25c:	75fb      	strb	r3, [r7, #23]
          break;
 800b25e:	e016      	b.n	800b28e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b266:	b2db      	uxtb	r3, r3
 800b268:	2b03      	cmp	r3, #3
 800b26a:	d00f      	beq.n	800b28c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b26c:	6839      	ldr	r1, [r7, #0]
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f001 fc9b 	bl	800cbaa <USBD_CtlError>
            ret = USBD_FAIL;
 800b274:	2303      	movs	r3, #3
 800b276:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b278:	e008      	b.n	800b28c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b27a:	6839      	ldr	r1, [r7, #0]
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f001 fc94 	bl	800cbaa <USBD_CtlError>
          ret = USBD_FAIL;
 800b282:	2303      	movs	r3, #3
 800b284:	75fb      	strb	r3, [r7, #23]
          break;
 800b286:	e002      	b.n	800b28e <USBD_CDC_Setup+0x19e>
          break;
 800b288:	bf00      	nop
 800b28a:	e008      	b.n	800b29e <USBD_CDC_Setup+0x1ae>
          break;
 800b28c:	bf00      	nop
      }
      break;
 800b28e:	e006      	b.n	800b29e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b290:	6839      	ldr	r1, [r7, #0]
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f001 fc89 	bl	800cbaa <USBD_CtlError>
      ret = USBD_FAIL;
 800b298:	2303      	movs	r3, #3
 800b29a:	75fb      	strb	r3, [r7, #23]
      break;
 800b29c:	bf00      	nop
  }

  return (uint8_t)ret;
 800b29e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3718      	adds	r7, #24
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b2ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	32b0      	adds	r2, #176	; 0xb0
 800b2c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d101      	bne.n	800b2d2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e065      	b.n	800b39e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	32b0      	adds	r2, #176	; 0xb0
 800b2dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b2e2:	78fb      	ldrb	r3, [r7, #3]
 800b2e4:	f003 020f 	and.w	r2, r3, #15
 800b2e8:	6879      	ldr	r1, [r7, #4]
 800b2ea:	4613      	mov	r3, r2
 800b2ec:	009b      	lsls	r3, r3, #2
 800b2ee:	4413      	add	r3, r2
 800b2f0:	009b      	lsls	r3, r3, #2
 800b2f2:	440b      	add	r3, r1
 800b2f4:	3318      	adds	r3, #24
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d02f      	beq.n	800b35c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b2fc:	78fb      	ldrb	r3, [r7, #3]
 800b2fe:	f003 020f 	and.w	r2, r3, #15
 800b302:	6879      	ldr	r1, [r7, #4]
 800b304:	4613      	mov	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	440b      	add	r3, r1
 800b30e:	3318      	adds	r3, #24
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	78fb      	ldrb	r3, [r7, #3]
 800b314:	f003 010f 	and.w	r1, r3, #15
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	460b      	mov	r3, r1
 800b31c:	00db      	lsls	r3, r3, #3
 800b31e:	440b      	add	r3, r1
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	4403      	add	r3, r0
 800b324:	3348      	adds	r3, #72	; 0x48
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	fbb2 f1f3 	udiv	r1, r2, r3
 800b32c:	fb01 f303 	mul.w	r3, r1, r3
 800b330:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b332:	2b00      	cmp	r3, #0
 800b334:	d112      	bne.n	800b35c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b336:	78fb      	ldrb	r3, [r7, #3]
 800b338:	f003 020f 	and.w	r2, r3, #15
 800b33c:	6879      	ldr	r1, [r7, #4]
 800b33e:	4613      	mov	r3, r2
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	4413      	add	r3, r2
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	440b      	add	r3, r1
 800b348:	3318      	adds	r3, #24
 800b34a:	2200      	movs	r2, #0
 800b34c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b34e:	78f9      	ldrb	r1, [r7, #3]
 800b350:	2300      	movs	r3, #0
 800b352:	2200      	movs	r2, #0
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f002 f9c4 	bl	800d6e2 <USBD_LL_Transmit>
 800b35a:	e01f      	b.n	800b39c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	2200      	movs	r2, #0
 800b360:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	33b0      	adds	r3, #176	; 0xb0
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	4413      	add	r3, r2
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	691b      	ldr	r3, [r3, #16]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d010      	beq.n	800b39c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	33b0      	adds	r3, #176	; 0xb0
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	4413      	add	r3, r2
 800b388:	685b      	ldr	r3, [r3, #4]
 800b38a:	691b      	ldr	r3, [r3, #16]
 800b38c:	68ba      	ldr	r2, [r7, #8]
 800b38e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b392:	68ba      	ldr	r2, [r7, #8]
 800b394:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b398:	78fa      	ldrb	r2, [r7, #3]
 800b39a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	32b0      	adds	r2, #176	; 0xb0
 800b3bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	32b0      	adds	r2, #176	; 0xb0
 800b3cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d101      	bne.n	800b3d8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b3d4:	2303      	movs	r3, #3
 800b3d6:	e01a      	b.n	800b40e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b3d8:	78fb      	ldrb	r3, [r7, #3]
 800b3da:	4619      	mov	r1, r3
 800b3dc:	6878      	ldr	r0, [r7, #4]
 800b3de:	f002 f9c2 	bl	800d766 <USBD_LL_GetRxDataSize>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	33b0      	adds	r3, #176	; 0xb0
 800b3f4:	009b      	lsls	r3, r3, #2
 800b3f6:	4413      	add	r3, r2
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	68db      	ldr	r3, [r3, #12]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b402:	68fa      	ldr	r2, [r7, #12]
 800b404:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b408:	4611      	mov	r1, r2
 800b40a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3710      	adds	r7, #16
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b416:	b580      	push	{r7, lr}
 800b418:	b084      	sub	sp, #16
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	32b0      	adds	r2, #176	; 0xb0
 800b428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b42c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d101      	bne.n	800b438 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b434:	2303      	movs	r3, #3
 800b436:	e025      	b.n	800b484 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b43e:	687a      	ldr	r2, [r7, #4]
 800b440:	33b0      	adds	r3, #176	; 0xb0
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4413      	add	r3, r2
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d01a      	beq.n	800b482 <USBD_CDC_EP0_RxReady+0x6c>
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b452:	2bff      	cmp	r3, #255	; 0xff
 800b454:	d015      	beq.n	800b482 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	33b0      	adds	r3, #176	; 0xb0
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	4413      	add	r3, r2
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	689b      	ldr	r3, [r3, #8]
 800b468:	68fa      	ldr	r2, [r7, #12]
 800b46a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800b46e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b470:	68fa      	ldr	r2, [r7, #12]
 800b472:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b476:	b292      	uxth	r2, r2
 800b478:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	22ff      	movs	r2, #255	; 0xff
 800b47e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b482:	2300      	movs	r3, #0
}
 800b484:	4618      	mov	r0, r3
 800b486:	3710      	adds	r7, #16
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b086      	sub	sp, #24
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b494:	2182      	movs	r1, #130	; 0x82
 800b496:	4818      	ldr	r0, [pc, #96]	; (800b4f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b498:	f000 fd4f 	bl	800bf3a <USBD_GetEpDesc>
 800b49c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b49e:	2101      	movs	r1, #1
 800b4a0:	4815      	ldr	r0, [pc, #84]	; (800b4f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b4a2:	f000 fd4a 	bl	800bf3a <USBD_GetEpDesc>
 800b4a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b4a8:	2181      	movs	r1, #129	; 0x81
 800b4aa:	4813      	ldr	r0, [pc, #76]	; (800b4f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b4ac:	f000 fd45 	bl	800bf3a <USBD_GetEpDesc>
 800b4b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d002      	beq.n	800b4be <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	2210      	movs	r2, #16
 800b4bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d006      	beq.n	800b4d2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4cc:	711a      	strb	r2, [r3, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d006      	beq.n	800b4e6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4e0:	711a      	strb	r2, [r3, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2243      	movs	r2, #67	; 0x43
 800b4ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b4ec:	4b02      	ldr	r3, [pc, #8]	; (800b4f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3718      	adds	r7, #24
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}
 800b4f6:	bf00      	nop
 800b4f8:	20000100 	.word	0x20000100

0800b4fc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b086      	sub	sp, #24
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b504:	2182      	movs	r1, #130	; 0x82
 800b506:	4818      	ldr	r0, [pc, #96]	; (800b568 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b508:	f000 fd17 	bl	800bf3a <USBD_GetEpDesc>
 800b50c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b50e:	2101      	movs	r1, #1
 800b510:	4815      	ldr	r0, [pc, #84]	; (800b568 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b512:	f000 fd12 	bl	800bf3a <USBD_GetEpDesc>
 800b516:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b518:	2181      	movs	r1, #129	; 0x81
 800b51a:	4813      	ldr	r0, [pc, #76]	; (800b568 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b51c:	f000 fd0d 	bl	800bf3a <USBD_GetEpDesc>
 800b520:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d002      	beq.n	800b52e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	2210      	movs	r2, #16
 800b52c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d006      	beq.n	800b542 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	2200      	movs	r2, #0
 800b538:	711a      	strb	r2, [r3, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	f042 0202 	orr.w	r2, r2, #2
 800b540:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d006      	beq.n	800b556 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2200      	movs	r2, #0
 800b54c:	711a      	strb	r2, [r3, #4]
 800b54e:	2200      	movs	r2, #0
 800b550:	f042 0202 	orr.w	r2, r2, #2
 800b554:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2243      	movs	r2, #67	; 0x43
 800b55a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b55c:	4b02      	ldr	r3, [pc, #8]	; (800b568 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3718      	adds	r7, #24
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20000100 	.word	0x20000100

0800b56c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b086      	sub	sp, #24
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b574:	2182      	movs	r1, #130	; 0x82
 800b576:	4818      	ldr	r0, [pc, #96]	; (800b5d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b578:	f000 fcdf 	bl	800bf3a <USBD_GetEpDesc>
 800b57c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b57e:	2101      	movs	r1, #1
 800b580:	4815      	ldr	r0, [pc, #84]	; (800b5d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b582:	f000 fcda 	bl	800bf3a <USBD_GetEpDesc>
 800b586:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b588:	2181      	movs	r1, #129	; 0x81
 800b58a:	4813      	ldr	r0, [pc, #76]	; (800b5d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b58c:	f000 fcd5 	bl	800bf3a <USBD_GetEpDesc>
 800b590:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	2210      	movs	r2, #16
 800b59c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d006      	beq.n	800b5b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b5ac:	711a      	strb	r2, [r3, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d006      	beq.n	800b5c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b5c0:	711a      	strb	r2, [r3, #4]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2243      	movs	r2, #67	; 0x43
 800b5ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b5cc:	4b02      	ldr	r3, [pc, #8]	; (800b5d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3718      	adds	r7, #24
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	20000100 	.word	0x20000100

0800b5dc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b083      	sub	sp, #12
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	220a      	movs	r2, #10
 800b5e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b5ea:	4b03      	ldr	r3, [pc, #12]	; (800b5f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	370c      	adds	r7, #12
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f6:	4770      	bx	lr
 800b5f8:	200000bc 	.word	0x200000bc

0800b5fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b083      	sub	sp, #12
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d101      	bne.n	800b610 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b60c:	2303      	movs	r3, #3
 800b60e:	e009      	b.n	800b624 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	33b0      	adds	r3, #176	; 0xb0
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	683a      	ldr	r2, [r7, #0]
 800b620:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b622:	2300      	movs	r3, #0
}
 800b624:	4618      	mov	r0, r3
 800b626:	370c      	adds	r7, #12
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b630:	b480      	push	{r7}
 800b632:	b087      	sub	sp, #28
 800b634:	af00      	add	r7, sp, #0
 800b636:	60f8      	str	r0, [r7, #12]
 800b638:	60b9      	str	r1, [r7, #8]
 800b63a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	32b0      	adds	r2, #176	; 0xb0
 800b646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b64a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d101      	bne.n	800b656 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b652:	2303      	movs	r3, #3
 800b654:	e008      	b.n	800b668 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	687a      	ldr	r2, [r7, #4]
 800b662:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b666:	2300      	movs	r3, #0
}
 800b668:	4618      	mov	r0, r3
 800b66a:	371c      	adds	r7, #28
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	32b0      	adds	r2, #176	; 0xb0
 800b688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b68c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d101      	bne.n	800b698 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b694:	2303      	movs	r3, #3
 800b696:	e004      	b.n	800b6a2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	683a      	ldr	r2, [r7, #0]
 800b69c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b6a0:	2300      	movs	r3, #0
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3714      	adds	r7, #20
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
	...

0800b6b0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	32b0      	adds	r2, #176	; 0xb0
 800b6c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6c6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	32b0      	adds	r2, #176	; 0xb0
 800b6d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d101      	bne.n	800b6e2 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b6de:	2303      	movs	r3, #3
 800b6e0:	e025      	b.n	800b72e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d11f      	bne.n	800b72c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b6f4:	4b10      	ldr	r3, [pc, #64]	; (800b738 <USBD_CDC_TransmitPacket+0x88>)
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	f003 020f 	and.w	r2, r3, #15
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	4613      	mov	r3, r2
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	4403      	add	r3, r0
 800b70e:	3318      	adds	r3, #24
 800b710:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b712:	4b09      	ldr	r3, [pc, #36]	; (800b738 <USBD_CDC_TransmitPacket+0x88>)
 800b714:	7819      	ldrb	r1, [r3, #0]
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f001 ffdd 	bl	800d6e2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72e:	4618      	mov	r0, r3
 800b730:	3710      	adds	r7, #16
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	20000143 	.word	0x20000143

0800b73c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b084      	sub	sp, #16
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	32b0      	adds	r2, #176	; 0xb0
 800b74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b752:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	32b0      	adds	r2, #176	; 0xb0
 800b75e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d101      	bne.n	800b76a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b766:	2303      	movs	r3, #3
 800b768:	e018      	b.n	800b79c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	7c1b      	ldrb	r3, [r3, #16]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d10a      	bne.n	800b788 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b772:	4b0c      	ldr	r3, [pc, #48]	; (800b7a4 <USBD_CDC_ReceivePacket+0x68>)
 800b774:	7819      	ldrb	r1, [r3, #0]
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b77c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f001 ffcf 	bl	800d724 <USBD_LL_PrepareReceive>
 800b786:	e008      	b.n	800b79a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b788:	4b06      	ldr	r3, [pc, #24]	; (800b7a4 <USBD_CDC_ReceivePacket+0x68>)
 800b78a:	7819      	ldrb	r1, [r3, #0]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b792:	2340      	movs	r3, #64	; 0x40
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f001 ffc5 	bl	800d724 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	20000144 	.word	0x20000144

0800b7a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d101      	bne.n	800b7c0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	e01f      	b.n	800b800 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d003      	beq.n	800b7e6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	68ba      	ldr	r2, [r7, #8]
 800b7e2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	79fa      	ldrb	r2, [r7, #7]
 800b7f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f001 fe39 	bl	800d46c <USBD_LL_Init>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b7fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3718      	adds	r7, #24
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b084      	sub	sp, #16
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b812:	2300      	movs	r3, #0
 800b814:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d101      	bne.n	800b820 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b81c:	2303      	movs	r3, #3
 800b81e:	e025      	b.n	800b86c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	683a      	ldr	r2, [r7, #0]
 800b824:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	32ae      	adds	r2, #174	; 0xae
 800b832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00f      	beq.n	800b85c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	32ae      	adds	r2, #174	; 0xae
 800b846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b84a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b84c:	f107 020e 	add.w	r2, r7, #14
 800b850:	4610      	mov	r0, r2
 800b852:	4798      	blx	r3
 800b854:	4602      	mov	r2, r0
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800b862:	1c5a      	adds	r2, r3, #1
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3710      	adds	r7, #16
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f001 fe47 	bl	800d510 <USBD_LL_Start>
 800b882:	4603      	mov	r3, r0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b894:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b896:	4618      	mov	r0, r3
 800b898:	370c      	adds	r7, #12
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr

0800b8a2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b8a2:	b580      	push	{r7, lr}
 800b8a4:	b084      	sub	sp, #16
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	6078      	str	r0, [r7, #4]
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d009      	beq.n	800b8d0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	78fa      	ldrb	r2, [r7, #3]
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	4798      	blx	r3
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b8d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3710      	adds	r7, #16
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b084      	sub	sp, #16
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	78fa      	ldrb	r2, [r7, #3]
 800b8f4:	4611      	mov	r1, r2
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	4798      	blx	r3
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d001      	beq.n	800b904 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b900:	2303      	movs	r3, #3
 800b902:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b904:	7bfb      	ldrb	r3, [r7, #15]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3710      	adds	r7, #16
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b90e:	b580      	push	{r7, lr}
 800b910:	b084      	sub	sp, #16
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
 800b916:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b91e:	6839      	ldr	r1, [r7, #0]
 800b920:	4618      	mov	r0, r3
 800b922:	f001 f908 	bl	800cb36 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b934:	461a      	mov	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b942:	f003 031f 	and.w	r3, r3, #31
 800b946:	2b02      	cmp	r3, #2
 800b948:	d01a      	beq.n	800b980 <USBD_LL_SetupStage+0x72>
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	d822      	bhi.n	800b994 <USBD_LL_SetupStage+0x86>
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d002      	beq.n	800b958 <USBD_LL_SetupStage+0x4a>
 800b952:	2b01      	cmp	r3, #1
 800b954:	d00a      	beq.n	800b96c <USBD_LL_SetupStage+0x5e>
 800b956:	e01d      	b.n	800b994 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b95e:	4619      	mov	r1, r3
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 fb5f 	bl	800c024 <USBD_StdDevReq>
 800b966:	4603      	mov	r3, r0
 800b968:	73fb      	strb	r3, [r7, #15]
      break;
 800b96a:	e020      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b972:	4619      	mov	r1, r3
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 fbc7 	bl	800c108 <USBD_StdItfReq>
 800b97a:	4603      	mov	r3, r0
 800b97c:	73fb      	strb	r3, [r7, #15]
      break;
 800b97e:	e016      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b986:	4619      	mov	r1, r3
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 fc29 	bl	800c1e0 <USBD_StdEPReq>
 800b98e:	4603      	mov	r3, r0
 800b990:	73fb      	strb	r3, [r7, #15]
      break;
 800b992:	e00c      	b.n	800b9ae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b99a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b99e:	b2db      	uxtb	r3, r3
 800b9a0:	4619      	mov	r1, r3
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f001 fe14 	bl	800d5d0 <USBD_LL_StallEP>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	73fb      	strb	r3, [r7, #15]
      break;
 800b9ac:	bf00      	nop
  }

  return ret;
 800b9ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b086      	sub	sp, #24
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	607a      	str	r2, [r7, #4]
 800b9c4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b9ca:	7afb      	ldrb	r3, [r7, #11]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d16e      	bne.n	800baae <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b9d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b9de:	2b03      	cmp	r3, #3
 800b9e0:	f040 8098 	bne.w	800bb14 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	693b      	ldr	r3, [r7, #16]
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d913      	bls.n	800ba18 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	689a      	ldr	r2, [r3, #8]
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	68db      	ldr	r3, [r3, #12]
 800b9f8:	1ad2      	subs	r2, r2, r3
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	68da      	ldr	r2, [r3, #12]
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	689b      	ldr	r3, [r3, #8]
 800ba06:	4293      	cmp	r3, r2
 800ba08:	bf28      	it	cs
 800ba0a:	4613      	movcs	r3, r2
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	6879      	ldr	r1, [r7, #4]
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f001 f984 	bl	800cd1e <USBD_CtlContinueRx>
 800ba16:	e07d      	b.n	800bb14 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ba1e:	f003 031f 	and.w	r3, r3, #31
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d014      	beq.n	800ba50 <USBD_LL_DataOutStage+0x98>
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d81d      	bhi.n	800ba66 <USBD_LL_DataOutStage+0xae>
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d002      	beq.n	800ba34 <USBD_LL_DataOutStage+0x7c>
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d003      	beq.n	800ba3a <USBD_LL_DataOutStage+0x82>
 800ba32:	e018      	b.n	800ba66 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ba34:	2300      	movs	r3, #0
 800ba36:	75bb      	strb	r3, [r7, #22]
            break;
 800ba38:	e018      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	4619      	mov	r1, r3
 800ba44:	68f8      	ldr	r0, [r7, #12]
 800ba46:	f000 fa5e 	bl	800bf06 <USBD_CoreFindIF>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	75bb      	strb	r3, [r7, #22]
            break;
 800ba4e:	e00d      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	4619      	mov	r1, r3
 800ba5a:	68f8      	ldr	r0, [r7, #12]
 800ba5c:	f000 fa60 	bl	800bf20 <USBD_CoreFindEP>
 800ba60:	4603      	mov	r3, r0
 800ba62:	75bb      	strb	r3, [r7, #22]
            break;
 800ba64:	e002      	b.n	800ba6c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ba66:	2300      	movs	r3, #0
 800ba68:	75bb      	strb	r3, [r7, #22]
            break;
 800ba6a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ba6c:	7dbb      	ldrb	r3, [r7, #22]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d119      	bne.n	800baa6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d113      	bne.n	800baa6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ba7e:	7dba      	ldrb	r2, [r7, #22]
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	32ae      	adds	r2, #174	; 0xae
 800ba84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba88:	691b      	ldr	r3, [r3, #16]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00b      	beq.n	800baa6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ba8e:	7dba      	ldrb	r2, [r7, #22]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ba96:	7dba      	ldrb	r2, [r7, #22]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	32ae      	adds	r2, #174	; 0xae
 800ba9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa0:	691b      	ldr	r3, [r3, #16]
 800baa2:	68f8      	ldr	r0, [r7, #12]
 800baa4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f001 f94a 	bl	800cd40 <USBD_CtlSendStatus>
 800baac:	e032      	b.n	800bb14 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800baae:	7afb      	ldrb	r3, [r7, #11]
 800bab0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	4619      	mov	r1, r3
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f000 fa31 	bl	800bf20 <USBD_CoreFindEP>
 800babe:	4603      	mov	r3, r0
 800bac0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bac2:	7dbb      	ldrb	r3, [r7, #22]
 800bac4:	2bff      	cmp	r3, #255	; 0xff
 800bac6:	d025      	beq.n	800bb14 <USBD_LL_DataOutStage+0x15c>
 800bac8:	7dbb      	ldrb	r3, [r7, #22]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d122      	bne.n	800bb14 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b03      	cmp	r3, #3
 800bad8:	d117      	bne.n	800bb0a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bada:	7dba      	ldrb	r2, [r7, #22]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	32ae      	adds	r2, #174	; 0xae
 800bae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bae4:	699b      	ldr	r3, [r3, #24]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d00f      	beq.n	800bb0a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800baea:	7dba      	ldrb	r2, [r7, #22]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800baf2:	7dba      	ldrb	r2, [r7, #22]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	32ae      	adds	r2, #174	; 0xae
 800baf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bafc:	699b      	ldr	r3, [r3, #24]
 800bafe:	7afa      	ldrb	r2, [r7, #11]
 800bb00:	4611      	mov	r1, r2
 800bb02:	68f8      	ldr	r0, [r7, #12]
 800bb04:	4798      	blx	r3
 800bb06:	4603      	mov	r3, r0
 800bb08:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bb0a:	7dfb      	ldrb	r3, [r7, #23]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d001      	beq.n	800bb14 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bb10:	7dfb      	ldrb	r3, [r7, #23]
 800bb12:	e000      	b.n	800bb16 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bb14:	2300      	movs	r3, #0
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3718      	adds	r7, #24
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}

0800bb1e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bb1e:	b580      	push	{r7, lr}
 800bb20:	b086      	sub	sp, #24
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	60f8      	str	r0, [r7, #12]
 800bb26:	460b      	mov	r3, r1
 800bb28:	607a      	str	r2, [r7, #4]
 800bb2a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bb2c:	7afb      	ldrb	r3, [r7, #11]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d16f      	bne.n	800bc12 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3314      	adds	r3, #20
 800bb36:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bb3e:	2b02      	cmp	r3, #2
 800bb40:	d15a      	bne.n	800bbf8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	689a      	ldr	r2, [r3, #8]
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d914      	bls.n	800bb78 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	1ad2      	subs	r2, r2, r3
 800bb58:	693b      	ldr	r3, [r7, #16]
 800bb5a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	461a      	mov	r2, r3
 800bb62:	6879      	ldr	r1, [r7, #4]
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f001 f8ac 	bl	800ccc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	2100      	movs	r1, #0
 800bb70:	68f8      	ldr	r0, [r7, #12]
 800bb72:	f001 fdd7 	bl	800d724 <USBD_LL_PrepareReceive>
 800bb76:	e03f      	b.n	800bbf8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	68da      	ldr	r2, [r3, #12]
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	689b      	ldr	r3, [r3, #8]
 800bb80:	429a      	cmp	r2, r3
 800bb82:	d11c      	bne.n	800bbbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	685a      	ldr	r2, [r3, #4]
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d316      	bcc.n	800bbbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	685a      	ldr	r2, [r3, #4]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d20f      	bcs.n	800bbbe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb9e:	2200      	movs	r2, #0
 800bba0:	2100      	movs	r1, #0
 800bba2:	68f8      	ldr	r0, [r7, #12]
 800bba4:	f001 f88d 	bl	800ccc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	68f8      	ldr	r0, [r7, #12]
 800bbb8:	f001 fdb4 	bl	800d724 <USBD_LL_PrepareReceive>
 800bbbc:	e01c      	b.n	800bbf8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	2b03      	cmp	r3, #3
 800bbc8:	d10f      	bne.n	800bbea <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d009      	beq.n	800bbea <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbe4:	68db      	ldr	r3, [r3, #12]
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bbea:	2180      	movs	r1, #128	; 0x80
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f001 fcef 	bl	800d5d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bbf2:	68f8      	ldr	r0, [r7, #12]
 800bbf4:	f001 f8b7 	bl	800cd66 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d03a      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bc02:	68f8      	ldr	r0, [r7, #12]
 800bc04:	f7ff fe42 	bl	800b88c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bc10:	e032      	b.n	800bc78 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bc12:	7afb      	ldrb	r3, [r7, #11]
 800bc14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bc18:	b2db      	uxtb	r3, r3
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f000 f97f 	bl	800bf20 <USBD_CoreFindEP>
 800bc22:	4603      	mov	r3, r0
 800bc24:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc26:	7dfb      	ldrb	r3, [r7, #23]
 800bc28:	2bff      	cmp	r3, #255	; 0xff
 800bc2a:	d025      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
 800bc2c:	7dfb      	ldrb	r3, [r7, #23]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d122      	bne.n	800bc78 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc38:	b2db      	uxtb	r3, r3
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	d11c      	bne.n	800bc78 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bc3e:	7dfa      	ldrb	r2, [r7, #23]
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	32ae      	adds	r2, #174	; 0xae
 800bc44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d014      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800bc4e:	7dfa      	ldrb	r2, [r7, #23]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bc56:	7dfa      	ldrb	r2, [r7, #23]
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	32ae      	adds	r2, #174	; 0xae
 800bc5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc60:	695b      	ldr	r3, [r3, #20]
 800bc62:	7afa      	ldrb	r2, [r7, #11]
 800bc64:	4611      	mov	r1, r2
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	4798      	blx	r3
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bc6e:	7dbb      	ldrb	r3, [r7, #22]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d001      	beq.n	800bc78 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bc74:	7dbb      	ldrb	r3, [r7, #22]
 800bc76:	e000      	b.n	800bc7a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3718      	adds	r7, #24
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b084      	sub	sp, #16
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2201      	movs	r2, #1
 800bc92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2200      	movs	r2, #0
 800bc9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d014      	beq.n	800bce8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcc4:	685b      	ldr	r3, [r3, #4]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d00e      	beq.n	800bce8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	687a      	ldr	r2, [r7, #4]
 800bcd4:	6852      	ldr	r2, [r2, #4]
 800bcd6:	b2d2      	uxtb	r2, r2
 800bcd8:	4611      	mov	r1, r2
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	4798      	blx	r3
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bce4:	2303      	movs	r3, #3
 800bce6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bce8:	2340      	movs	r3, #64	; 0x40
 800bcea:	2200      	movs	r2, #0
 800bcec:	2100      	movs	r1, #0
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f001 fc29 	bl	800d546 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	2240      	movs	r2, #64	; 0x40
 800bd00:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bd04:	2340      	movs	r3, #64	; 0x40
 800bd06:	2200      	movs	r2, #0
 800bd08:	2180      	movs	r1, #128	; 0x80
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f001 fc1b 	bl	800d546 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2201      	movs	r2, #1
 800bd14:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2240      	movs	r2, #64	; 0x40
 800bd1a:	621a      	str	r2, [r3, #32]

  return ret;
 800bd1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b083      	sub	sp, #12
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
 800bd2e:	460b      	mov	r3, r1
 800bd30:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	78fa      	ldrb	r2, [r7, #3]
 800bd36:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bd38:	2300      	movs	r3, #0
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	370c      	adds	r7, #12
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bd46:	b480      	push	{r7}
 800bd48:	b083      	sub	sp, #12
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd54:	b2da      	uxtb	r2, r3
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2204      	movs	r2, #4
 800bd60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bd64:	2300      	movs	r3, #0
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	370c      	adds	r7, #12
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd70:	4770      	bx	lr

0800bd72 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bd72:	b480      	push	{r7}
 800bd74:	b083      	sub	sp, #12
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd80:	b2db      	uxtb	r3, r3
 800bd82:	2b04      	cmp	r3, #4
 800bd84:	d106      	bne.n	800bd94 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800bd8c:	b2da      	uxtb	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bd94:	2300      	movs	r3, #0
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	370c      	adds	r7, #12
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr

0800bda2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b082      	sub	sp, #8
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	2b03      	cmp	r3, #3
 800bdb4:	d110      	bne.n	800bdd8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d00b      	beq.n	800bdd8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdc6:	69db      	ldr	r3, [r3, #28]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d005      	beq.n	800bdd8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdd2:	69db      	ldr	r3, [r3, #28]
 800bdd4:	6878      	ldr	r0, [r7, #4]
 800bdd6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bdd8:	2300      	movs	r3, #0
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3708      	adds	r7, #8
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}

0800bde2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bde2:	b580      	push	{r7, lr}
 800bde4:	b082      	sub	sp, #8
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
 800bdea:	460b      	mov	r3, r1
 800bdec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	32ae      	adds	r2, #174	; 0xae
 800bdf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d101      	bne.n	800be04 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800be00:	2303      	movs	r3, #3
 800be02:	e01c      	b.n	800be3e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	2b03      	cmp	r3, #3
 800be0e:	d115      	bne.n	800be3c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	32ae      	adds	r2, #174	; 0xae
 800be1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be1e:	6a1b      	ldr	r3, [r3, #32]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d00b      	beq.n	800be3c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	32ae      	adds	r2, #174	; 0xae
 800be2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be32:	6a1b      	ldr	r3, [r3, #32]
 800be34:	78fa      	ldrb	r2, [r7, #3]
 800be36:	4611      	mov	r1, r2
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b082      	sub	sp, #8
 800be4a:	af00      	add	r7, sp, #0
 800be4c:	6078      	str	r0, [r7, #4]
 800be4e:	460b      	mov	r3, r1
 800be50:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	32ae      	adds	r2, #174	; 0xae
 800be5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d101      	bne.n	800be68 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800be64:	2303      	movs	r3, #3
 800be66:	e01c      	b.n	800bea2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	2b03      	cmp	r3, #3
 800be72:	d115      	bne.n	800bea0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	32ae      	adds	r2, #174	; 0xae
 800be7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be84:	2b00      	cmp	r3, #0
 800be86:	d00b      	beq.n	800bea0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	32ae      	adds	r2, #174	; 0xae
 800be92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be98:	78fa      	ldrb	r2, [r7, #3]
 800be9a:	4611      	mov	r1, r2
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bea0:	2300      	movs	r3, #0
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3708      	adds	r7, #8
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}

0800beaa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800beaa:	b480      	push	{r7}
 800beac:	b083      	sub	sp, #12
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	370c      	adds	r7, #12
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bec8:	2300      	movs	r3, #0
 800beca:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00e      	beq.n	800befc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	687a      	ldr	r2, [r7, #4]
 800bee8:	6852      	ldr	r2, [r2, #4]
 800beea:	b2d2      	uxtb	r2, r2
 800beec:	4611      	mov	r1, r2
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	4798      	blx	r3
 800bef2:	4603      	mov	r3, r0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d001      	beq.n	800befc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bef8:	2303      	movs	r3, #3
 800befa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800befc:	7bfb      	ldrb	r3, [r7, #15]
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3710      	adds	r7, #16
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}

0800bf06 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bf06:	b480      	push	{r7}
 800bf08:	b083      	sub	sp, #12
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
 800bf0e:	460b      	mov	r3, r1
 800bf10:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bf12:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	370c      	adds	r7, #12
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1e:	4770      	bx	lr

0800bf20 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b083      	sub	sp, #12
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	460b      	mov	r3, r1
 800bf2a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bf2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	370c      	adds	r7, #12
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr

0800bf3a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bf3a:	b580      	push	{r7, lr}
 800bf3c:	b086      	sub	sp, #24
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	6078      	str	r0, [r7, #4]
 800bf42:	460b      	mov	r3, r1
 800bf44:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	885b      	ldrh	r3, [r3, #2]
 800bf56:	b29a      	uxth	r2, r3
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	b29b      	uxth	r3, r3
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d920      	bls.n	800bfa4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	781b      	ldrb	r3, [r3, #0]
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bf6a:	e013      	b.n	800bf94 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bf6c:	f107 030a 	add.w	r3, r7, #10
 800bf70:	4619      	mov	r1, r3
 800bf72:	6978      	ldr	r0, [r7, #20]
 800bf74:	f000 f81b 	bl	800bfae <USBD_GetNextDesc>
 800bf78:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	785b      	ldrb	r3, [r3, #1]
 800bf7e:	2b05      	cmp	r3, #5
 800bf80:	d108      	bne.n	800bf94 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	789b      	ldrb	r3, [r3, #2]
 800bf8a:	78fa      	ldrb	r2, [r7, #3]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d008      	beq.n	800bfa2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bf90:	2300      	movs	r3, #0
 800bf92:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	885b      	ldrh	r3, [r3, #2]
 800bf98:	b29a      	uxth	r2, r3
 800bf9a:	897b      	ldrh	r3, [r7, #10]
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	d8e5      	bhi.n	800bf6c <USBD_GetEpDesc+0x32>
 800bfa0:	e000      	b.n	800bfa4 <USBD_GetEpDesc+0x6a>
          break;
 800bfa2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bfa4:	693b      	ldr	r3, [r7, #16]
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3718      	adds	r7, #24
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b085      	sub	sp, #20
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	881a      	ldrh	r2, [r3, #0]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	4413      	add	r3, r2
 800bfc8:	b29a      	uxth	r2, r3
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	4413      	add	r3, r2
 800bfd8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bfda:	68fb      	ldr	r3, [r7, #12]
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3714      	adds	r7, #20
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b087      	sub	sp, #28
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	3301      	adds	r3, #1
 800bffe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c006:	8a3b      	ldrh	r3, [r7, #16]
 800c008:	021b      	lsls	r3, r3, #8
 800c00a:	b21a      	sxth	r2, r3
 800c00c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c010:	4313      	orrs	r3, r2
 800c012:	b21b      	sxth	r3, r3
 800c014:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c016:	89fb      	ldrh	r3, [r7, #14]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	371c      	adds	r7, #28
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr

0800c024 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b084      	sub	sp, #16
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c02e:	2300      	movs	r3, #0
 800c030:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	781b      	ldrb	r3, [r3, #0]
 800c036:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c03a:	2b40      	cmp	r3, #64	; 0x40
 800c03c:	d005      	beq.n	800c04a <USBD_StdDevReq+0x26>
 800c03e:	2b40      	cmp	r3, #64	; 0x40
 800c040:	d857      	bhi.n	800c0f2 <USBD_StdDevReq+0xce>
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00f      	beq.n	800c066 <USBD_StdDevReq+0x42>
 800c046:	2b20      	cmp	r3, #32
 800c048:	d153      	bne.n	800c0f2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	32ae      	adds	r2, #174	; 0xae
 800c054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	6839      	ldr	r1, [r7, #0]
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	4798      	blx	r3
 800c060:	4603      	mov	r3, r0
 800c062:	73fb      	strb	r3, [r7, #15]
      break;
 800c064:	e04a      	b.n	800c0fc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	785b      	ldrb	r3, [r3, #1]
 800c06a:	2b09      	cmp	r3, #9
 800c06c:	d83b      	bhi.n	800c0e6 <USBD_StdDevReq+0xc2>
 800c06e:	a201      	add	r2, pc, #4	; (adr r2, 800c074 <USBD_StdDevReq+0x50>)
 800c070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c074:	0800c0c9 	.word	0x0800c0c9
 800c078:	0800c0dd 	.word	0x0800c0dd
 800c07c:	0800c0e7 	.word	0x0800c0e7
 800c080:	0800c0d3 	.word	0x0800c0d3
 800c084:	0800c0e7 	.word	0x0800c0e7
 800c088:	0800c0a7 	.word	0x0800c0a7
 800c08c:	0800c09d 	.word	0x0800c09d
 800c090:	0800c0e7 	.word	0x0800c0e7
 800c094:	0800c0bf 	.word	0x0800c0bf
 800c098:	0800c0b1 	.word	0x0800c0b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c09c:	6839      	ldr	r1, [r7, #0]
 800c09e:	6878      	ldr	r0, [r7, #4]
 800c0a0:	f000 fa3c 	bl	800c51c <USBD_GetDescriptor>
          break;
 800c0a4:	e024      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c0a6:	6839      	ldr	r1, [r7, #0]
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 fba1 	bl	800c7f0 <USBD_SetAddress>
          break;
 800c0ae:	e01f      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c0b0:	6839      	ldr	r1, [r7, #0]
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f000 fbe0 	bl	800c878 <USBD_SetConfig>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	73fb      	strb	r3, [r7, #15]
          break;
 800c0bc:	e018      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c0be:	6839      	ldr	r1, [r7, #0]
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 fc83 	bl	800c9cc <USBD_GetConfig>
          break;
 800c0c6:	e013      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c0c8:	6839      	ldr	r1, [r7, #0]
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 fcb4 	bl	800ca38 <USBD_GetStatus>
          break;
 800c0d0:	e00e      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c0d2:	6839      	ldr	r1, [r7, #0]
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 fce3 	bl	800caa0 <USBD_SetFeature>
          break;
 800c0da:	e009      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c0dc:	6839      	ldr	r1, [r7, #0]
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fd07 	bl	800caf2 <USBD_ClrFeature>
          break;
 800c0e4:	e004      	b.n	800c0f0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c0e6:	6839      	ldr	r1, [r7, #0]
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f000 fd5e 	bl	800cbaa <USBD_CtlError>
          break;
 800c0ee:	bf00      	nop
      }
      break;
 800c0f0:	e004      	b.n	800c0fc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c0f2:	6839      	ldr	r1, [r7, #0]
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 fd58 	bl	800cbaa <USBD_CtlError>
      break;
 800c0fa:	bf00      	nop
  }

  return ret;
 800c0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3710      	adds	r7, #16
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
 800c106:	bf00      	nop

0800c108 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c112:	2300      	movs	r3, #0
 800c114:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	781b      	ldrb	r3, [r3, #0]
 800c11a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c11e:	2b40      	cmp	r3, #64	; 0x40
 800c120:	d005      	beq.n	800c12e <USBD_StdItfReq+0x26>
 800c122:	2b40      	cmp	r3, #64	; 0x40
 800c124:	d852      	bhi.n	800c1cc <USBD_StdItfReq+0xc4>
 800c126:	2b00      	cmp	r3, #0
 800c128:	d001      	beq.n	800c12e <USBD_StdItfReq+0x26>
 800c12a:	2b20      	cmp	r3, #32
 800c12c:	d14e      	bne.n	800c1cc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c134:	b2db      	uxtb	r3, r3
 800c136:	3b01      	subs	r3, #1
 800c138:	2b02      	cmp	r3, #2
 800c13a:	d840      	bhi.n	800c1be <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	889b      	ldrh	r3, [r3, #4]
 800c140:	b2db      	uxtb	r3, r3
 800c142:	2b01      	cmp	r3, #1
 800c144:	d836      	bhi.n	800c1b4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	889b      	ldrh	r3, [r3, #4]
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	4619      	mov	r1, r3
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f7ff fed9 	bl	800bf06 <USBD_CoreFindIF>
 800c154:	4603      	mov	r3, r0
 800c156:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c158:	7bbb      	ldrb	r3, [r7, #14]
 800c15a:	2bff      	cmp	r3, #255	; 0xff
 800c15c:	d01d      	beq.n	800c19a <USBD_StdItfReq+0x92>
 800c15e:	7bbb      	ldrb	r3, [r7, #14]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d11a      	bne.n	800c19a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c164:	7bba      	ldrb	r2, [r7, #14]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	32ae      	adds	r2, #174	; 0xae
 800c16a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c16e:	689b      	ldr	r3, [r3, #8]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d00f      	beq.n	800c194 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c174:	7bba      	ldrb	r2, [r7, #14]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c17c:	7bba      	ldrb	r2, [r7, #14]
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	32ae      	adds	r2, #174	; 0xae
 800c182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	6839      	ldr	r1, [r7, #0]
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	4798      	blx	r3
 800c18e:	4603      	mov	r3, r0
 800c190:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c192:	e004      	b.n	800c19e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c194:	2303      	movs	r3, #3
 800c196:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c198:	e001      	b.n	800c19e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c19a:	2303      	movs	r3, #3
 800c19c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	88db      	ldrh	r3, [r3, #6]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d110      	bne.n	800c1c8 <USBD_StdItfReq+0xc0>
 800c1a6:	7bfb      	ldrb	r3, [r7, #15]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d10d      	bne.n	800c1c8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c1ac:	6878      	ldr	r0, [r7, #4]
 800c1ae:	f000 fdc7 	bl	800cd40 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c1b2:	e009      	b.n	800c1c8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c1b4:	6839      	ldr	r1, [r7, #0]
 800c1b6:	6878      	ldr	r0, [r7, #4]
 800c1b8:	f000 fcf7 	bl	800cbaa <USBD_CtlError>
          break;
 800c1bc:	e004      	b.n	800c1c8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c1be:	6839      	ldr	r1, [r7, #0]
 800c1c0:	6878      	ldr	r0, [r7, #4]
 800c1c2:	f000 fcf2 	bl	800cbaa <USBD_CtlError>
          break;
 800c1c6:	e000      	b.n	800c1ca <USBD_StdItfReq+0xc2>
          break;
 800c1c8:	bf00      	nop
      }
      break;
 800c1ca:	e004      	b.n	800c1d6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c1cc:	6839      	ldr	r1, [r7, #0]
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f000 fceb 	bl	800cbaa <USBD_CtlError>
      break;
 800c1d4:	bf00      	nop
  }

  return ret;
 800c1d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3710      	adds	r7, #16
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}

0800c1e0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	889b      	ldrh	r3, [r3, #4]
 800c1f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c1fc:	2b40      	cmp	r3, #64	; 0x40
 800c1fe:	d007      	beq.n	800c210 <USBD_StdEPReq+0x30>
 800c200:	2b40      	cmp	r3, #64	; 0x40
 800c202:	f200 817f 	bhi.w	800c504 <USBD_StdEPReq+0x324>
 800c206:	2b00      	cmp	r3, #0
 800c208:	d02a      	beq.n	800c260 <USBD_StdEPReq+0x80>
 800c20a:	2b20      	cmp	r3, #32
 800c20c:	f040 817a 	bne.w	800c504 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c210:	7bbb      	ldrb	r3, [r7, #14]
 800c212:	4619      	mov	r1, r3
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f7ff fe83 	bl	800bf20 <USBD_CoreFindEP>
 800c21a:	4603      	mov	r3, r0
 800c21c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c21e:	7b7b      	ldrb	r3, [r7, #13]
 800c220:	2bff      	cmp	r3, #255	; 0xff
 800c222:	f000 8174 	beq.w	800c50e <USBD_StdEPReq+0x32e>
 800c226:	7b7b      	ldrb	r3, [r7, #13]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	f040 8170 	bne.w	800c50e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c22e:	7b7a      	ldrb	r2, [r7, #13]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c236:	7b7a      	ldrb	r2, [r7, #13]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	32ae      	adds	r2, #174	; 0xae
 800c23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c240:	689b      	ldr	r3, [r3, #8]
 800c242:	2b00      	cmp	r3, #0
 800c244:	f000 8163 	beq.w	800c50e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c248:	7b7a      	ldrb	r2, [r7, #13]
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	32ae      	adds	r2, #174	; 0xae
 800c24e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c252:	689b      	ldr	r3, [r3, #8]
 800c254:	6839      	ldr	r1, [r7, #0]
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	4798      	blx	r3
 800c25a:	4603      	mov	r3, r0
 800c25c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c25e:	e156      	b.n	800c50e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	785b      	ldrb	r3, [r3, #1]
 800c264:	2b03      	cmp	r3, #3
 800c266:	d008      	beq.n	800c27a <USBD_StdEPReq+0x9a>
 800c268:	2b03      	cmp	r3, #3
 800c26a:	f300 8145 	bgt.w	800c4f8 <USBD_StdEPReq+0x318>
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f000 809b 	beq.w	800c3aa <USBD_StdEPReq+0x1ca>
 800c274:	2b01      	cmp	r3, #1
 800c276:	d03c      	beq.n	800c2f2 <USBD_StdEPReq+0x112>
 800c278:	e13e      	b.n	800c4f8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c280:	b2db      	uxtb	r3, r3
 800c282:	2b02      	cmp	r3, #2
 800c284:	d002      	beq.n	800c28c <USBD_StdEPReq+0xac>
 800c286:	2b03      	cmp	r3, #3
 800c288:	d016      	beq.n	800c2b8 <USBD_StdEPReq+0xd8>
 800c28a:	e02c      	b.n	800c2e6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c28c:	7bbb      	ldrb	r3, [r7, #14]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00d      	beq.n	800c2ae <USBD_StdEPReq+0xce>
 800c292:	7bbb      	ldrb	r3, [r7, #14]
 800c294:	2b80      	cmp	r3, #128	; 0x80
 800c296:	d00a      	beq.n	800c2ae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c298:	7bbb      	ldrb	r3, [r7, #14]
 800c29a:	4619      	mov	r1, r3
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f001 f997 	bl	800d5d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c2a2:	2180      	movs	r1, #128	; 0x80
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f001 f993 	bl	800d5d0 <USBD_LL_StallEP>
 800c2aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c2ac:	e020      	b.n	800c2f0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c2ae:	6839      	ldr	r1, [r7, #0]
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f000 fc7a 	bl	800cbaa <USBD_CtlError>
              break;
 800c2b6:	e01b      	b.n	800c2f0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	885b      	ldrh	r3, [r3, #2]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d10e      	bne.n	800c2de <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c2c0:	7bbb      	ldrb	r3, [r7, #14]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d00b      	beq.n	800c2de <USBD_StdEPReq+0xfe>
 800c2c6:	7bbb      	ldrb	r3, [r7, #14]
 800c2c8:	2b80      	cmp	r3, #128	; 0x80
 800c2ca:	d008      	beq.n	800c2de <USBD_StdEPReq+0xfe>
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	88db      	ldrh	r3, [r3, #6]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d104      	bne.n	800c2de <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c2d4:	7bbb      	ldrb	r3, [r7, #14]
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f001 f979 	bl	800d5d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f000 fd2e 	bl	800cd40 <USBD_CtlSendStatus>

              break;
 800c2e4:	e004      	b.n	800c2f0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c2e6:	6839      	ldr	r1, [r7, #0]
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f000 fc5e 	bl	800cbaa <USBD_CtlError>
              break;
 800c2ee:	bf00      	nop
          }
          break;
 800c2f0:	e107      	b.n	800c502 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2f8:	b2db      	uxtb	r3, r3
 800c2fa:	2b02      	cmp	r3, #2
 800c2fc:	d002      	beq.n	800c304 <USBD_StdEPReq+0x124>
 800c2fe:	2b03      	cmp	r3, #3
 800c300:	d016      	beq.n	800c330 <USBD_StdEPReq+0x150>
 800c302:	e04b      	b.n	800c39c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c304:	7bbb      	ldrb	r3, [r7, #14]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d00d      	beq.n	800c326 <USBD_StdEPReq+0x146>
 800c30a:	7bbb      	ldrb	r3, [r7, #14]
 800c30c:	2b80      	cmp	r3, #128	; 0x80
 800c30e:	d00a      	beq.n	800c326 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c310:	7bbb      	ldrb	r3, [r7, #14]
 800c312:	4619      	mov	r1, r3
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f001 f95b 	bl	800d5d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c31a:	2180      	movs	r1, #128	; 0x80
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f001 f957 	bl	800d5d0 <USBD_LL_StallEP>
 800c322:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c324:	e040      	b.n	800c3a8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c326:	6839      	ldr	r1, [r7, #0]
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 fc3e 	bl	800cbaa <USBD_CtlError>
              break;
 800c32e:	e03b      	b.n	800c3a8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	885b      	ldrh	r3, [r3, #2]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d136      	bne.n	800c3a6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c338:	7bbb      	ldrb	r3, [r7, #14]
 800c33a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d004      	beq.n	800c34c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c342:	7bbb      	ldrb	r3, [r7, #14]
 800c344:	4619      	mov	r1, r3
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f001 f961 	bl	800d60e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f000 fcf7 	bl	800cd40 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c352:	7bbb      	ldrb	r3, [r7, #14]
 800c354:	4619      	mov	r1, r3
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f7ff fde2 	bl	800bf20 <USBD_CoreFindEP>
 800c35c:	4603      	mov	r3, r0
 800c35e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c360:	7b7b      	ldrb	r3, [r7, #13]
 800c362:	2bff      	cmp	r3, #255	; 0xff
 800c364:	d01f      	beq.n	800c3a6 <USBD_StdEPReq+0x1c6>
 800c366:	7b7b      	ldrb	r3, [r7, #13]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d11c      	bne.n	800c3a6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c36c:	7b7a      	ldrb	r2, [r7, #13]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c374:	7b7a      	ldrb	r2, [r7, #13]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	32ae      	adds	r2, #174	; 0xae
 800c37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d010      	beq.n	800c3a6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c384:	7b7a      	ldrb	r2, [r7, #13]
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	32ae      	adds	r2, #174	; 0xae
 800c38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	6839      	ldr	r1, [r7, #0]
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	4798      	blx	r3
 800c396:	4603      	mov	r3, r0
 800c398:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c39a:	e004      	b.n	800c3a6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c39c:	6839      	ldr	r1, [r7, #0]
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f000 fc03 	bl	800cbaa <USBD_CtlError>
              break;
 800c3a4:	e000      	b.n	800c3a8 <USBD_StdEPReq+0x1c8>
              break;
 800c3a6:	bf00      	nop
          }
          break;
 800c3a8:	e0ab      	b.n	800c502 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3b0:	b2db      	uxtb	r3, r3
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	d002      	beq.n	800c3bc <USBD_StdEPReq+0x1dc>
 800c3b6:	2b03      	cmp	r3, #3
 800c3b8:	d032      	beq.n	800c420 <USBD_StdEPReq+0x240>
 800c3ba:	e097      	b.n	800c4ec <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3bc:	7bbb      	ldrb	r3, [r7, #14]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d007      	beq.n	800c3d2 <USBD_StdEPReq+0x1f2>
 800c3c2:	7bbb      	ldrb	r3, [r7, #14]
 800c3c4:	2b80      	cmp	r3, #128	; 0x80
 800c3c6:	d004      	beq.n	800c3d2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c3c8:	6839      	ldr	r1, [r7, #0]
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 fbed 	bl	800cbaa <USBD_CtlError>
                break;
 800c3d0:	e091      	b.n	800c4f6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	da0b      	bge.n	800c3f2 <USBD_StdEPReq+0x212>
 800c3da:	7bbb      	ldrb	r3, [r7, #14]
 800c3dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c3e0:	4613      	mov	r3, r2
 800c3e2:	009b      	lsls	r3, r3, #2
 800c3e4:	4413      	add	r3, r2
 800c3e6:	009b      	lsls	r3, r3, #2
 800c3e8:	3310      	adds	r3, #16
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	4413      	add	r3, r2
 800c3ee:	3304      	adds	r3, #4
 800c3f0:	e00b      	b.n	800c40a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c3f2:	7bbb      	ldrb	r3, [r7, #14]
 800c3f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c3f8:	4613      	mov	r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	4413      	add	r3, r2
 800c3fe:	009b      	lsls	r3, r3, #2
 800c400:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c404:	687a      	ldr	r2, [r7, #4]
 800c406:	4413      	add	r3, r2
 800c408:	3304      	adds	r3, #4
 800c40a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c40c:	68bb      	ldr	r3, [r7, #8]
 800c40e:	2200      	movs	r2, #0
 800c410:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	2202      	movs	r2, #2
 800c416:	4619      	mov	r1, r3
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f000 fc37 	bl	800cc8c <USBD_CtlSendData>
              break;
 800c41e:	e06a      	b.n	800c4f6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c420:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c424:	2b00      	cmp	r3, #0
 800c426:	da11      	bge.n	800c44c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c428:	7bbb      	ldrb	r3, [r7, #14]
 800c42a:	f003 020f 	and.w	r2, r3, #15
 800c42e:	6879      	ldr	r1, [r7, #4]
 800c430:	4613      	mov	r3, r2
 800c432:	009b      	lsls	r3, r3, #2
 800c434:	4413      	add	r3, r2
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	440b      	add	r3, r1
 800c43a:	3324      	adds	r3, #36	; 0x24
 800c43c:	881b      	ldrh	r3, [r3, #0]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d117      	bne.n	800c472 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c442:	6839      	ldr	r1, [r7, #0]
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f000 fbb0 	bl	800cbaa <USBD_CtlError>
                  break;
 800c44a:	e054      	b.n	800c4f6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c44c:	7bbb      	ldrb	r3, [r7, #14]
 800c44e:	f003 020f 	and.w	r2, r3, #15
 800c452:	6879      	ldr	r1, [r7, #4]
 800c454:	4613      	mov	r3, r2
 800c456:	009b      	lsls	r3, r3, #2
 800c458:	4413      	add	r3, r2
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	440b      	add	r3, r1
 800c45e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c462:	881b      	ldrh	r3, [r3, #0]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d104      	bne.n	800c472 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c468:	6839      	ldr	r1, [r7, #0]
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 fb9d 	bl	800cbaa <USBD_CtlError>
                  break;
 800c470:	e041      	b.n	800c4f6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c472:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c476:	2b00      	cmp	r3, #0
 800c478:	da0b      	bge.n	800c492 <USBD_StdEPReq+0x2b2>
 800c47a:	7bbb      	ldrb	r3, [r7, #14]
 800c47c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c480:	4613      	mov	r3, r2
 800c482:	009b      	lsls	r3, r3, #2
 800c484:	4413      	add	r3, r2
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	3310      	adds	r3, #16
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	4413      	add	r3, r2
 800c48e:	3304      	adds	r3, #4
 800c490:	e00b      	b.n	800c4aa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c492:	7bbb      	ldrb	r3, [r7, #14]
 800c494:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c498:	4613      	mov	r3, r2
 800c49a:	009b      	lsls	r3, r3, #2
 800c49c:	4413      	add	r3, r2
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c4ac:	7bbb      	ldrb	r3, [r7, #14]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d002      	beq.n	800c4b8 <USBD_StdEPReq+0x2d8>
 800c4b2:	7bbb      	ldrb	r3, [r7, #14]
 800c4b4:	2b80      	cmp	r3, #128	; 0x80
 800c4b6:	d103      	bne.n	800c4c0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	601a      	str	r2, [r3, #0]
 800c4be:	e00e      	b.n	800c4de <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c4c0:	7bbb      	ldrb	r3, [r7, #14]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f001 f8c1 	bl	800d64c <USBD_LL_IsStallEP>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d003      	beq.n	800c4d8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	601a      	str	r2, [r3, #0]
 800c4d6:	e002      	b.n	800c4de <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	2202      	movs	r2, #2
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fbd1 	bl	800cc8c <USBD_CtlSendData>
              break;
 800c4ea:	e004      	b.n	800c4f6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c4ec:	6839      	ldr	r1, [r7, #0]
 800c4ee:	6878      	ldr	r0, [r7, #4]
 800c4f0:	f000 fb5b 	bl	800cbaa <USBD_CtlError>
              break;
 800c4f4:	bf00      	nop
          }
          break;
 800c4f6:	e004      	b.n	800c502 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c4f8:	6839      	ldr	r1, [r7, #0]
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f000 fb55 	bl	800cbaa <USBD_CtlError>
          break;
 800c500:	bf00      	nop
      }
      break;
 800c502:	e005      	b.n	800c510 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c504:	6839      	ldr	r1, [r7, #0]
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 fb4f 	bl	800cbaa <USBD_CtlError>
      break;
 800c50c:	e000      	b.n	800c510 <USBD_StdEPReq+0x330>
      break;
 800c50e:	bf00      	nop
  }

  return ret;
 800c510:	7bfb      	ldrb	r3, [r7, #15]
}
 800c512:	4618      	mov	r0, r3
 800c514:	3710      	adds	r7, #16
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
	...

0800c51c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c526:	2300      	movs	r3, #0
 800c528:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c52a:	2300      	movs	r3, #0
 800c52c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c52e:	2300      	movs	r3, #0
 800c530:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	885b      	ldrh	r3, [r3, #2]
 800c536:	0a1b      	lsrs	r3, r3, #8
 800c538:	b29b      	uxth	r3, r3
 800c53a:	3b01      	subs	r3, #1
 800c53c:	2b06      	cmp	r3, #6
 800c53e:	f200 8128 	bhi.w	800c792 <USBD_GetDescriptor+0x276>
 800c542:	a201      	add	r2, pc, #4	; (adr r2, 800c548 <USBD_GetDescriptor+0x2c>)
 800c544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c548:	0800c565 	.word	0x0800c565
 800c54c:	0800c57d 	.word	0x0800c57d
 800c550:	0800c5bd 	.word	0x0800c5bd
 800c554:	0800c793 	.word	0x0800c793
 800c558:	0800c793 	.word	0x0800c793
 800c55c:	0800c733 	.word	0x0800c733
 800c560:	0800c75f 	.word	0x0800c75f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	7c12      	ldrb	r2, [r2, #16]
 800c570:	f107 0108 	add.w	r1, r7, #8
 800c574:	4610      	mov	r0, r2
 800c576:	4798      	blx	r3
 800c578:	60f8      	str	r0, [r7, #12]
      break;
 800c57a:	e112      	b.n	800c7a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	7c1b      	ldrb	r3, [r3, #16]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d10d      	bne.n	800c5a0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c58a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c58c:	f107 0208 	add.w	r2, r7, #8
 800c590:	4610      	mov	r0, r2
 800c592:	4798      	blx	r3
 800c594:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	3301      	adds	r3, #1
 800c59a:	2202      	movs	r2, #2
 800c59c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c59e:	e100      	b.n	800c7a2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5a8:	f107 0208 	add.w	r2, r7, #8
 800c5ac:	4610      	mov	r0, r2
 800c5ae:	4798      	blx	r3
 800c5b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	3301      	adds	r3, #1
 800c5b6:	2202      	movs	r2, #2
 800c5b8:	701a      	strb	r2, [r3, #0]
      break;
 800c5ba:	e0f2      	b.n	800c7a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	885b      	ldrh	r3, [r3, #2]
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	2b05      	cmp	r3, #5
 800c5c4:	f200 80ac 	bhi.w	800c720 <USBD_GetDescriptor+0x204>
 800c5c8:	a201      	add	r2, pc, #4	; (adr r2, 800c5d0 <USBD_GetDescriptor+0xb4>)
 800c5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ce:	bf00      	nop
 800c5d0:	0800c5e9 	.word	0x0800c5e9
 800c5d4:	0800c61d 	.word	0x0800c61d
 800c5d8:	0800c651 	.word	0x0800c651
 800c5dc:	0800c685 	.word	0x0800c685
 800c5e0:	0800c6b9 	.word	0x0800c6b9
 800c5e4:	0800c6ed 	.word	0x0800c6ed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5ee:	685b      	ldr	r3, [r3, #4]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d00b      	beq.n	800c60c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c5fa:	685b      	ldr	r3, [r3, #4]
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	7c12      	ldrb	r2, [r2, #16]
 800c600:	f107 0108 	add.w	r1, r7, #8
 800c604:	4610      	mov	r0, r2
 800c606:	4798      	blx	r3
 800c608:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c60a:	e091      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c60c:	6839      	ldr	r1, [r7, #0]
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f000 facb 	bl	800cbaa <USBD_CtlError>
            err++;
 800c614:	7afb      	ldrb	r3, [r7, #11]
 800c616:	3301      	adds	r3, #1
 800c618:	72fb      	strb	r3, [r7, #11]
          break;
 800c61a:	e089      	b.n	800c730 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c622:	689b      	ldr	r3, [r3, #8]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d00b      	beq.n	800c640 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c62e:	689b      	ldr	r3, [r3, #8]
 800c630:	687a      	ldr	r2, [r7, #4]
 800c632:	7c12      	ldrb	r2, [r2, #16]
 800c634:	f107 0108 	add.w	r1, r7, #8
 800c638:	4610      	mov	r0, r2
 800c63a:	4798      	blx	r3
 800c63c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c63e:	e077      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c640:	6839      	ldr	r1, [r7, #0]
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	f000 fab1 	bl	800cbaa <USBD_CtlError>
            err++;
 800c648:	7afb      	ldrb	r3, [r7, #11]
 800c64a:	3301      	adds	r3, #1
 800c64c:	72fb      	strb	r3, [r7, #11]
          break;
 800c64e:	e06f      	b.n	800c730 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d00b      	beq.n	800c674 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	687a      	ldr	r2, [r7, #4]
 800c666:	7c12      	ldrb	r2, [r2, #16]
 800c668:	f107 0108 	add.w	r1, r7, #8
 800c66c:	4610      	mov	r0, r2
 800c66e:	4798      	blx	r3
 800c670:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c672:	e05d      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c674:	6839      	ldr	r1, [r7, #0]
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 fa97 	bl	800cbaa <USBD_CtlError>
            err++;
 800c67c:	7afb      	ldrb	r3, [r7, #11]
 800c67e:	3301      	adds	r3, #1
 800c680:	72fb      	strb	r3, [r7, #11]
          break;
 800c682:	e055      	b.n	800c730 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c68a:	691b      	ldr	r3, [r3, #16]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d00b      	beq.n	800c6a8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c696:	691b      	ldr	r3, [r3, #16]
 800c698:	687a      	ldr	r2, [r7, #4]
 800c69a:	7c12      	ldrb	r2, [r2, #16]
 800c69c:	f107 0108 	add.w	r1, r7, #8
 800c6a0:	4610      	mov	r0, r2
 800c6a2:	4798      	blx	r3
 800c6a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6a6:	e043      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c6a8:	6839      	ldr	r1, [r7, #0]
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 fa7d 	bl	800cbaa <USBD_CtlError>
            err++;
 800c6b0:	7afb      	ldrb	r3, [r7, #11]
 800c6b2:	3301      	adds	r3, #1
 800c6b4:	72fb      	strb	r3, [r7, #11]
          break;
 800c6b6:	e03b      	b.n	800c730 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6be:	695b      	ldr	r3, [r3, #20]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d00b      	beq.n	800c6dc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6ca:	695b      	ldr	r3, [r3, #20]
 800c6cc:	687a      	ldr	r2, [r7, #4]
 800c6ce:	7c12      	ldrb	r2, [r2, #16]
 800c6d0:	f107 0108 	add.w	r1, r7, #8
 800c6d4:	4610      	mov	r0, r2
 800c6d6:	4798      	blx	r3
 800c6d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c6da:	e029      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c6dc:	6839      	ldr	r1, [r7, #0]
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 fa63 	bl	800cbaa <USBD_CtlError>
            err++;
 800c6e4:	7afb      	ldrb	r3, [r7, #11]
 800c6e6:	3301      	adds	r3, #1
 800c6e8:	72fb      	strb	r3, [r7, #11]
          break;
 800c6ea:	e021      	b.n	800c730 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6f2:	699b      	ldr	r3, [r3, #24]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00b      	beq.n	800c710 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6fe:	699b      	ldr	r3, [r3, #24]
 800c700:	687a      	ldr	r2, [r7, #4]
 800c702:	7c12      	ldrb	r2, [r2, #16]
 800c704:	f107 0108 	add.w	r1, r7, #8
 800c708:	4610      	mov	r0, r2
 800c70a:	4798      	blx	r3
 800c70c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c70e:	e00f      	b.n	800c730 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c710:	6839      	ldr	r1, [r7, #0]
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f000 fa49 	bl	800cbaa <USBD_CtlError>
            err++;
 800c718:	7afb      	ldrb	r3, [r7, #11]
 800c71a:	3301      	adds	r3, #1
 800c71c:	72fb      	strb	r3, [r7, #11]
          break;
 800c71e:	e007      	b.n	800c730 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c720:	6839      	ldr	r1, [r7, #0]
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 fa41 	bl	800cbaa <USBD_CtlError>
          err++;
 800c728:	7afb      	ldrb	r3, [r7, #11]
 800c72a:	3301      	adds	r3, #1
 800c72c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c72e:	bf00      	nop
      }
      break;
 800c730:	e037      	b.n	800c7a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	7c1b      	ldrb	r3, [r3, #16]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d109      	bne.n	800c74e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c742:	f107 0208 	add.w	r2, r7, #8
 800c746:	4610      	mov	r0, r2
 800c748:	4798      	blx	r3
 800c74a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c74c:	e029      	b.n	800c7a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c74e:	6839      	ldr	r1, [r7, #0]
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f000 fa2a 	bl	800cbaa <USBD_CtlError>
        err++;
 800c756:	7afb      	ldrb	r3, [r7, #11]
 800c758:	3301      	adds	r3, #1
 800c75a:	72fb      	strb	r3, [r7, #11]
      break;
 800c75c:	e021      	b.n	800c7a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	7c1b      	ldrb	r3, [r3, #16]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d10d      	bne.n	800c782 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c76e:	f107 0208 	add.w	r2, r7, #8
 800c772:	4610      	mov	r0, r2
 800c774:	4798      	blx	r3
 800c776:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	3301      	adds	r3, #1
 800c77c:	2207      	movs	r2, #7
 800c77e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c780:	e00f      	b.n	800c7a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c782:	6839      	ldr	r1, [r7, #0]
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f000 fa10 	bl	800cbaa <USBD_CtlError>
        err++;
 800c78a:	7afb      	ldrb	r3, [r7, #11]
 800c78c:	3301      	adds	r3, #1
 800c78e:	72fb      	strb	r3, [r7, #11]
      break;
 800c790:	e007      	b.n	800c7a2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 fa08 	bl	800cbaa <USBD_CtlError>
      err++;
 800c79a:	7afb      	ldrb	r3, [r7, #11]
 800c79c:	3301      	adds	r3, #1
 800c79e:	72fb      	strb	r3, [r7, #11]
      break;
 800c7a0:	bf00      	nop
  }

  if (err != 0U)
 800c7a2:	7afb      	ldrb	r3, [r7, #11]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d11e      	bne.n	800c7e6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	88db      	ldrh	r3, [r3, #6]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d016      	beq.n	800c7de <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c7b0:	893b      	ldrh	r3, [r7, #8]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d00e      	beq.n	800c7d4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	88da      	ldrh	r2, [r3, #6]
 800c7ba:	893b      	ldrh	r3, [r7, #8]
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	bf28      	it	cs
 800c7c0:	4613      	movcs	r3, r2
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c7c6:	893b      	ldrh	r3, [r7, #8]
 800c7c8:	461a      	mov	r2, r3
 800c7ca:	68f9      	ldr	r1, [r7, #12]
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fa5d 	bl	800cc8c <USBD_CtlSendData>
 800c7d2:	e009      	b.n	800c7e8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c7d4:	6839      	ldr	r1, [r7, #0]
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f000 f9e7 	bl	800cbaa <USBD_CtlError>
 800c7dc:	e004      	b.n	800c7e8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 faae 	bl	800cd40 <USBD_CtlSendStatus>
 800c7e4:	e000      	b.n	800c7e8 <USBD_GetDescriptor+0x2cc>
    return;
 800c7e6:	bf00      	nop
  }
}
 800c7e8:	3710      	adds	r7, #16
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	bd80      	pop	{r7, pc}
 800c7ee:	bf00      	nop

0800c7f0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b084      	sub	sp, #16
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	889b      	ldrh	r3, [r3, #4]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d131      	bne.n	800c866 <USBD_SetAddress+0x76>
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	88db      	ldrh	r3, [r3, #6]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d12d      	bne.n	800c866 <USBD_SetAddress+0x76>
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	885b      	ldrh	r3, [r3, #2]
 800c80e:	2b7f      	cmp	r3, #127	; 0x7f
 800c810:	d829      	bhi.n	800c866 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	885b      	ldrh	r3, [r3, #2]
 800c816:	b2db      	uxtb	r3, r3
 800c818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c81c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b03      	cmp	r3, #3
 800c828:	d104      	bne.n	800c834 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c82a:	6839      	ldr	r1, [r7, #0]
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f000 f9bc 	bl	800cbaa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c832:	e01d      	b.n	800c870 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	7bfa      	ldrb	r2, [r7, #15]
 800c838:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c83c:	7bfb      	ldrb	r3, [r7, #15]
 800c83e:	4619      	mov	r1, r3
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f000 ff2f 	bl	800d6a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f000 fa7a 	bl	800cd40 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c84c:	7bfb      	ldrb	r3, [r7, #15]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d004      	beq.n	800c85c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2202      	movs	r2, #2
 800c856:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c85a:	e009      	b.n	800c870 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2201      	movs	r2, #1
 800c860:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c864:	e004      	b.n	800c870 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c866:	6839      	ldr	r1, [r7, #0]
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 f99e 	bl	800cbaa <USBD_CtlError>
  }
}
 800c86e:	bf00      	nop
 800c870:	bf00      	nop
 800c872:	3710      	adds	r7, #16
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}

0800c878 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b084      	sub	sp, #16
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c882:	2300      	movs	r3, #0
 800c884:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	885b      	ldrh	r3, [r3, #2]
 800c88a:	b2da      	uxtb	r2, r3
 800c88c:	4b4e      	ldr	r3, [pc, #312]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c88e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c890:	4b4d      	ldr	r3, [pc, #308]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	2b01      	cmp	r3, #1
 800c896:	d905      	bls.n	800c8a4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c898:	6839      	ldr	r1, [r7, #0]
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 f985 	bl	800cbaa <USBD_CtlError>
    return USBD_FAIL;
 800c8a0:	2303      	movs	r3, #3
 800c8a2:	e08c      	b.n	800c9be <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8aa:	b2db      	uxtb	r3, r3
 800c8ac:	2b02      	cmp	r3, #2
 800c8ae:	d002      	beq.n	800c8b6 <USBD_SetConfig+0x3e>
 800c8b0:	2b03      	cmp	r3, #3
 800c8b2:	d029      	beq.n	800c908 <USBD_SetConfig+0x90>
 800c8b4:	e075      	b.n	800c9a2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c8b6:	4b44      	ldr	r3, [pc, #272]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d020      	beq.n	800c900 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c8be:	4b42      	ldr	r3, [pc, #264]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c8c0:	781b      	ldrb	r3, [r3, #0]
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c8c8:	4b3f      	ldr	r3, [pc, #252]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	4619      	mov	r1, r3
 800c8ce:	6878      	ldr	r0, [r7, #4]
 800c8d0:	f7fe ffe7 	bl	800b8a2 <USBD_SetClassConfig>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c8d8:	7bfb      	ldrb	r3, [r7, #15]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d008      	beq.n	800c8f0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c8de:	6839      	ldr	r1, [r7, #0]
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f000 f962 	bl	800cbaa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2202      	movs	r2, #2
 800c8ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c8ee:	e065      	b.n	800c9bc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f000 fa25 	bl	800cd40 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	2203      	movs	r2, #3
 800c8fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c8fe:	e05d      	b.n	800c9bc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f000 fa1d 	bl	800cd40 <USBD_CtlSendStatus>
      break;
 800c906:	e059      	b.n	800c9bc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c908:	4b2f      	ldr	r3, [pc, #188]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d112      	bne.n	800c936 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2202      	movs	r2, #2
 800c914:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c918:	4b2b      	ldr	r3, [pc, #172]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	461a      	mov	r2, r3
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c922:	4b29      	ldr	r3, [pc, #164]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	4619      	mov	r1, r3
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f7fe ffd6 	bl	800b8da <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f000 fa06 	bl	800cd40 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c934:	e042      	b.n	800c9bc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c936:	4b24      	ldr	r3, [pc, #144]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	461a      	mov	r2, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	685b      	ldr	r3, [r3, #4]
 800c940:	429a      	cmp	r2, r3
 800c942:	d02a      	beq.n	800c99a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	4619      	mov	r1, r3
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f7fe ffc4 	bl	800b8da <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c952:	4b1d      	ldr	r3, [pc, #116]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c954:	781b      	ldrb	r3, [r3, #0]
 800c956:	461a      	mov	r2, r3
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c95c:	4b1a      	ldr	r3, [pc, #104]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c95e:	781b      	ldrb	r3, [r3, #0]
 800c960:	4619      	mov	r1, r3
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f7fe ff9d 	bl	800b8a2 <USBD_SetClassConfig>
 800c968:	4603      	mov	r3, r0
 800c96a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c96c:	7bfb      	ldrb	r3, [r7, #15]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d00f      	beq.n	800c992 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c972:	6839      	ldr	r1, [r7, #0]
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f000 f918 	bl	800cbaa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	685b      	ldr	r3, [r3, #4]
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	4619      	mov	r1, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f7fe ffa9 	bl	800b8da <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2202      	movs	r2, #2
 800c98c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c990:	e014      	b.n	800c9bc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c992:	6878      	ldr	r0, [r7, #4]
 800c994:	f000 f9d4 	bl	800cd40 <USBD_CtlSendStatus>
      break;
 800c998:	e010      	b.n	800c9bc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 f9d0 	bl	800cd40 <USBD_CtlSendStatus>
      break;
 800c9a0:	e00c      	b.n	800c9bc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c9a2:	6839      	ldr	r1, [r7, #0]
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f000 f900 	bl	800cbaa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c9aa:	4b07      	ldr	r3, [pc, #28]	; (800c9c8 <USBD_SetConfig+0x150>)
 800c9ac:	781b      	ldrb	r3, [r3, #0]
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f7fe ff92 	bl	800b8da <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c9b6:	2303      	movs	r3, #3
 800c9b8:	73fb      	strb	r3, [r7, #15]
      break;
 800c9ba:	bf00      	nop
  }

  return ret;
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	200046c0 	.word	0x200046c0

0800c9cc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b082      	sub	sp, #8
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	88db      	ldrh	r3, [r3, #6]
 800c9da:	2b01      	cmp	r3, #1
 800c9dc:	d004      	beq.n	800c9e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c9de:	6839      	ldr	r1, [r7, #0]
 800c9e0:	6878      	ldr	r0, [r7, #4]
 800c9e2:	f000 f8e2 	bl	800cbaa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c9e6:	e023      	b.n	800ca30 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9ee:	b2db      	uxtb	r3, r3
 800c9f0:	2b02      	cmp	r3, #2
 800c9f2:	dc02      	bgt.n	800c9fa <USBD_GetConfig+0x2e>
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	dc03      	bgt.n	800ca00 <USBD_GetConfig+0x34>
 800c9f8:	e015      	b.n	800ca26 <USBD_GetConfig+0x5a>
 800c9fa:	2b03      	cmp	r3, #3
 800c9fc:	d00b      	beq.n	800ca16 <USBD_GetConfig+0x4a>
 800c9fe:	e012      	b.n	800ca26 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2200      	movs	r2, #0
 800ca04:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	3308      	adds	r3, #8
 800ca0a:	2201      	movs	r2, #1
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 f93c 	bl	800cc8c <USBD_CtlSendData>
        break;
 800ca14:	e00c      	b.n	800ca30 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	3304      	adds	r3, #4
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f000 f934 	bl	800cc8c <USBD_CtlSendData>
        break;
 800ca24:	e004      	b.n	800ca30 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ca26:	6839      	ldr	r1, [r7, #0]
 800ca28:	6878      	ldr	r0, [r7, #4]
 800ca2a:	f000 f8be 	bl	800cbaa <USBD_CtlError>
        break;
 800ca2e:	bf00      	nop
}
 800ca30:	bf00      	nop
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b082      	sub	sp, #8
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca48:	b2db      	uxtb	r3, r3
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d81e      	bhi.n	800ca8e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	88db      	ldrh	r3, [r3, #6]
 800ca54:	2b02      	cmp	r3, #2
 800ca56:	d004      	beq.n	800ca62 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ca58:	6839      	ldr	r1, [r7, #0]
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f000 f8a5 	bl	800cbaa <USBD_CtlError>
        break;
 800ca60:	e01a      	b.n	800ca98 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2201      	movs	r2, #1
 800ca66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d005      	beq.n	800ca7e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	68db      	ldr	r3, [r3, #12]
 800ca76:	f043 0202 	orr.w	r2, r3, #2
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	330c      	adds	r3, #12
 800ca82:	2202      	movs	r2, #2
 800ca84:	4619      	mov	r1, r3
 800ca86:	6878      	ldr	r0, [r7, #4]
 800ca88:	f000 f900 	bl	800cc8c <USBD_CtlSendData>
      break;
 800ca8c:	e004      	b.n	800ca98 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ca8e:	6839      	ldr	r1, [r7, #0]
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 f88a 	bl	800cbaa <USBD_CtlError>
      break;
 800ca96:	bf00      	nop
  }
}
 800ca98:	bf00      	nop
 800ca9a:	3708      	adds	r7, #8
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b082      	sub	sp, #8
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	885b      	ldrh	r3, [r3, #2]
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d107      	bne.n	800cac2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2201      	movs	r2, #1
 800cab6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800caba:	6878      	ldr	r0, [r7, #4]
 800cabc:	f000 f940 	bl	800cd40 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cac0:	e013      	b.n	800caea <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	885b      	ldrh	r3, [r3, #2]
 800cac6:	2b02      	cmp	r3, #2
 800cac8:	d10b      	bne.n	800cae2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	889b      	ldrh	r3, [r3, #4]
 800cace:	0a1b      	lsrs	r3, r3, #8
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	b2da      	uxtb	r2, r3
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f000 f930 	bl	800cd40 <USBD_CtlSendStatus>
}
 800cae0:	e003      	b.n	800caea <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cae2:	6839      	ldr	r1, [r7, #0]
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f000 f860 	bl	800cbaa <USBD_CtlError>
}
 800caea:	bf00      	nop
 800caec:	3708      	adds	r7, #8
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b082      	sub	sp, #8
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	6078      	str	r0, [r7, #4]
 800cafa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	3b01      	subs	r3, #1
 800cb06:	2b02      	cmp	r3, #2
 800cb08:	d80b      	bhi.n	800cb22 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	885b      	ldrh	r3, [r3, #2]
 800cb0e:	2b01      	cmp	r3, #1
 800cb10:	d10c      	bne.n	800cb2c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2200      	movs	r2, #0
 800cb16:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 f910 	bl	800cd40 <USBD_CtlSendStatus>
      }
      break;
 800cb20:	e004      	b.n	800cb2c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cb22:	6839      	ldr	r1, [r7, #0]
 800cb24:	6878      	ldr	r0, [r7, #4]
 800cb26:	f000 f840 	bl	800cbaa <USBD_CtlError>
      break;
 800cb2a:	e000      	b.n	800cb2e <USBD_ClrFeature+0x3c>
      break;
 800cb2c:	bf00      	nop
  }
}
 800cb2e:	bf00      	nop
 800cb30:	3708      	adds	r7, #8
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}

0800cb36 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cb36:	b580      	push	{r7, lr}
 800cb38:	b084      	sub	sp, #16
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
 800cb3e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	781a      	ldrb	r2, [r3, #0]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	3301      	adds	r3, #1
 800cb50:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	781a      	ldrb	r2, [r3, #0]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	3301      	adds	r3, #1
 800cb5e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	f7ff fa41 	bl	800bfe8 <SWAPBYTE>
 800cb66:	4603      	mov	r3, r0
 800cb68:	461a      	mov	r2, r3
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	3301      	adds	r3, #1
 800cb72:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	3301      	adds	r3, #1
 800cb78:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	f7ff fa34 	bl	800bfe8 <SWAPBYTE>
 800cb80:	4603      	mov	r3, r0
 800cb82:	461a      	mov	r2, r3
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	3301      	adds	r3, #1
 800cb92:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cb94:	68f8      	ldr	r0, [r7, #12]
 800cb96:	f7ff fa27 	bl	800bfe8 <SWAPBYTE>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	80da      	strh	r2, [r3, #6]
}
 800cba2:	bf00      	nop
 800cba4:	3710      	adds	r7, #16
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}

0800cbaa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbaa:	b580      	push	{r7, lr}
 800cbac:	b082      	sub	sp, #8
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	6078      	str	r0, [r7, #4]
 800cbb2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbb4:	2180      	movs	r1, #128	; 0x80
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 fd0a 	bl	800d5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cbbc:	2100      	movs	r1, #0
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 fd06 	bl	800d5d0 <USBD_LL_StallEP>
}
 800cbc4:	bf00      	nop
 800cbc6:	3708      	adds	r7, #8
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b086      	sub	sp, #24
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d036      	beq.n	800cc50 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cbe6:	6938      	ldr	r0, [r7, #16]
 800cbe8:	f000 f836 	bl	800cc58 <USBD_GetLen>
 800cbec:	4603      	mov	r3, r0
 800cbee:	3301      	adds	r3, #1
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	005b      	lsls	r3, r3, #1
 800cbf4:	b29a      	uxth	r2, r3
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cbfa:	7dfb      	ldrb	r3, [r7, #23]
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	4413      	add	r3, r2
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	7812      	ldrb	r2, [r2, #0]
 800cc04:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc06:	7dfb      	ldrb	r3, [r7, #23]
 800cc08:	3301      	adds	r3, #1
 800cc0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cc0c:	7dfb      	ldrb	r3, [r7, #23]
 800cc0e:	68ba      	ldr	r2, [r7, #8]
 800cc10:	4413      	add	r3, r2
 800cc12:	2203      	movs	r2, #3
 800cc14:	701a      	strb	r2, [r3, #0]
  idx++;
 800cc16:	7dfb      	ldrb	r3, [r7, #23]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cc1c:	e013      	b.n	800cc46 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cc1e:	7dfb      	ldrb	r3, [r7, #23]
 800cc20:	68ba      	ldr	r2, [r7, #8]
 800cc22:	4413      	add	r3, r2
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	7812      	ldrb	r2, [r2, #0]
 800cc28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	613b      	str	r3, [r7, #16]
    idx++;
 800cc30:	7dfb      	ldrb	r3, [r7, #23]
 800cc32:	3301      	adds	r3, #1
 800cc34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cc36:	7dfb      	ldrb	r3, [r7, #23]
 800cc38:	68ba      	ldr	r2, [r7, #8]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	701a      	strb	r2, [r3, #0]
    idx++;
 800cc40:	7dfb      	ldrb	r3, [r7, #23]
 800cc42:	3301      	adds	r3, #1
 800cc44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d1e7      	bne.n	800cc1e <USBD_GetString+0x52>
 800cc4e:	e000      	b.n	800cc52 <USBD_GetString+0x86>
    return;
 800cc50:	bf00      	nop
  }
}
 800cc52:	3718      	adds	r7, #24
 800cc54:	46bd      	mov	sp, r7
 800cc56:	bd80      	pop	{r7, pc}

0800cc58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cc58:	b480      	push	{r7}
 800cc5a:	b085      	sub	sp, #20
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cc60:	2300      	movs	r3, #0
 800cc62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cc68:	e005      	b.n	800cc76 <USBD_GetLen+0x1e>
  {
    len++;
 800cc6a:	7bfb      	ldrb	r3, [r7, #15]
 800cc6c:	3301      	adds	r3, #1
 800cc6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	3301      	adds	r3, #1
 800cc74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d1f5      	bne.n	800cc6a <USBD_GetLen+0x12>
  }

  return len;
 800cc7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc80:	4618      	mov	r0, r3
 800cc82:	3714      	adds	r7, #20
 800cc84:	46bd      	mov	sp, r7
 800cc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8a:	4770      	bx	lr

0800cc8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b084      	sub	sp, #16
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	60b9      	str	r1, [r7, #8]
 800cc96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2202      	movs	r2, #2
 800cc9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	687a      	ldr	r2, [r7, #4]
 800ccaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	68ba      	ldr	r2, [r7, #8]
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f000 fd15 	bl	800d6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800ccb8:	2300      	movs	r3, #0
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3710      	adds	r7, #16
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}

0800ccc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ccc2:	b580      	push	{r7, lr}
 800ccc4:	b084      	sub	sp, #16
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	60f8      	str	r0, [r7, #12]
 800ccca:	60b9      	str	r1, [r7, #8]
 800cccc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	68ba      	ldr	r2, [r7, #8]
 800ccd2:	2100      	movs	r1, #0
 800ccd4:	68f8      	ldr	r0, [r7, #12]
 800ccd6:	f000 fd04 	bl	800d6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800ccda:	2300      	movs	r3, #0
}
 800ccdc:	4618      	mov	r0, r3
 800ccde:	3710      	adds	r7, #16
 800cce0:	46bd      	mov	sp, r7
 800cce2:	bd80      	pop	{r7, pc}

0800cce4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	60f8      	str	r0, [r7, #12]
 800ccec:	60b9      	str	r1, [r7, #8]
 800ccee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	2203      	movs	r2, #3
 800ccf4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	687a      	ldr	r2, [r7, #4]
 800cd04:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	68ba      	ldr	r2, [r7, #8]
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	68f8      	ldr	r0, [r7, #12]
 800cd10:	f000 fd08 	bl	800d724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b084      	sub	sp, #16
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	60f8      	str	r0, [r7, #12]
 800cd26:	60b9      	str	r1, [r7, #8]
 800cd28:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	68ba      	ldr	r2, [r7, #8]
 800cd2e:	2100      	movs	r1, #0
 800cd30:	68f8      	ldr	r0, [r7, #12]
 800cd32:	f000 fcf7 	bl	800d724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd36:	2300      	movs	r3, #0
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3710      	adds	r7, #16
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b082      	sub	sp, #8
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2204      	movs	r2, #4
 800cd4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cd50:	2300      	movs	r3, #0
 800cd52:	2200      	movs	r2, #0
 800cd54:	2100      	movs	r1, #0
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f000 fcc3 	bl	800d6e2 <USBD_LL_Transmit>

  return USBD_OK;
 800cd5c:	2300      	movs	r3, #0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3708      	adds	r7, #8
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}

0800cd66 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cd66:	b580      	push	{r7, lr}
 800cd68:	b082      	sub	sp, #8
 800cd6a:	af00      	add	r7, sp, #0
 800cd6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2205      	movs	r2, #5
 800cd72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd76:	2300      	movs	r3, #0
 800cd78:	2200      	movs	r2, #0
 800cd7a:	2100      	movs	r1, #0
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f000 fcd1 	bl	800d724 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cd82:	2300      	movs	r3, #0
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3708      	adds	r7, #8
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}

0800cd8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800cd90:	2201      	movs	r2, #1
 800cd92:	4912      	ldr	r1, [pc, #72]	; (800cddc <MX_USB_DEVICE_Init+0x50>)
 800cd94:	4812      	ldr	r0, [pc, #72]	; (800cde0 <MX_USB_DEVICE_Init+0x54>)
 800cd96:	f7fe fd07 	bl	800b7a8 <USBD_Init>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d001      	beq.n	800cda4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cda0:	f7f4 fb12 	bl	80013c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800cda4:	490f      	ldr	r1, [pc, #60]	; (800cde4 <MX_USB_DEVICE_Init+0x58>)
 800cda6:	480e      	ldr	r0, [pc, #56]	; (800cde0 <MX_USB_DEVICE_Init+0x54>)
 800cda8:	f7fe fd2e 	bl	800b808 <USBD_RegisterClass>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d001      	beq.n	800cdb6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cdb2:	f7f4 fb09 	bl	80013c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800cdb6:	490c      	ldr	r1, [pc, #48]	; (800cde8 <MX_USB_DEVICE_Init+0x5c>)
 800cdb8:	4809      	ldr	r0, [pc, #36]	; (800cde0 <MX_USB_DEVICE_Init+0x54>)
 800cdba:	f7fe fc1f 	bl	800b5fc <USBD_CDC_RegisterInterface>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d001      	beq.n	800cdc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cdc4:	f7f4 fb00 	bl	80013c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800cdc8:	4805      	ldr	r0, [pc, #20]	; (800cde0 <MX_USB_DEVICE_Init+0x54>)
 800cdca:	f7fe fd53 	bl	800b874 <USBD_Start>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cdd4:	f7f4 faf8 	bl	80013c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cdd8:	bf00      	nop
 800cdda:	bd80      	pop	{r7, pc}
 800cddc:	2000015c 	.word	0x2000015c
 800cde0:	200046c4 	.word	0x200046c4
 800cde4:	200000c8 	.word	0x200000c8
 800cde8:	20000148 	.word	0x20000148

0800cdec <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	4905      	ldr	r1, [pc, #20]	; (800ce08 <CDC_Init_HS+0x1c>)
 800cdf4:	4805      	ldr	r0, [pc, #20]	; (800ce0c <CDC_Init_HS+0x20>)
 800cdf6:	f7fe fc1b 	bl	800b630 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800cdfa:	4905      	ldr	r1, [pc, #20]	; (800ce10 <CDC_Init_HS+0x24>)
 800cdfc:	4803      	ldr	r0, [pc, #12]	; (800ce0c <CDC_Init_HS+0x20>)
 800cdfe:	f7fe fc39 	bl	800b674 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ce02:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	200051a0 	.word	0x200051a0
 800ce0c:	200046c4 	.word	0x200046c4
 800ce10:	200049a0 	.word	0x200049a0

0800ce14 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800ce14:	b480      	push	{r7}
 800ce16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800ce18:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr

0800ce24 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b085      	sub	sp, #20
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	6039      	str	r1, [r7, #0]
 800ce2e:	71fb      	strb	r3, [r7, #7]
 800ce30:	4613      	mov	r3, r2
 800ce32:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 800ce34:	79fb      	ldrb	r3, [r7, #7]
 800ce36:	2b23      	cmp	r3, #35	; 0x23
 800ce38:	d870      	bhi.n	800cf1c <CDC_Control_HS+0xf8>
 800ce3a:	a201      	add	r2, pc, #4	; (adr r2, 800ce40 <CDC_Control_HS+0x1c>)
 800ce3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce40:	0800cf1d 	.word	0x0800cf1d
 800ce44:	0800cf1d 	.word	0x0800cf1d
 800ce48:	0800cf1d 	.word	0x0800cf1d
 800ce4c:	0800cf1d 	.word	0x0800cf1d
 800ce50:	0800cf1d 	.word	0x0800cf1d
 800ce54:	0800cf1d 	.word	0x0800cf1d
 800ce58:	0800cf1d 	.word	0x0800cf1d
 800ce5c:	0800cf1d 	.word	0x0800cf1d
 800ce60:	0800cf1d 	.word	0x0800cf1d
 800ce64:	0800cf1d 	.word	0x0800cf1d
 800ce68:	0800cf1d 	.word	0x0800cf1d
 800ce6c:	0800cf1d 	.word	0x0800cf1d
 800ce70:	0800cf1d 	.word	0x0800cf1d
 800ce74:	0800cf1d 	.word	0x0800cf1d
 800ce78:	0800cf1d 	.word	0x0800cf1d
 800ce7c:	0800cf1d 	.word	0x0800cf1d
 800ce80:	0800cf1d 	.word	0x0800cf1d
 800ce84:	0800cf1d 	.word	0x0800cf1d
 800ce88:	0800cf1d 	.word	0x0800cf1d
 800ce8c:	0800cf1d 	.word	0x0800cf1d
 800ce90:	0800cf1d 	.word	0x0800cf1d
 800ce94:	0800cf1d 	.word	0x0800cf1d
 800ce98:	0800cf1d 	.word	0x0800cf1d
 800ce9c:	0800cf1d 	.word	0x0800cf1d
 800cea0:	0800cf1d 	.word	0x0800cf1d
 800cea4:	0800cf1d 	.word	0x0800cf1d
 800cea8:	0800cf1d 	.word	0x0800cf1d
 800ceac:	0800cf1d 	.word	0x0800cf1d
 800ceb0:	0800cf1d 	.word	0x0800cf1d
 800ceb4:	0800cf1d 	.word	0x0800cf1d
 800ceb8:	0800cf1d 	.word	0x0800cf1d
 800cebc:	0800cf1d 	.word	0x0800cf1d
 800cec0:	0800ced1 	.word	0x0800ced1
 800cec4:	0800cef7 	.word	0x0800cef7
 800cec8:	0800cf1d 	.word	0x0800cf1d
 800cecc:	0800cf1d 	.word	0x0800cf1d
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
  case CDC_SET_LINE_CODING:
	  for (int i = 0; i < 7; i++){
 800ced0:	2300      	movs	r3, #0
 800ced2:	60fb      	str	r3, [r7, #12]
 800ced4:	e00b      	b.n	800ceee <CDC_Control_HS+0xca>
	  		  buff[i] = pbuf[i];
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	683a      	ldr	r2, [r7, #0]
 800ceda:	4413      	add	r3, r2
 800cedc:	7819      	ldrb	r1, [r3, #0]
 800cede:	4a13      	ldr	r2, [pc, #76]	; (800cf2c <CDC_Control_HS+0x108>)
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	4413      	add	r3, r2
 800cee4:	460a      	mov	r2, r1
 800cee6:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 7; i++){
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	3301      	adds	r3, #1
 800ceec:	60fb      	str	r3, [r7, #12]
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2b06      	cmp	r3, #6
 800cef2:	ddf0      	ble.n	800ced6 <CDC_Control_HS+0xb2>
	  	  }

	      break;
 800cef4:	e013      	b.n	800cf1e <CDC_Control_HS+0xfa>

  case CDC_GET_LINE_CODING:
	  for (int i = 0; i < 7; i++){
 800cef6:	2300      	movs	r3, #0
 800cef8:	60bb      	str	r3, [r7, #8]
 800cefa:	e00b      	b.n	800cf14 <CDC_Control_HS+0xf0>
	  	  		  buff[i] = pbuf[i];
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	683a      	ldr	r2, [r7, #0]
 800cf00:	4413      	add	r3, r2
 800cf02:	7819      	ldrb	r1, [r3, #0]
 800cf04:	4a09      	ldr	r2, [pc, #36]	; (800cf2c <CDC_Control_HS+0x108>)
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	4413      	add	r3, r2
 800cf0a:	460a      	mov	r2, r1
 800cf0c:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 7; i++){
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	3301      	adds	r3, #1
 800cf12:	60bb      	str	r3, [r7, #8]
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	2b06      	cmp	r3, #6
 800cf18:	ddf0      	ble.n	800cefc <CDC_Control_HS+0xd8>
	  	  	  }
    break;
 800cf1a:	e000      	b.n	800cf1e <CDC_Control_HS+0xfa>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cf1c:	bf00      	nop
  }

  return (USBD_OK);
 800cf1e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3714      	adds	r7, #20
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	200059a0 	.word	0x200059a0

0800cf30 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b082      	sub	sp, #8
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	 USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800cf3a:	6879      	ldr	r1, [r7, #4]
 800cf3c:	4805      	ldr	r0, [pc, #20]	; (800cf54 <CDC_Receive_HS+0x24>)
 800cf3e:	f7fe fb99 	bl	800b674 <USBD_CDC_SetRxBuffer>
	 USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800cf42:	4804      	ldr	r0, [pc, #16]	; (800cf54 <CDC_Receive_HS+0x24>)
 800cf44:	f7fe fbfa 	bl	800b73c <USBD_CDC_ReceivePacket>
	 return (USBD_OK);
 800cf48:	2300      	movs	r3, #0

  /* USER CODE END 11 */
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3708      	adds	r7, #8
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	200046c4 	.word	0x200046c4

0800cf58 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b084      	sub	sp, #16
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	460b      	mov	r3, r1
 800cf62:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cf64:	2300      	movs	r3, #0
 800cf66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 800cf68:	4b0d      	ldr	r3, [pc, #52]	; (800cfa0 <CDC_Transmit_HS+0x48>)
 800cf6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cf6e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d001      	beq.n	800cf7e <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	e00b      	b.n	800cf96 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 800cf7e:	887b      	ldrh	r3, [r7, #2]
 800cf80:	461a      	mov	r2, r3
 800cf82:	6879      	ldr	r1, [r7, #4]
 800cf84:	4806      	ldr	r0, [pc, #24]	; (800cfa0 <CDC_Transmit_HS+0x48>)
 800cf86:	f7fe fb53 	bl	800b630 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 800cf8a:	4805      	ldr	r0, [pc, #20]	; (800cfa0 <CDC_Transmit_HS+0x48>)
 800cf8c:	f7fe fb90 	bl	800b6b0 <USBD_CDC_TransmitPacket>
 800cf90:	4603      	mov	r3, r0
 800cf92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 800cf94:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3710      	adds	r7, #16
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	200046c4 	.word	0x200046c4

0800cfa4 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b087      	sub	sp, #28
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	4613      	mov	r3, r2
 800cfb0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 800cfb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	371c      	adds	r7, #28
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc4:	4770      	bx	lr
	...

0800cfc8 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	4603      	mov	r3, r0
 800cfd0:	6039      	str	r1, [r7, #0]
 800cfd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	2212      	movs	r2, #18
 800cfd8:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800cfda:	4b03      	ldr	r3, [pc, #12]	; (800cfe8 <USBD_HS_DeviceDescriptor+0x20>)
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr
 800cfe8:	20000178 	.word	0x20000178

0800cfec <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cfec:	b480      	push	{r7}
 800cfee:	b083      	sub	sp, #12
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	4603      	mov	r3, r0
 800cff4:	6039      	str	r1, [r7, #0]
 800cff6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	2204      	movs	r2, #4
 800cffc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cffe:	4b03      	ldr	r3, [pc, #12]	; (800d00c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800d000:	4618      	mov	r0, r3
 800d002:	370c      	adds	r7, #12
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr
 800d00c:	2000018c 	.word	0x2000018c

0800d010 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b082      	sub	sp, #8
 800d014:	af00      	add	r7, sp, #0
 800d016:	4603      	mov	r3, r0
 800d018:	6039      	str	r1, [r7, #0]
 800d01a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d01c:	79fb      	ldrb	r3, [r7, #7]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d105      	bne.n	800d02e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d022:	683a      	ldr	r2, [r7, #0]
 800d024:	4907      	ldr	r1, [pc, #28]	; (800d044 <USBD_HS_ProductStrDescriptor+0x34>)
 800d026:	4808      	ldr	r0, [pc, #32]	; (800d048 <USBD_HS_ProductStrDescriptor+0x38>)
 800d028:	f7ff fdd0 	bl	800cbcc <USBD_GetString>
 800d02c:	e004      	b.n	800d038 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800d02e:	683a      	ldr	r2, [r7, #0]
 800d030:	4904      	ldr	r1, [pc, #16]	; (800d044 <USBD_HS_ProductStrDescriptor+0x34>)
 800d032:	4805      	ldr	r0, [pc, #20]	; (800d048 <USBD_HS_ProductStrDescriptor+0x38>)
 800d034:	f7ff fdca 	bl	800cbcc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d038:	4b02      	ldr	r3, [pc, #8]	; (800d044 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3708      	adds	r7, #8
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}
 800d042:	bf00      	nop
 800d044:	200059a8 	.word	0x200059a8
 800d048:	080106c4 	.word	0x080106c4

0800d04c <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
 800d052:	4603      	mov	r3, r0
 800d054:	6039      	str	r1, [r7, #0]
 800d056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d058:	683a      	ldr	r2, [r7, #0]
 800d05a:	4904      	ldr	r1, [pc, #16]	; (800d06c <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800d05c:	4804      	ldr	r0, [pc, #16]	; (800d070 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800d05e:	f7ff fdb5 	bl	800cbcc <USBD_GetString>
  return USBD_StrDesc;
 800d062:	4b02      	ldr	r3, [pc, #8]	; (800d06c <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800d064:	4618      	mov	r0, r3
 800d066:	3708      	adds	r7, #8
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}
 800d06c:	200059a8 	.word	0x200059a8
 800d070:	080106dc 	.word	0x080106dc

0800d074 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b082      	sub	sp, #8
 800d078:	af00      	add	r7, sp, #0
 800d07a:	4603      	mov	r3, r0
 800d07c:	6039      	str	r1, [r7, #0]
 800d07e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	221a      	movs	r2, #26
 800d084:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d086:	f000 f843 	bl	800d110 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d08a:	4b02      	ldr	r3, [pc, #8]	; (800d094 <USBD_HS_SerialStrDescriptor+0x20>)
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3708      	adds	r7, #8
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	20000190 	.word	0x20000190

0800d098 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	4603      	mov	r3, r0
 800d0a0:	6039      	str	r1, [r7, #0]
 800d0a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d0a4:	79fb      	ldrb	r3, [r7, #7]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d105      	bne.n	800d0b6 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d0aa:	683a      	ldr	r2, [r7, #0]
 800d0ac:	4907      	ldr	r1, [pc, #28]	; (800d0cc <USBD_HS_ConfigStrDescriptor+0x34>)
 800d0ae:	4808      	ldr	r0, [pc, #32]	; (800d0d0 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d0b0:	f7ff fd8c 	bl	800cbcc <USBD_GetString>
 800d0b4:	e004      	b.n	800d0c0 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800d0b6:	683a      	ldr	r2, [r7, #0]
 800d0b8:	4904      	ldr	r1, [pc, #16]	; (800d0cc <USBD_HS_ConfigStrDescriptor+0x34>)
 800d0ba:	4805      	ldr	r0, [pc, #20]	; (800d0d0 <USBD_HS_ConfigStrDescriptor+0x38>)
 800d0bc:	f7ff fd86 	bl	800cbcc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0c0:	4b02      	ldr	r3, [pc, #8]	; (800d0cc <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3708      	adds	r7, #8
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	200059a8 	.word	0x200059a8
 800d0d0:	080106f0 	.word	0x080106f0

0800d0d4 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	4603      	mov	r3, r0
 800d0dc:	6039      	str	r1, [r7, #0]
 800d0de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d0e0:	79fb      	ldrb	r3, [r7, #7]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d105      	bne.n	800d0f2 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d0e6:	683a      	ldr	r2, [r7, #0]
 800d0e8:	4907      	ldr	r1, [pc, #28]	; (800d108 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d0ea:	4808      	ldr	r0, [pc, #32]	; (800d10c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d0ec:	f7ff fd6e 	bl	800cbcc <USBD_GetString>
 800d0f0:	e004      	b.n	800d0fc <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800d0f2:	683a      	ldr	r2, [r7, #0]
 800d0f4:	4904      	ldr	r1, [pc, #16]	; (800d108 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800d0f6:	4805      	ldr	r0, [pc, #20]	; (800d10c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800d0f8:	f7ff fd68 	bl	800cbcc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d0fc:	4b02      	ldr	r3, [pc, #8]	; (800d108 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3708      	adds	r7, #8
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	200059a8 	.word	0x200059a8
 800d10c:	080106fc 	.word	0x080106fc

0800d110 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d116:	4b0f      	ldr	r3, [pc, #60]	; (800d154 <Get_SerialNum+0x44>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d11c:	4b0e      	ldr	r3, [pc, #56]	; (800d158 <Get_SerialNum+0x48>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d122:	4b0e      	ldr	r3, [pc, #56]	; (800d15c <Get_SerialNum+0x4c>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	4413      	add	r3, r2
 800d12e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d009      	beq.n	800d14a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d136:	2208      	movs	r2, #8
 800d138:	4909      	ldr	r1, [pc, #36]	; (800d160 <Get_SerialNum+0x50>)
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f000 f814 	bl	800d168 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d140:	2204      	movs	r2, #4
 800d142:	4908      	ldr	r1, [pc, #32]	; (800d164 <Get_SerialNum+0x54>)
 800d144:	68b8      	ldr	r0, [r7, #8]
 800d146:	f000 f80f 	bl	800d168 <IntToUnicode>
  }
}
 800d14a:	bf00      	nop
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	1fff7a10 	.word	0x1fff7a10
 800d158:	1fff7a14 	.word	0x1fff7a14
 800d15c:	1fff7a18 	.word	0x1fff7a18
 800d160:	20000192 	.word	0x20000192
 800d164:	200001a2 	.word	0x200001a2

0800d168 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d168:	b480      	push	{r7}
 800d16a:	b087      	sub	sp, #28
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	4613      	mov	r3, r2
 800d174:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d176:	2300      	movs	r3, #0
 800d178:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d17a:	2300      	movs	r3, #0
 800d17c:	75fb      	strb	r3, [r7, #23]
 800d17e:	e027      	b.n	800d1d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	0f1b      	lsrs	r3, r3, #28
 800d184:	2b09      	cmp	r3, #9
 800d186:	d80b      	bhi.n	800d1a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	0f1b      	lsrs	r3, r3, #28
 800d18c:	b2da      	uxtb	r2, r3
 800d18e:	7dfb      	ldrb	r3, [r7, #23]
 800d190:	005b      	lsls	r3, r3, #1
 800d192:	4619      	mov	r1, r3
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	440b      	add	r3, r1
 800d198:	3230      	adds	r2, #48	; 0x30
 800d19a:	b2d2      	uxtb	r2, r2
 800d19c:	701a      	strb	r2, [r3, #0]
 800d19e:	e00a      	b.n	800d1b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	0f1b      	lsrs	r3, r3, #28
 800d1a4:	b2da      	uxtb	r2, r3
 800d1a6:	7dfb      	ldrb	r3, [r7, #23]
 800d1a8:	005b      	lsls	r3, r3, #1
 800d1aa:	4619      	mov	r1, r3
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	440b      	add	r3, r1
 800d1b0:	3237      	adds	r2, #55	; 0x37
 800d1b2:	b2d2      	uxtb	r2, r2
 800d1b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	011b      	lsls	r3, r3, #4
 800d1ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d1bc:	7dfb      	ldrb	r3, [r7, #23]
 800d1be:	005b      	lsls	r3, r3, #1
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	68ba      	ldr	r2, [r7, #8]
 800d1c4:	4413      	add	r3, r2
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d1ca:	7dfb      	ldrb	r3, [r7, #23]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	75fb      	strb	r3, [r7, #23]
 800d1d0:	7dfa      	ldrb	r2, [r7, #23]
 800d1d2:	79fb      	ldrb	r3, [r7, #7]
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d3d3      	bcc.n	800d180 <IntToUnicode+0x18>
  }
}
 800d1d8:	bf00      	nop
 800d1da:	bf00      	nop
 800d1dc:	371c      	adds	r7, #28
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr
	...

0800d1e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b08a      	sub	sp, #40	; 0x28
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1f0:	f107 0314 	add.w	r3, r7, #20
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	601a      	str	r2, [r3, #0]
 800d1f8:	605a      	str	r2, [r3, #4]
 800d1fa:	609a      	str	r2, [r3, #8]
 800d1fc:	60da      	str	r2, [r3, #12]
 800d1fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	4a1d      	ldr	r2, [pc, #116]	; (800d27c <HAL_PCD_MspInit+0x94>)
 800d206:	4293      	cmp	r3, r2
 800d208:	d134      	bne.n	800d274 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d20a:	2300      	movs	r3, #0
 800d20c:	613b      	str	r3, [r7, #16]
 800d20e:	4b1c      	ldr	r3, [pc, #112]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d212:	4a1b      	ldr	r2, [pc, #108]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d214:	f043 0302 	orr.w	r3, r3, #2
 800d218:	6313      	str	r3, [r2, #48]	; 0x30
 800d21a:	4b19      	ldr	r3, [pc, #100]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d21e:	f003 0302 	and.w	r3, r3, #2
 800d222:	613b      	str	r3, [r7, #16]
 800d224:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800d226:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800d22a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d22c:	2302      	movs	r3, #2
 800d22e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d230:	2300      	movs	r3, #0
 800d232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d234:	2303      	movs	r3, #3
 800d236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800d238:	230c      	movs	r3, #12
 800d23a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d23c:	f107 0314 	add.w	r3, r7, #20
 800d240:	4619      	mov	r1, r3
 800d242:	4810      	ldr	r0, [pc, #64]	; (800d284 <HAL_PCD_MspInit+0x9c>)
 800d244:	f7f6 fe5c 	bl	8003f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800d248:	2300      	movs	r3, #0
 800d24a:	60fb      	str	r3, [r7, #12]
 800d24c:	4b0c      	ldr	r3, [pc, #48]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d24e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d250:	4a0b      	ldr	r2, [pc, #44]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d252:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d256:	6313      	str	r3, [r2, #48]	; 0x30
 800d258:	4b09      	ldr	r3, [pc, #36]	; (800d280 <HAL_PCD_MspInit+0x98>)
 800d25a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d25c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d260:	60fb      	str	r3, [r7, #12]
 800d262:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800d264:	2200      	movs	r2, #0
 800d266:	2105      	movs	r1, #5
 800d268:	204d      	movs	r0, #77	; 0x4d
 800d26a:	f7f6 f9cb 	bl	8003604 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800d26e:	204d      	movs	r0, #77	; 0x4d
 800d270:	f7f6 f9e4 	bl	800363c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800d274:	bf00      	nop
 800d276:	3728      	adds	r7, #40	; 0x28
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}
 800d27c:	40040000 	.word	0x40040000
 800d280:	40023800 	.word	0x40023800
 800d284:	40020400 	.word	0x40020400

0800d288 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d29c:	4619      	mov	r1, r3
 800d29e:	4610      	mov	r0, r2
 800d2a0:	f7fe fb35 	bl	800b90e <USBD_LL_SetupStage>
}
 800d2a4:	bf00      	nop
 800d2a6:	3708      	adds	r7, #8
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b082      	sub	sp, #8
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d2be:	78fa      	ldrb	r2, [r7, #3]
 800d2c0:	6879      	ldr	r1, [r7, #4]
 800d2c2:	4613      	mov	r3, r2
 800d2c4:	00db      	lsls	r3, r3, #3
 800d2c6:	4413      	add	r3, r2
 800d2c8:	009b      	lsls	r3, r3, #2
 800d2ca:	440b      	add	r3, r1
 800d2cc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	78fb      	ldrb	r3, [r7, #3]
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	f7fe fb6f 	bl	800b9b8 <USBD_LL_DataOutStage>
}
 800d2da:	bf00      	nop
 800d2dc:	3708      	adds	r7, #8
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}

0800d2e2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b082      	sub	sp, #8
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	6078      	str	r0, [r7, #4]
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d2f4:	78fa      	ldrb	r2, [r7, #3]
 800d2f6:	6879      	ldr	r1, [r7, #4]
 800d2f8:	4613      	mov	r3, r2
 800d2fa:	00db      	lsls	r3, r3, #3
 800d2fc:	4413      	add	r3, r2
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	440b      	add	r3, r1
 800d302:	334c      	adds	r3, #76	; 0x4c
 800d304:	681a      	ldr	r2, [r3, #0]
 800d306:	78fb      	ldrb	r3, [r7, #3]
 800d308:	4619      	mov	r1, r3
 800d30a:	f7fe fc08 	bl	800bb1e <USBD_LL_DataInStage>
}
 800d30e:	bf00      	nop
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d316:	b580      	push	{r7, lr}
 800d318:	b082      	sub	sp, #8
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d324:	4618      	mov	r0, r3
 800d326:	f7fe fd3c 	bl	800bda2 <USBD_LL_SOF>
}
 800d32a:	bf00      	nop
 800d32c:	3708      	adds	r7, #8
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}

0800d332 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d332:	b580      	push	{r7, lr}
 800d334:	b084      	sub	sp, #16
 800d336:	af00      	add	r7, sp, #0
 800d338:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d33a:	2301      	movs	r3, #1
 800d33c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	68db      	ldr	r3, [r3, #12]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d102      	bne.n	800d34c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d346:	2300      	movs	r3, #0
 800d348:	73fb      	strb	r3, [r7, #15]
 800d34a:	e008      	b.n	800d35e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	68db      	ldr	r3, [r3, #12]
 800d350:	2b02      	cmp	r3, #2
 800d352:	d102      	bne.n	800d35a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d354:	2301      	movs	r3, #1
 800d356:	73fb      	strb	r3, [r7, #15]
 800d358:	e001      	b.n	800d35e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d35a:	f7f4 f835 	bl	80013c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d364:	7bfa      	ldrb	r2, [r7, #15]
 800d366:	4611      	mov	r1, r2
 800d368:	4618      	mov	r0, r3
 800d36a:	f7fe fcdc 	bl	800bd26 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d374:	4618      	mov	r0, r3
 800d376:	f7fe fc84 	bl	800bc82 <USBD_LL_Reset>
}
 800d37a:	bf00      	nop
 800d37c:	3710      	adds	r7, #16
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}
	...

0800d384 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b082      	sub	sp, #8
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d392:	4618      	mov	r0, r3
 800d394:	f7fe fcd7 	bl	800bd46 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	6812      	ldr	r2, [r2, #0]
 800d3a6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d3aa:	f043 0301 	orr.w	r3, r3, #1
 800d3ae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a1b      	ldr	r3, [r3, #32]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d005      	beq.n	800d3c4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3b8:	4b04      	ldr	r3, [pc, #16]	; (800d3cc <HAL_PCD_SuspendCallback+0x48>)
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	4a03      	ldr	r2, [pc, #12]	; (800d3cc <HAL_PCD_SuspendCallback+0x48>)
 800d3be:	f043 0306 	orr.w	r3, r3, #6
 800d3c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d3c4:	bf00      	nop
 800d3c6:	3708      	adds	r7, #8
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	e000ed00 	.word	0xe000ed00

0800d3d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fe fcc7 	bl	800bd72 <USBD_LL_Resume>
}
 800d3e4:	bf00      	nop
 800d3e6:	3708      	adds	r7, #8
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}

0800d3ec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d3fe:	78fa      	ldrb	r2, [r7, #3]
 800d400:	4611      	mov	r1, r2
 800d402:	4618      	mov	r0, r3
 800d404:	f7fe fd1f 	bl	800be46 <USBD_LL_IsoOUTIncomplete>
}
 800d408:	bf00      	nop
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	460b      	mov	r3, r1
 800d41a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d422:	78fa      	ldrb	r2, [r7, #3]
 800d424:	4611      	mov	r1, r2
 800d426:	4618      	mov	r0, r3
 800d428:	f7fe fcdb 	bl	800bde2 <USBD_LL_IsoINIncomplete>
}
 800d42c:	bf00      	nop
 800d42e:	3708      	adds	r7, #8
 800d430:	46bd      	mov	sp, r7
 800d432:	bd80      	pop	{r7, pc}

0800d434 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b082      	sub	sp, #8
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d442:	4618      	mov	r0, r3
 800d444:	f7fe fd31 	bl	800beaa <USBD_LL_DevConnected>
}
 800d448:	bf00      	nop
 800d44a:	3708      	adds	r7, #8
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}

0800d450 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b082      	sub	sp, #8
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d45e:	4618      	mov	r0, r3
 800d460:	f7fe fd2e 	bl	800bec0 <USBD_LL_DevDisconnected>
}
 800d464:	bf00      	nop
 800d466:	3708      	adds	r7, #8
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b082      	sub	sp, #8
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	2b01      	cmp	r3, #1
 800d47a:	d140      	bne.n	800d4fe <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800d47c:	4a22      	ldr	r2, [pc, #136]	; (800d508 <USBD_LL_Init+0x9c>)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	4a20      	ldr	r2, [pc, #128]	; (800d508 <USBD_LL_Init+0x9c>)
 800d488:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d48c:	4b1e      	ldr	r3, [pc, #120]	; (800d508 <USBD_LL_Init+0x9c>)
 800d48e:	4a1f      	ldr	r2, [pc, #124]	; (800d50c <USBD_LL_Init+0xa0>)
 800d490:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800d492:	4b1d      	ldr	r3, [pc, #116]	; (800d508 <USBD_LL_Init+0x9c>)
 800d494:	2206      	movs	r2, #6
 800d496:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800d498:	4b1b      	ldr	r3, [pc, #108]	; (800d508 <USBD_LL_Init+0x9c>)
 800d49a:	2202      	movs	r2, #2
 800d49c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d49e:	4b1a      	ldr	r3, [pc, #104]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800d4a4:	4b18      	ldr	r3, [pc, #96]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4a6:	2202      	movs	r2, #2
 800d4a8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d4aa:	4b17      	ldr	r3, [pc, #92]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d4b0:	4b15      	ldr	r3, [pc, #84]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800d4b6:	4b14      	ldr	r3, [pc, #80]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d4bc:	4b12      	ldr	r3, [pc, #72]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4be:	2200      	movs	r2, #0
 800d4c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800d4c2:	4b11      	ldr	r3, [pc, #68]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d4c8:	4b0f      	ldr	r3, [pc, #60]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800d4ce:	480e      	ldr	r0, [pc, #56]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4d0:	f7f7 fac1 	bl	8004a56 <HAL_PCD_Init>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d001      	beq.n	800d4de <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800d4da:	f7f3 ff75 	bl	80013c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800d4de:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d4e2:	4809      	ldr	r0, [pc, #36]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4e4:	f7f8 fd17 	bl	8005f16 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800d4e8:	2280      	movs	r2, #128	; 0x80
 800d4ea:	2100      	movs	r1, #0
 800d4ec:	4806      	ldr	r0, [pc, #24]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4ee:	f7f8 fccb 	bl	8005e88 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800d4f2:	f44f 72ba 	mov.w	r2, #372	; 0x174
 800d4f6:	2101      	movs	r1, #1
 800d4f8:	4803      	ldr	r0, [pc, #12]	; (800d508 <USBD_LL_Init+0x9c>)
 800d4fa:	f7f8 fcc5 	bl	8005e88 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d4fe:	2300      	movs	r3, #0
}
 800d500:	4618      	mov	r0, r3
 800d502:	3708      	adds	r7, #8
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}
 800d508:	20005ba8 	.word	0x20005ba8
 800d50c:	40040000 	.word	0x40040000

0800d510 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b084      	sub	sp, #16
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d518:	2300      	movs	r3, #0
 800d51a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d51c:	2300      	movs	r3, #0
 800d51e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d526:	4618      	mov	r0, r3
 800d528:	f7f7 fbb2 	bl	8004c90 <HAL_PCD_Start>
 800d52c:	4603      	mov	r3, r0
 800d52e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d530:	7bfb      	ldrb	r3, [r7, #15]
 800d532:	4618      	mov	r0, r3
 800d534:	f000 f942 	bl	800d7bc <USBD_Get_USB_Status>
 800d538:	4603      	mov	r3, r0
 800d53a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d53c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d53e:	4618      	mov	r0, r3
 800d540:	3710      	adds	r7, #16
 800d542:	46bd      	mov	sp, r7
 800d544:	bd80      	pop	{r7, pc}

0800d546 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d546:	b580      	push	{r7, lr}
 800d548:	b084      	sub	sp, #16
 800d54a:	af00      	add	r7, sp, #0
 800d54c:	6078      	str	r0, [r7, #4]
 800d54e:	4608      	mov	r0, r1
 800d550:	4611      	mov	r1, r2
 800d552:	461a      	mov	r2, r3
 800d554:	4603      	mov	r3, r0
 800d556:	70fb      	strb	r3, [r7, #3]
 800d558:	460b      	mov	r3, r1
 800d55a:	70bb      	strb	r3, [r7, #2]
 800d55c:	4613      	mov	r3, r2
 800d55e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d560:	2300      	movs	r3, #0
 800d562:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d564:	2300      	movs	r3, #0
 800d566:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d56e:	78bb      	ldrb	r3, [r7, #2]
 800d570:	883a      	ldrh	r2, [r7, #0]
 800d572:	78f9      	ldrb	r1, [r7, #3]
 800d574:	f7f8 f883 	bl	800567e <HAL_PCD_EP_Open>
 800d578:	4603      	mov	r3, r0
 800d57a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d57c:	7bfb      	ldrb	r3, [r7, #15]
 800d57e:	4618      	mov	r0, r3
 800d580:	f000 f91c 	bl	800d7bc <USBD_Get_USB_Status>
 800d584:	4603      	mov	r3, r0
 800d586:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d588:	7bbb      	ldrb	r3, [r7, #14]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3710      	adds	r7, #16
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}

0800d592 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d592:	b580      	push	{r7, lr}
 800d594:	b084      	sub	sp, #16
 800d596:	af00      	add	r7, sp, #0
 800d598:	6078      	str	r0, [r7, #4]
 800d59a:	460b      	mov	r3, r1
 800d59c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d59e:	2300      	movs	r3, #0
 800d5a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d5ac:	78fa      	ldrb	r2, [r7, #3]
 800d5ae:	4611      	mov	r1, r2
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7f8 f8cc 	bl	800574e <HAL_PCD_EP_Close>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d5ba:	7bfb      	ldrb	r3, [r7, #15]
 800d5bc:	4618      	mov	r0, r3
 800d5be:	f000 f8fd 	bl	800d7bc <USBD_Get_USB_Status>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d5c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3710      	adds	r7, #16
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
 800d5d8:	460b      	mov	r3, r1
 800d5da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d5ea:	78fa      	ldrb	r2, [r7, #3]
 800d5ec:	4611      	mov	r1, r2
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f7f8 f9a4 	bl	800593c <HAL_PCD_EP_SetStall>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d5f8:	7bfb      	ldrb	r3, [r7, #15]
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f000 f8de 	bl	800d7bc <USBD_Get_USB_Status>
 800d600:	4603      	mov	r3, r0
 800d602:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d604:	7bbb      	ldrb	r3, [r7, #14]
}
 800d606:	4618      	mov	r0, r3
 800d608:	3710      	adds	r7, #16
 800d60a:	46bd      	mov	sp, r7
 800d60c:	bd80      	pop	{r7, pc}

0800d60e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d60e:	b580      	push	{r7, lr}
 800d610:	b084      	sub	sp, #16
 800d612:	af00      	add	r7, sp, #0
 800d614:	6078      	str	r0, [r7, #4]
 800d616:	460b      	mov	r3, r1
 800d618:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d61a:	2300      	movs	r3, #0
 800d61c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d61e:	2300      	movs	r3, #0
 800d620:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d628:	78fa      	ldrb	r2, [r7, #3]
 800d62a:	4611      	mov	r1, r2
 800d62c:	4618      	mov	r0, r3
 800d62e:	f7f8 f9e9 	bl	8005a04 <HAL_PCD_EP_ClrStall>
 800d632:	4603      	mov	r3, r0
 800d634:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d636:	7bfb      	ldrb	r3, [r7, #15]
 800d638:	4618      	mov	r0, r3
 800d63a:	f000 f8bf 	bl	800d7bc <USBD_Get_USB_Status>
 800d63e:	4603      	mov	r3, r0
 800d640:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d642:	7bbb      	ldrb	r3, [r7, #14]
}
 800d644:	4618      	mov	r0, r3
 800d646:	3710      	adds	r7, #16
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d64c:	b480      	push	{r7}
 800d64e:	b085      	sub	sp, #20
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	460b      	mov	r3, r1
 800d656:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d65e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d660:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d664:	2b00      	cmp	r3, #0
 800d666:	da0b      	bge.n	800d680 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d668:	78fb      	ldrb	r3, [r7, #3]
 800d66a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d66e:	68f9      	ldr	r1, [r7, #12]
 800d670:	4613      	mov	r3, r2
 800d672:	00db      	lsls	r3, r3, #3
 800d674:	4413      	add	r3, r2
 800d676:	009b      	lsls	r3, r3, #2
 800d678:	440b      	add	r3, r1
 800d67a:	333e      	adds	r3, #62	; 0x3e
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	e00b      	b.n	800d698 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d680:	78fb      	ldrb	r3, [r7, #3]
 800d682:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d686:	68f9      	ldr	r1, [r7, #12]
 800d688:	4613      	mov	r3, r2
 800d68a:	00db      	lsls	r3, r3, #3
 800d68c:	4413      	add	r3, r2
 800d68e:	009b      	lsls	r3, r3, #2
 800d690:	440b      	add	r3, r1
 800d692:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800d696:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3714      	adds	r7, #20
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr

0800d6a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b084      	sub	sp, #16
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
 800d6ac:	460b      	mov	r3, r1
 800d6ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d6be:	78fa      	ldrb	r2, [r7, #3]
 800d6c0:	4611      	mov	r1, r2
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f7f7 ffb6 	bl	8005634 <HAL_PCD_SetAddress>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d6cc:	7bfb      	ldrb	r3, [r7, #15]
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f000 f874 	bl	800d7bc <USBD_Get_USB_Status>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3710      	adds	r7, #16
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bd80      	pop	{r7, pc}

0800d6e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d6e2:	b580      	push	{r7, lr}
 800d6e4:	b086      	sub	sp, #24
 800d6e6:	af00      	add	r7, sp, #0
 800d6e8:	60f8      	str	r0, [r7, #12]
 800d6ea:	607a      	str	r2, [r7, #4]
 800d6ec:	603b      	str	r3, [r7, #0]
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d700:	7af9      	ldrb	r1, [r7, #11]
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	687a      	ldr	r2, [r7, #4]
 800d706:	f7f8 f8cf 	bl	80058a8 <HAL_PCD_EP_Transmit>
 800d70a:	4603      	mov	r3, r0
 800d70c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d70e:	7dfb      	ldrb	r3, [r7, #23]
 800d710:	4618      	mov	r0, r3
 800d712:	f000 f853 	bl	800d7bc <USBD_Get_USB_Status>
 800d716:	4603      	mov	r3, r0
 800d718:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d71a:	7dbb      	ldrb	r3, [r7, #22]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3718      	adds	r7, #24
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}

0800d724 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b086      	sub	sp, #24
 800d728:	af00      	add	r7, sp, #0
 800d72a:	60f8      	str	r0, [r7, #12]
 800d72c:	607a      	str	r2, [r7, #4]
 800d72e:	603b      	str	r3, [r7, #0]
 800d730:	460b      	mov	r3, r1
 800d732:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d734:	2300      	movs	r3, #0
 800d736:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d738:	2300      	movs	r3, #0
 800d73a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d742:	7af9      	ldrb	r1, [r7, #11]
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	687a      	ldr	r2, [r7, #4]
 800d748:	f7f8 f84b 	bl	80057e2 <HAL_PCD_EP_Receive>
 800d74c:	4603      	mov	r3, r0
 800d74e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d750:	7dfb      	ldrb	r3, [r7, #23]
 800d752:	4618      	mov	r0, r3
 800d754:	f000 f832 	bl	800d7bc <USBD_Get_USB_Status>
 800d758:	4603      	mov	r3, r0
 800d75a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d75c:	7dbb      	ldrb	r3, [r7, #22]
}
 800d75e:	4618      	mov	r0, r3
 800d760:	3718      	adds	r7, #24
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}

0800d766 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d766:	b580      	push	{r7, lr}
 800d768:	b082      	sub	sp, #8
 800d76a:	af00      	add	r7, sp, #0
 800d76c:	6078      	str	r0, [r7, #4]
 800d76e:	460b      	mov	r3, r1
 800d770:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d778:	78fa      	ldrb	r2, [r7, #3]
 800d77a:	4611      	mov	r1, r2
 800d77c:	4618      	mov	r0, r3
 800d77e:	f7f8 f87b 	bl	8005878 <HAL_PCD_EP_GetRxCount>
 800d782:	4603      	mov	r3, r0
}
 800d784:	4618      	mov	r0, r3
 800d786:	3708      	adds	r7, #8
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b083      	sub	sp, #12
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d794:	4b03      	ldr	r3, [pc, #12]	; (800d7a4 <USBD_static_malloc+0x18>)
}
 800d796:	4618      	mov	r0, r3
 800d798:	370c      	adds	r7, #12
 800d79a:	46bd      	mov	sp, r7
 800d79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a0:	4770      	bx	lr
 800d7a2:	bf00      	nop
 800d7a4:	200060b4 	.word	0x200060b4

0800d7a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]

}
 800d7b0:	bf00      	nop
 800d7b2:	370c      	adds	r7, #12
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b085      	sub	sp, #20
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d7ca:	79fb      	ldrb	r3, [r7, #7]
 800d7cc:	2b03      	cmp	r3, #3
 800d7ce:	d817      	bhi.n	800d800 <USBD_Get_USB_Status+0x44>
 800d7d0:	a201      	add	r2, pc, #4	; (adr r2, 800d7d8 <USBD_Get_USB_Status+0x1c>)
 800d7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7d6:	bf00      	nop
 800d7d8:	0800d7e9 	.word	0x0800d7e9
 800d7dc:	0800d7ef 	.word	0x0800d7ef
 800d7e0:	0800d7f5 	.word	0x0800d7f5
 800d7e4:	0800d7fb 	.word	0x0800d7fb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	73fb      	strb	r3, [r7, #15]
    break;
 800d7ec:	e00b      	b.n	800d806 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7ee:	2303      	movs	r3, #3
 800d7f0:	73fb      	strb	r3, [r7, #15]
    break;
 800d7f2:	e008      	b.n	800d806 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7f8:	e005      	b.n	800d806 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7fa:	2303      	movs	r3, #3
 800d7fc:	73fb      	strb	r3, [r7, #15]
    break;
 800d7fe:	e002      	b.n	800d806 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d800:	2303      	movs	r3, #3
 800d802:	73fb      	strb	r3, [r7, #15]
    break;
 800d804:	bf00      	nop
  }
  return usb_status;
 800d806:	7bfb      	ldrb	r3, [r7, #15]
}
 800d808:	4618      	mov	r0, r3
 800d80a:	3714      	adds	r7, #20
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <__errno>:
 800d814:	4b01      	ldr	r3, [pc, #4]	; (800d81c <__errno+0x8>)
 800d816:	6818      	ldr	r0, [r3, #0]
 800d818:	4770      	bx	lr
 800d81a:	bf00      	nop
 800d81c:	200001ac 	.word	0x200001ac

0800d820 <__libc_init_array>:
 800d820:	b570      	push	{r4, r5, r6, lr}
 800d822:	4d0d      	ldr	r5, [pc, #52]	; (800d858 <__libc_init_array+0x38>)
 800d824:	4c0d      	ldr	r4, [pc, #52]	; (800d85c <__libc_init_array+0x3c>)
 800d826:	1b64      	subs	r4, r4, r5
 800d828:	10a4      	asrs	r4, r4, #2
 800d82a:	2600      	movs	r6, #0
 800d82c:	42a6      	cmp	r6, r4
 800d82e:	d109      	bne.n	800d844 <__libc_init_array+0x24>
 800d830:	4d0b      	ldr	r5, [pc, #44]	; (800d860 <__libc_init_array+0x40>)
 800d832:	4c0c      	ldr	r4, [pc, #48]	; (800d864 <__libc_init_array+0x44>)
 800d834:	f002 ff02 	bl	801063c <_init>
 800d838:	1b64      	subs	r4, r4, r5
 800d83a:	10a4      	asrs	r4, r4, #2
 800d83c:	2600      	movs	r6, #0
 800d83e:	42a6      	cmp	r6, r4
 800d840:	d105      	bne.n	800d84e <__libc_init_array+0x2e>
 800d842:	bd70      	pop	{r4, r5, r6, pc}
 800d844:	f855 3b04 	ldr.w	r3, [r5], #4
 800d848:	4798      	blx	r3
 800d84a:	3601      	adds	r6, #1
 800d84c:	e7ee      	b.n	800d82c <__libc_init_array+0xc>
 800d84e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d852:	4798      	blx	r3
 800d854:	3601      	adds	r6, #1
 800d856:	e7f2      	b.n	800d83e <__libc_init_array+0x1e>
 800d858:	080125c4 	.word	0x080125c4
 800d85c:	080125c4 	.word	0x080125c4
 800d860:	080125c4 	.word	0x080125c4
 800d864:	080125c8 	.word	0x080125c8

0800d868 <memcpy>:
 800d868:	440a      	add	r2, r1
 800d86a:	4291      	cmp	r1, r2
 800d86c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d870:	d100      	bne.n	800d874 <memcpy+0xc>
 800d872:	4770      	bx	lr
 800d874:	b510      	push	{r4, lr}
 800d876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d87a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d87e:	4291      	cmp	r1, r2
 800d880:	d1f9      	bne.n	800d876 <memcpy+0xe>
 800d882:	bd10      	pop	{r4, pc}

0800d884 <memset>:
 800d884:	4402      	add	r2, r0
 800d886:	4603      	mov	r3, r0
 800d888:	4293      	cmp	r3, r2
 800d88a:	d100      	bne.n	800d88e <memset+0xa>
 800d88c:	4770      	bx	lr
 800d88e:	f803 1b01 	strb.w	r1, [r3], #1
 800d892:	e7f9      	b.n	800d888 <memset+0x4>

0800d894 <__cvt>:
 800d894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d898:	ec55 4b10 	vmov	r4, r5, d0
 800d89c:	2d00      	cmp	r5, #0
 800d89e:	460e      	mov	r6, r1
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	462b      	mov	r3, r5
 800d8a4:	bfbb      	ittet	lt
 800d8a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d8aa:	461d      	movlt	r5, r3
 800d8ac:	2300      	movge	r3, #0
 800d8ae:	232d      	movlt	r3, #45	; 0x2d
 800d8b0:	700b      	strb	r3, [r1, #0]
 800d8b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d8b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d8b8:	4691      	mov	r9, r2
 800d8ba:	f023 0820 	bic.w	r8, r3, #32
 800d8be:	bfbc      	itt	lt
 800d8c0:	4622      	movlt	r2, r4
 800d8c2:	4614      	movlt	r4, r2
 800d8c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d8c8:	d005      	beq.n	800d8d6 <__cvt+0x42>
 800d8ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d8ce:	d100      	bne.n	800d8d2 <__cvt+0x3e>
 800d8d0:	3601      	adds	r6, #1
 800d8d2:	2102      	movs	r1, #2
 800d8d4:	e000      	b.n	800d8d8 <__cvt+0x44>
 800d8d6:	2103      	movs	r1, #3
 800d8d8:	ab03      	add	r3, sp, #12
 800d8da:	9301      	str	r3, [sp, #4]
 800d8dc:	ab02      	add	r3, sp, #8
 800d8de:	9300      	str	r3, [sp, #0]
 800d8e0:	ec45 4b10 	vmov	d0, r4, r5
 800d8e4:	4653      	mov	r3, sl
 800d8e6:	4632      	mov	r2, r6
 800d8e8:	f000 fcea 	bl	800e2c0 <_dtoa_r>
 800d8ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d8f0:	4607      	mov	r7, r0
 800d8f2:	d102      	bne.n	800d8fa <__cvt+0x66>
 800d8f4:	f019 0f01 	tst.w	r9, #1
 800d8f8:	d022      	beq.n	800d940 <__cvt+0xac>
 800d8fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d8fe:	eb07 0906 	add.w	r9, r7, r6
 800d902:	d110      	bne.n	800d926 <__cvt+0x92>
 800d904:	783b      	ldrb	r3, [r7, #0]
 800d906:	2b30      	cmp	r3, #48	; 0x30
 800d908:	d10a      	bne.n	800d920 <__cvt+0x8c>
 800d90a:	2200      	movs	r2, #0
 800d90c:	2300      	movs	r3, #0
 800d90e:	4620      	mov	r0, r4
 800d910:	4629      	mov	r1, r5
 800d912:	f7f3 f8e9 	bl	8000ae8 <__aeabi_dcmpeq>
 800d916:	b918      	cbnz	r0, 800d920 <__cvt+0x8c>
 800d918:	f1c6 0601 	rsb	r6, r6, #1
 800d91c:	f8ca 6000 	str.w	r6, [sl]
 800d920:	f8da 3000 	ldr.w	r3, [sl]
 800d924:	4499      	add	r9, r3
 800d926:	2200      	movs	r2, #0
 800d928:	2300      	movs	r3, #0
 800d92a:	4620      	mov	r0, r4
 800d92c:	4629      	mov	r1, r5
 800d92e:	f7f3 f8db 	bl	8000ae8 <__aeabi_dcmpeq>
 800d932:	b108      	cbz	r0, 800d938 <__cvt+0xa4>
 800d934:	f8cd 900c 	str.w	r9, [sp, #12]
 800d938:	2230      	movs	r2, #48	; 0x30
 800d93a:	9b03      	ldr	r3, [sp, #12]
 800d93c:	454b      	cmp	r3, r9
 800d93e:	d307      	bcc.n	800d950 <__cvt+0xbc>
 800d940:	9b03      	ldr	r3, [sp, #12]
 800d942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d944:	1bdb      	subs	r3, r3, r7
 800d946:	4638      	mov	r0, r7
 800d948:	6013      	str	r3, [r2, #0]
 800d94a:	b004      	add	sp, #16
 800d94c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d950:	1c59      	adds	r1, r3, #1
 800d952:	9103      	str	r1, [sp, #12]
 800d954:	701a      	strb	r2, [r3, #0]
 800d956:	e7f0      	b.n	800d93a <__cvt+0xa6>

0800d958 <__exponent>:
 800d958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d95a:	4603      	mov	r3, r0
 800d95c:	2900      	cmp	r1, #0
 800d95e:	bfb8      	it	lt
 800d960:	4249      	neglt	r1, r1
 800d962:	f803 2b02 	strb.w	r2, [r3], #2
 800d966:	bfb4      	ite	lt
 800d968:	222d      	movlt	r2, #45	; 0x2d
 800d96a:	222b      	movge	r2, #43	; 0x2b
 800d96c:	2909      	cmp	r1, #9
 800d96e:	7042      	strb	r2, [r0, #1]
 800d970:	dd2a      	ble.n	800d9c8 <__exponent+0x70>
 800d972:	f10d 0407 	add.w	r4, sp, #7
 800d976:	46a4      	mov	ip, r4
 800d978:	270a      	movs	r7, #10
 800d97a:	46a6      	mov	lr, r4
 800d97c:	460a      	mov	r2, r1
 800d97e:	fb91 f6f7 	sdiv	r6, r1, r7
 800d982:	fb07 1516 	mls	r5, r7, r6, r1
 800d986:	3530      	adds	r5, #48	; 0x30
 800d988:	2a63      	cmp	r2, #99	; 0x63
 800d98a:	f104 34ff 	add.w	r4, r4, #4294967295
 800d98e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d992:	4631      	mov	r1, r6
 800d994:	dcf1      	bgt.n	800d97a <__exponent+0x22>
 800d996:	3130      	adds	r1, #48	; 0x30
 800d998:	f1ae 0502 	sub.w	r5, lr, #2
 800d99c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d9a0:	1c44      	adds	r4, r0, #1
 800d9a2:	4629      	mov	r1, r5
 800d9a4:	4561      	cmp	r1, ip
 800d9a6:	d30a      	bcc.n	800d9be <__exponent+0x66>
 800d9a8:	f10d 0209 	add.w	r2, sp, #9
 800d9ac:	eba2 020e 	sub.w	r2, r2, lr
 800d9b0:	4565      	cmp	r5, ip
 800d9b2:	bf88      	it	hi
 800d9b4:	2200      	movhi	r2, #0
 800d9b6:	4413      	add	r3, r2
 800d9b8:	1a18      	subs	r0, r3, r0
 800d9ba:	b003      	add	sp, #12
 800d9bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d9c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d9c6:	e7ed      	b.n	800d9a4 <__exponent+0x4c>
 800d9c8:	2330      	movs	r3, #48	; 0x30
 800d9ca:	3130      	adds	r1, #48	; 0x30
 800d9cc:	7083      	strb	r3, [r0, #2]
 800d9ce:	70c1      	strb	r1, [r0, #3]
 800d9d0:	1d03      	adds	r3, r0, #4
 800d9d2:	e7f1      	b.n	800d9b8 <__exponent+0x60>

0800d9d4 <_printf_float>:
 800d9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9d8:	ed2d 8b02 	vpush	{d8}
 800d9dc:	b08d      	sub	sp, #52	; 0x34
 800d9de:	460c      	mov	r4, r1
 800d9e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d9e4:	4616      	mov	r6, r2
 800d9e6:	461f      	mov	r7, r3
 800d9e8:	4605      	mov	r5, r0
 800d9ea:	f001 fa57 	bl	800ee9c <_localeconv_r>
 800d9ee:	f8d0 a000 	ldr.w	sl, [r0]
 800d9f2:	4650      	mov	r0, sl
 800d9f4:	f7f2 fbfc 	bl	80001f0 <strlen>
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	930a      	str	r3, [sp, #40]	; 0x28
 800d9fc:	6823      	ldr	r3, [r4, #0]
 800d9fe:	9305      	str	r3, [sp, #20]
 800da00:	f8d8 3000 	ldr.w	r3, [r8]
 800da04:	f894 b018 	ldrb.w	fp, [r4, #24]
 800da08:	3307      	adds	r3, #7
 800da0a:	f023 0307 	bic.w	r3, r3, #7
 800da0e:	f103 0208 	add.w	r2, r3, #8
 800da12:	f8c8 2000 	str.w	r2, [r8]
 800da16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800da22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800da26:	9307      	str	r3, [sp, #28]
 800da28:	f8cd 8018 	str.w	r8, [sp, #24]
 800da2c:	ee08 0a10 	vmov	s16, r0
 800da30:	4b9f      	ldr	r3, [pc, #636]	; (800dcb0 <_printf_float+0x2dc>)
 800da32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da36:	f04f 32ff 	mov.w	r2, #4294967295
 800da3a:	f7f3 f887 	bl	8000b4c <__aeabi_dcmpun>
 800da3e:	bb88      	cbnz	r0, 800daa4 <_printf_float+0xd0>
 800da40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da44:	4b9a      	ldr	r3, [pc, #616]	; (800dcb0 <_printf_float+0x2dc>)
 800da46:	f04f 32ff 	mov.w	r2, #4294967295
 800da4a:	f7f3 f861 	bl	8000b10 <__aeabi_dcmple>
 800da4e:	bb48      	cbnz	r0, 800daa4 <_printf_float+0xd0>
 800da50:	2200      	movs	r2, #0
 800da52:	2300      	movs	r3, #0
 800da54:	4640      	mov	r0, r8
 800da56:	4649      	mov	r1, r9
 800da58:	f7f3 f850 	bl	8000afc <__aeabi_dcmplt>
 800da5c:	b110      	cbz	r0, 800da64 <_printf_float+0x90>
 800da5e:	232d      	movs	r3, #45	; 0x2d
 800da60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da64:	4b93      	ldr	r3, [pc, #588]	; (800dcb4 <_printf_float+0x2e0>)
 800da66:	4894      	ldr	r0, [pc, #592]	; (800dcb8 <_printf_float+0x2e4>)
 800da68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800da6c:	bf94      	ite	ls
 800da6e:	4698      	movls	r8, r3
 800da70:	4680      	movhi	r8, r0
 800da72:	2303      	movs	r3, #3
 800da74:	6123      	str	r3, [r4, #16]
 800da76:	9b05      	ldr	r3, [sp, #20]
 800da78:	f023 0204 	bic.w	r2, r3, #4
 800da7c:	6022      	str	r2, [r4, #0]
 800da7e:	f04f 0900 	mov.w	r9, #0
 800da82:	9700      	str	r7, [sp, #0]
 800da84:	4633      	mov	r3, r6
 800da86:	aa0b      	add	r2, sp, #44	; 0x2c
 800da88:	4621      	mov	r1, r4
 800da8a:	4628      	mov	r0, r5
 800da8c:	f000 f9d8 	bl	800de40 <_printf_common>
 800da90:	3001      	adds	r0, #1
 800da92:	f040 8090 	bne.w	800dbb6 <_printf_float+0x1e2>
 800da96:	f04f 30ff 	mov.w	r0, #4294967295
 800da9a:	b00d      	add	sp, #52	; 0x34
 800da9c:	ecbd 8b02 	vpop	{d8}
 800daa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daa4:	4642      	mov	r2, r8
 800daa6:	464b      	mov	r3, r9
 800daa8:	4640      	mov	r0, r8
 800daaa:	4649      	mov	r1, r9
 800daac:	f7f3 f84e 	bl	8000b4c <__aeabi_dcmpun>
 800dab0:	b140      	cbz	r0, 800dac4 <_printf_float+0xf0>
 800dab2:	464b      	mov	r3, r9
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	bfbc      	itt	lt
 800dab8:	232d      	movlt	r3, #45	; 0x2d
 800daba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dabe:	487f      	ldr	r0, [pc, #508]	; (800dcbc <_printf_float+0x2e8>)
 800dac0:	4b7f      	ldr	r3, [pc, #508]	; (800dcc0 <_printf_float+0x2ec>)
 800dac2:	e7d1      	b.n	800da68 <_printf_float+0x94>
 800dac4:	6863      	ldr	r3, [r4, #4]
 800dac6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800daca:	9206      	str	r2, [sp, #24]
 800dacc:	1c5a      	adds	r2, r3, #1
 800dace:	d13f      	bne.n	800db50 <_printf_float+0x17c>
 800dad0:	2306      	movs	r3, #6
 800dad2:	6063      	str	r3, [r4, #4]
 800dad4:	9b05      	ldr	r3, [sp, #20]
 800dad6:	6861      	ldr	r1, [r4, #4]
 800dad8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800dadc:	2300      	movs	r3, #0
 800dade:	9303      	str	r3, [sp, #12]
 800dae0:	ab0a      	add	r3, sp, #40	; 0x28
 800dae2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800dae6:	ab09      	add	r3, sp, #36	; 0x24
 800dae8:	ec49 8b10 	vmov	d0, r8, r9
 800daec:	9300      	str	r3, [sp, #0]
 800daee:	6022      	str	r2, [r4, #0]
 800daf0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800daf4:	4628      	mov	r0, r5
 800daf6:	f7ff fecd 	bl	800d894 <__cvt>
 800dafa:	9b06      	ldr	r3, [sp, #24]
 800dafc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dafe:	2b47      	cmp	r3, #71	; 0x47
 800db00:	4680      	mov	r8, r0
 800db02:	d108      	bne.n	800db16 <_printf_float+0x142>
 800db04:	1cc8      	adds	r0, r1, #3
 800db06:	db02      	blt.n	800db0e <_printf_float+0x13a>
 800db08:	6863      	ldr	r3, [r4, #4]
 800db0a:	4299      	cmp	r1, r3
 800db0c:	dd41      	ble.n	800db92 <_printf_float+0x1be>
 800db0e:	f1ab 0b02 	sub.w	fp, fp, #2
 800db12:	fa5f fb8b 	uxtb.w	fp, fp
 800db16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800db1a:	d820      	bhi.n	800db5e <_printf_float+0x18a>
 800db1c:	3901      	subs	r1, #1
 800db1e:	465a      	mov	r2, fp
 800db20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db24:	9109      	str	r1, [sp, #36]	; 0x24
 800db26:	f7ff ff17 	bl	800d958 <__exponent>
 800db2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db2c:	1813      	adds	r3, r2, r0
 800db2e:	2a01      	cmp	r2, #1
 800db30:	4681      	mov	r9, r0
 800db32:	6123      	str	r3, [r4, #16]
 800db34:	dc02      	bgt.n	800db3c <_printf_float+0x168>
 800db36:	6822      	ldr	r2, [r4, #0]
 800db38:	07d2      	lsls	r2, r2, #31
 800db3a:	d501      	bpl.n	800db40 <_printf_float+0x16c>
 800db3c:	3301      	adds	r3, #1
 800db3e:	6123      	str	r3, [r4, #16]
 800db40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800db44:	2b00      	cmp	r3, #0
 800db46:	d09c      	beq.n	800da82 <_printf_float+0xae>
 800db48:	232d      	movs	r3, #45	; 0x2d
 800db4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db4e:	e798      	b.n	800da82 <_printf_float+0xae>
 800db50:	9a06      	ldr	r2, [sp, #24]
 800db52:	2a47      	cmp	r2, #71	; 0x47
 800db54:	d1be      	bne.n	800dad4 <_printf_float+0x100>
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1bc      	bne.n	800dad4 <_printf_float+0x100>
 800db5a:	2301      	movs	r3, #1
 800db5c:	e7b9      	b.n	800dad2 <_printf_float+0xfe>
 800db5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800db62:	d118      	bne.n	800db96 <_printf_float+0x1c2>
 800db64:	2900      	cmp	r1, #0
 800db66:	6863      	ldr	r3, [r4, #4]
 800db68:	dd0b      	ble.n	800db82 <_printf_float+0x1ae>
 800db6a:	6121      	str	r1, [r4, #16]
 800db6c:	b913      	cbnz	r3, 800db74 <_printf_float+0x1a0>
 800db6e:	6822      	ldr	r2, [r4, #0]
 800db70:	07d0      	lsls	r0, r2, #31
 800db72:	d502      	bpl.n	800db7a <_printf_float+0x1a6>
 800db74:	3301      	adds	r3, #1
 800db76:	440b      	add	r3, r1
 800db78:	6123      	str	r3, [r4, #16]
 800db7a:	65a1      	str	r1, [r4, #88]	; 0x58
 800db7c:	f04f 0900 	mov.w	r9, #0
 800db80:	e7de      	b.n	800db40 <_printf_float+0x16c>
 800db82:	b913      	cbnz	r3, 800db8a <_printf_float+0x1b6>
 800db84:	6822      	ldr	r2, [r4, #0]
 800db86:	07d2      	lsls	r2, r2, #31
 800db88:	d501      	bpl.n	800db8e <_printf_float+0x1ba>
 800db8a:	3302      	adds	r3, #2
 800db8c:	e7f4      	b.n	800db78 <_printf_float+0x1a4>
 800db8e:	2301      	movs	r3, #1
 800db90:	e7f2      	b.n	800db78 <_printf_float+0x1a4>
 800db92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800db96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db98:	4299      	cmp	r1, r3
 800db9a:	db05      	blt.n	800dba8 <_printf_float+0x1d4>
 800db9c:	6823      	ldr	r3, [r4, #0]
 800db9e:	6121      	str	r1, [r4, #16]
 800dba0:	07d8      	lsls	r0, r3, #31
 800dba2:	d5ea      	bpl.n	800db7a <_printf_float+0x1a6>
 800dba4:	1c4b      	adds	r3, r1, #1
 800dba6:	e7e7      	b.n	800db78 <_printf_float+0x1a4>
 800dba8:	2900      	cmp	r1, #0
 800dbaa:	bfd4      	ite	le
 800dbac:	f1c1 0202 	rsble	r2, r1, #2
 800dbb0:	2201      	movgt	r2, #1
 800dbb2:	4413      	add	r3, r2
 800dbb4:	e7e0      	b.n	800db78 <_printf_float+0x1a4>
 800dbb6:	6823      	ldr	r3, [r4, #0]
 800dbb8:	055a      	lsls	r2, r3, #21
 800dbba:	d407      	bmi.n	800dbcc <_printf_float+0x1f8>
 800dbbc:	6923      	ldr	r3, [r4, #16]
 800dbbe:	4642      	mov	r2, r8
 800dbc0:	4631      	mov	r1, r6
 800dbc2:	4628      	mov	r0, r5
 800dbc4:	47b8      	blx	r7
 800dbc6:	3001      	adds	r0, #1
 800dbc8:	d12c      	bne.n	800dc24 <_printf_float+0x250>
 800dbca:	e764      	b.n	800da96 <_printf_float+0xc2>
 800dbcc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dbd0:	f240 80e0 	bls.w	800dd94 <_printf_float+0x3c0>
 800dbd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dbd8:	2200      	movs	r2, #0
 800dbda:	2300      	movs	r3, #0
 800dbdc:	f7f2 ff84 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	d034      	beq.n	800dc4e <_printf_float+0x27a>
 800dbe4:	4a37      	ldr	r2, [pc, #220]	; (800dcc4 <_printf_float+0x2f0>)
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	4631      	mov	r1, r6
 800dbea:	4628      	mov	r0, r5
 800dbec:	47b8      	blx	r7
 800dbee:	3001      	adds	r0, #1
 800dbf0:	f43f af51 	beq.w	800da96 <_printf_float+0xc2>
 800dbf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	db02      	blt.n	800dc02 <_printf_float+0x22e>
 800dbfc:	6823      	ldr	r3, [r4, #0]
 800dbfe:	07d8      	lsls	r0, r3, #31
 800dc00:	d510      	bpl.n	800dc24 <_printf_float+0x250>
 800dc02:	ee18 3a10 	vmov	r3, s16
 800dc06:	4652      	mov	r2, sl
 800dc08:	4631      	mov	r1, r6
 800dc0a:	4628      	mov	r0, r5
 800dc0c:	47b8      	blx	r7
 800dc0e:	3001      	adds	r0, #1
 800dc10:	f43f af41 	beq.w	800da96 <_printf_float+0xc2>
 800dc14:	f04f 0800 	mov.w	r8, #0
 800dc18:	f104 091a 	add.w	r9, r4, #26
 800dc1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc1e:	3b01      	subs	r3, #1
 800dc20:	4543      	cmp	r3, r8
 800dc22:	dc09      	bgt.n	800dc38 <_printf_float+0x264>
 800dc24:	6823      	ldr	r3, [r4, #0]
 800dc26:	079b      	lsls	r3, r3, #30
 800dc28:	f100 8105 	bmi.w	800de36 <_printf_float+0x462>
 800dc2c:	68e0      	ldr	r0, [r4, #12]
 800dc2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc30:	4298      	cmp	r0, r3
 800dc32:	bfb8      	it	lt
 800dc34:	4618      	movlt	r0, r3
 800dc36:	e730      	b.n	800da9a <_printf_float+0xc6>
 800dc38:	2301      	movs	r3, #1
 800dc3a:	464a      	mov	r2, r9
 800dc3c:	4631      	mov	r1, r6
 800dc3e:	4628      	mov	r0, r5
 800dc40:	47b8      	blx	r7
 800dc42:	3001      	adds	r0, #1
 800dc44:	f43f af27 	beq.w	800da96 <_printf_float+0xc2>
 800dc48:	f108 0801 	add.w	r8, r8, #1
 800dc4c:	e7e6      	b.n	800dc1c <_printf_float+0x248>
 800dc4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	dc39      	bgt.n	800dcc8 <_printf_float+0x2f4>
 800dc54:	4a1b      	ldr	r2, [pc, #108]	; (800dcc4 <_printf_float+0x2f0>)
 800dc56:	2301      	movs	r3, #1
 800dc58:	4631      	mov	r1, r6
 800dc5a:	4628      	mov	r0, r5
 800dc5c:	47b8      	blx	r7
 800dc5e:	3001      	adds	r0, #1
 800dc60:	f43f af19 	beq.w	800da96 <_printf_float+0xc2>
 800dc64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	d102      	bne.n	800dc72 <_printf_float+0x29e>
 800dc6c:	6823      	ldr	r3, [r4, #0]
 800dc6e:	07d9      	lsls	r1, r3, #31
 800dc70:	d5d8      	bpl.n	800dc24 <_printf_float+0x250>
 800dc72:	ee18 3a10 	vmov	r3, s16
 800dc76:	4652      	mov	r2, sl
 800dc78:	4631      	mov	r1, r6
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	47b8      	blx	r7
 800dc7e:	3001      	adds	r0, #1
 800dc80:	f43f af09 	beq.w	800da96 <_printf_float+0xc2>
 800dc84:	f04f 0900 	mov.w	r9, #0
 800dc88:	f104 0a1a 	add.w	sl, r4, #26
 800dc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc8e:	425b      	negs	r3, r3
 800dc90:	454b      	cmp	r3, r9
 800dc92:	dc01      	bgt.n	800dc98 <_printf_float+0x2c4>
 800dc94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc96:	e792      	b.n	800dbbe <_printf_float+0x1ea>
 800dc98:	2301      	movs	r3, #1
 800dc9a:	4652      	mov	r2, sl
 800dc9c:	4631      	mov	r1, r6
 800dc9e:	4628      	mov	r0, r5
 800dca0:	47b8      	blx	r7
 800dca2:	3001      	adds	r0, #1
 800dca4:	f43f aef7 	beq.w	800da96 <_printf_float+0xc2>
 800dca8:	f109 0901 	add.w	r9, r9, #1
 800dcac:	e7ee      	b.n	800dc8c <_printf_float+0x2b8>
 800dcae:	bf00      	nop
 800dcb0:	7fefffff 	.word	0x7fefffff
 800dcb4:	080121e8 	.word	0x080121e8
 800dcb8:	080121ec 	.word	0x080121ec
 800dcbc:	080121f4 	.word	0x080121f4
 800dcc0:	080121f0 	.word	0x080121f0
 800dcc4:	080121f8 	.word	0x080121f8
 800dcc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dcca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dccc:	429a      	cmp	r2, r3
 800dcce:	bfa8      	it	ge
 800dcd0:	461a      	movge	r2, r3
 800dcd2:	2a00      	cmp	r2, #0
 800dcd4:	4691      	mov	r9, r2
 800dcd6:	dc37      	bgt.n	800dd48 <_printf_float+0x374>
 800dcd8:	f04f 0b00 	mov.w	fp, #0
 800dcdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dce0:	f104 021a 	add.w	r2, r4, #26
 800dce4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dce6:	9305      	str	r3, [sp, #20]
 800dce8:	eba3 0309 	sub.w	r3, r3, r9
 800dcec:	455b      	cmp	r3, fp
 800dcee:	dc33      	bgt.n	800dd58 <_printf_float+0x384>
 800dcf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dcf4:	429a      	cmp	r2, r3
 800dcf6:	db3b      	blt.n	800dd70 <_printf_float+0x39c>
 800dcf8:	6823      	ldr	r3, [r4, #0]
 800dcfa:	07da      	lsls	r2, r3, #31
 800dcfc:	d438      	bmi.n	800dd70 <_printf_float+0x39c>
 800dcfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd00:	9a05      	ldr	r2, [sp, #20]
 800dd02:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd04:	1a9a      	subs	r2, r3, r2
 800dd06:	eba3 0901 	sub.w	r9, r3, r1
 800dd0a:	4591      	cmp	r9, r2
 800dd0c:	bfa8      	it	ge
 800dd0e:	4691      	movge	r9, r2
 800dd10:	f1b9 0f00 	cmp.w	r9, #0
 800dd14:	dc35      	bgt.n	800dd82 <_printf_float+0x3ae>
 800dd16:	f04f 0800 	mov.w	r8, #0
 800dd1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd1e:	f104 0a1a 	add.w	sl, r4, #26
 800dd22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd26:	1a9b      	subs	r3, r3, r2
 800dd28:	eba3 0309 	sub.w	r3, r3, r9
 800dd2c:	4543      	cmp	r3, r8
 800dd2e:	f77f af79 	ble.w	800dc24 <_printf_float+0x250>
 800dd32:	2301      	movs	r3, #1
 800dd34:	4652      	mov	r2, sl
 800dd36:	4631      	mov	r1, r6
 800dd38:	4628      	mov	r0, r5
 800dd3a:	47b8      	blx	r7
 800dd3c:	3001      	adds	r0, #1
 800dd3e:	f43f aeaa 	beq.w	800da96 <_printf_float+0xc2>
 800dd42:	f108 0801 	add.w	r8, r8, #1
 800dd46:	e7ec      	b.n	800dd22 <_printf_float+0x34e>
 800dd48:	4613      	mov	r3, r2
 800dd4a:	4631      	mov	r1, r6
 800dd4c:	4642      	mov	r2, r8
 800dd4e:	4628      	mov	r0, r5
 800dd50:	47b8      	blx	r7
 800dd52:	3001      	adds	r0, #1
 800dd54:	d1c0      	bne.n	800dcd8 <_printf_float+0x304>
 800dd56:	e69e      	b.n	800da96 <_printf_float+0xc2>
 800dd58:	2301      	movs	r3, #1
 800dd5a:	4631      	mov	r1, r6
 800dd5c:	4628      	mov	r0, r5
 800dd5e:	9205      	str	r2, [sp, #20]
 800dd60:	47b8      	blx	r7
 800dd62:	3001      	adds	r0, #1
 800dd64:	f43f ae97 	beq.w	800da96 <_printf_float+0xc2>
 800dd68:	9a05      	ldr	r2, [sp, #20]
 800dd6a:	f10b 0b01 	add.w	fp, fp, #1
 800dd6e:	e7b9      	b.n	800dce4 <_printf_float+0x310>
 800dd70:	ee18 3a10 	vmov	r3, s16
 800dd74:	4652      	mov	r2, sl
 800dd76:	4631      	mov	r1, r6
 800dd78:	4628      	mov	r0, r5
 800dd7a:	47b8      	blx	r7
 800dd7c:	3001      	adds	r0, #1
 800dd7e:	d1be      	bne.n	800dcfe <_printf_float+0x32a>
 800dd80:	e689      	b.n	800da96 <_printf_float+0xc2>
 800dd82:	9a05      	ldr	r2, [sp, #20]
 800dd84:	464b      	mov	r3, r9
 800dd86:	4442      	add	r2, r8
 800dd88:	4631      	mov	r1, r6
 800dd8a:	4628      	mov	r0, r5
 800dd8c:	47b8      	blx	r7
 800dd8e:	3001      	adds	r0, #1
 800dd90:	d1c1      	bne.n	800dd16 <_printf_float+0x342>
 800dd92:	e680      	b.n	800da96 <_printf_float+0xc2>
 800dd94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd96:	2a01      	cmp	r2, #1
 800dd98:	dc01      	bgt.n	800dd9e <_printf_float+0x3ca>
 800dd9a:	07db      	lsls	r3, r3, #31
 800dd9c:	d538      	bpl.n	800de10 <_printf_float+0x43c>
 800dd9e:	2301      	movs	r3, #1
 800dda0:	4642      	mov	r2, r8
 800dda2:	4631      	mov	r1, r6
 800dda4:	4628      	mov	r0, r5
 800dda6:	47b8      	blx	r7
 800dda8:	3001      	adds	r0, #1
 800ddaa:	f43f ae74 	beq.w	800da96 <_printf_float+0xc2>
 800ddae:	ee18 3a10 	vmov	r3, s16
 800ddb2:	4652      	mov	r2, sl
 800ddb4:	4631      	mov	r1, r6
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	47b8      	blx	r7
 800ddba:	3001      	adds	r0, #1
 800ddbc:	f43f ae6b 	beq.w	800da96 <_printf_float+0xc2>
 800ddc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	f7f2 fe8e 	bl	8000ae8 <__aeabi_dcmpeq>
 800ddcc:	b9d8      	cbnz	r0, 800de06 <_printf_float+0x432>
 800ddce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddd0:	f108 0201 	add.w	r2, r8, #1
 800ddd4:	3b01      	subs	r3, #1
 800ddd6:	4631      	mov	r1, r6
 800ddd8:	4628      	mov	r0, r5
 800ddda:	47b8      	blx	r7
 800dddc:	3001      	adds	r0, #1
 800ddde:	d10e      	bne.n	800ddfe <_printf_float+0x42a>
 800dde0:	e659      	b.n	800da96 <_printf_float+0xc2>
 800dde2:	2301      	movs	r3, #1
 800dde4:	4652      	mov	r2, sl
 800dde6:	4631      	mov	r1, r6
 800dde8:	4628      	mov	r0, r5
 800ddea:	47b8      	blx	r7
 800ddec:	3001      	adds	r0, #1
 800ddee:	f43f ae52 	beq.w	800da96 <_printf_float+0xc2>
 800ddf2:	f108 0801 	add.w	r8, r8, #1
 800ddf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddf8:	3b01      	subs	r3, #1
 800ddfa:	4543      	cmp	r3, r8
 800ddfc:	dcf1      	bgt.n	800dde2 <_printf_float+0x40e>
 800ddfe:	464b      	mov	r3, r9
 800de00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de04:	e6dc      	b.n	800dbc0 <_printf_float+0x1ec>
 800de06:	f04f 0800 	mov.w	r8, #0
 800de0a:	f104 0a1a 	add.w	sl, r4, #26
 800de0e:	e7f2      	b.n	800ddf6 <_printf_float+0x422>
 800de10:	2301      	movs	r3, #1
 800de12:	4642      	mov	r2, r8
 800de14:	e7df      	b.n	800ddd6 <_printf_float+0x402>
 800de16:	2301      	movs	r3, #1
 800de18:	464a      	mov	r2, r9
 800de1a:	4631      	mov	r1, r6
 800de1c:	4628      	mov	r0, r5
 800de1e:	47b8      	blx	r7
 800de20:	3001      	adds	r0, #1
 800de22:	f43f ae38 	beq.w	800da96 <_printf_float+0xc2>
 800de26:	f108 0801 	add.w	r8, r8, #1
 800de2a:	68e3      	ldr	r3, [r4, #12]
 800de2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de2e:	1a5b      	subs	r3, r3, r1
 800de30:	4543      	cmp	r3, r8
 800de32:	dcf0      	bgt.n	800de16 <_printf_float+0x442>
 800de34:	e6fa      	b.n	800dc2c <_printf_float+0x258>
 800de36:	f04f 0800 	mov.w	r8, #0
 800de3a:	f104 0919 	add.w	r9, r4, #25
 800de3e:	e7f4      	b.n	800de2a <_printf_float+0x456>

0800de40 <_printf_common>:
 800de40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de44:	4616      	mov	r6, r2
 800de46:	4699      	mov	r9, r3
 800de48:	688a      	ldr	r2, [r1, #8]
 800de4a:	690b      	ldr	r3, [r1, #16]
 800de4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800de50:	4293      	cmp	r3, r2
 800de52:	bfb8      	it	lt
 800de54:	4613      	movlt	r3, r2
 800de56:	6033      	str	r3, [r6, #0]
 800de58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800de5c:	4607      	mov	r7, r0
 800de5e:	460c      	mov	r4, r1
 800de60:	b10a      	cbz	r2, 800de66 <_printf_common+0x26>
 800de62:	3301      	adds	r3, #1
 800de64:	6033      	str	r3, [r6, #0]
 800de66:	6823      	ldr	r3, [r4, #0]
 800de68:	0699      	lsls	r1, r3, #26
 800de6a:	bf42      	ittt	mi
 800de6c:	6833      	ldrmi	r3, [r6, #0]
 800de6e:	3302      	addmi	r3, #2
 800de70:	6033      	strmi	r3, [r6, #0]
 800de72:	6825      	ldr	r5, [r4, #0]
 800de74:	f015 0506 	ands.w	r5, r5, #6
 800de78:	d106      	bne.n	800de88 <_printf_common+0x48>
 800de7a:	f104 0a19 	add.w	sl, r4, #25
 800de7e:	68e3      	ldr	r3, [r4, #12]
 800de80:	6832      	ldr	r2, [r6, #0]
 800de82:	1a9b      	subs	r3, r3, r2
 800de84:	42ab      	cmp	r3, r5
 800de86:	dc26      	bgt.n	800ded6 <_printf_common+0x96>
 800de88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800de8c:	1e13      	subs	r3, r2, #0
 800de8e:	6822      	ldr	r2, [r4, #0]
 800de90:	bf18      	it	ne
 800de92:	2301      	movne	r3, #1
 800de94:	0692      	lsls	r2, r2, #26
 800de96:	d42b      	bmi.n	800def0 <_printf_common+0xb0>
 800de98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800de9c:	4649      	mov	r1, r9
 800de9e:	4638      	mov	r0, r7
 800dea0:	47c0      	blx	r8
 800dea2:	3001      	adds	r0, #1
 800dea4:	d01e      	beq.n	800dee4 <_printf_common+0xa4>
 800dea6:	6823      	ldr	r3, [r4, #0]
 800dea8:	68e5      	ldr	r5, [r4, #12]
 800deaa:	6832      	ldr	r2, [r6, #0]
 800deac:	f003 0306 	and.w	r3, r3, #6
 800deb0:	2b04      	cmp	r3, #4
 800deb2:	bf08      	it	eq
 800deb4:	1aad      	subeq	r5, r5, r2
 800deb6:	68a3      	ldr	r3, [r4, #8]
 800deb8:	6922      	ldr	r2, [r4, #16]
 800deba:	bf0c      	ite	eq
 800debc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dec0:	2500      	movne	r5, #0
 800dec2:	4293      	cmp	r3, r2
 800dec4:	bfc4      	itt	gt
 800dec6:	1a9b      	subgt	r3, r3, r2
 800dec8:	18ed      	addgt	r5, r5, r3
 800deca:	2600      	movs	r6, #0
 800decc:	341a      	adds	r4, #26
 800dece:	42b5      	cmp	r5, r6
 800ded0:	d11a      	bne.n	800df08 <_printf_common+0xc8>
 800ded2:	2000      	movs	r0, #0
 800ded4:	e008      	b.n	800dee8 <_printf_common+0xa8>
 800ded6:	2301      	movs	r3, #1
 800ded8:	4652      	mov	r2, sl
 800deda:	4649      	mov	r1, r9
 800dedc:	4638      	mov	r0, r7
 800dede:	47c0      	blx	r8
 800dee0:	3001      	adds	r0, #1
 800dee2:	d103      	bne.n	800deec <_printf_common+0xac>
 800dee4:	f04f 30ff 	mov.w	r0, #4294967295
 800dee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deec:	3501      	adds	r5, #1
 800deee:	e7c6      	b.n	800de7e <_printf_common+0x3e>
 800def0:	18e1      	adds	r1, r4, r3
 800def2:	1c5a      	adds	r2, r3, #1
 800def4:	2030      	movs	r0, #48	; 0x30
 800def6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800defa:	4422      	add	r2, r4
 800defc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df04:	3302      	adds	r3, #2
 800df06:	e7c7      	b.n	800de98 <_printf_common+0x58>
 800df08:	2301      	movs	r3, #1
 800df0a:	4622      	mov	r2, r4
 800df0c:	4649      	mov	r1, r9
 800df0e:	4638      	mov	r0, r7
 800df10:	47c0      	blx	r8
 800df12:	3001      	adds	r0, #1
 800df14:	d0e6      	beq.n	800dee4 <_printf_common+0xa4>
 800df16:	3601      	adds	r6, #1
 800df18:	e7d9      	b.n	800dece <_printf_common+0x8e>
	...

0800df1c <_printf_i>:
 800df1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df20:	7e0f      	ldrb	r7, [r1, #24]
 800df22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800df24:	2f78      	cmp	r7, #120	; 0x78
 800df26:	4691      	mov	r9, r2
 800df28:	4680      	mov	r8, r0
 800df2a:	460c      	mov	r4, r1
 800df2c:	469a      	mov	sl, r3
 800df2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800df32:	d807      	bhi.n	800df44 <_printf_i+0x28>
 800df34:	2f62      	cmp	r7, #98	; 0x62
 800df36:	d80a      	bhi.n	800df4e <_printf_i+0x32>
 800df38:	2f00      	cmp	r7, #0
 800df3a:	f000 80d8 	beq.w	800e0ee <_printf_i+0x1d2>
 800df3e:	2f58      	cmp	r7, #88	; 0x58
 800df40:	f000 80a3 	beq.w	800e08a <_printf_i+0x16e>
 800df44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800df48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800df4c:	e03a      	b.n	800dfc4 <_printf_i+0xa8>
 800df4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800df52:	2b15      	cmp	r3, #21
 800df54:	d8f6      	bhi.n	800df44 <_printf_i+0x28>
 800df56:	a101      	add	r1, pc, #4	; (adr r1, 800df5c <_printf_i+0x40>)
 800df58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800df5c:	0800dfb5 	.word	0x0800dfb5
 800df60:	0800dfc9 	.word	0x0800dfc9
 800df64:	0800df45 	.word	0x0800df45
 800df68:	0800df45 	.word	0x0800df45
 800df6c:	0800df45 	.word	0x0800df45
 800df70:	0800df45 	.word	0x0800df45
 800df74:	0800dfc9 	.word	0x0800dfc9
 800df78:	0800df45 	.word	0x0800df45
 800df7c:	0800df45 	.word	0x0800df45
 800df80:	0800df45 	.word	0x0800df45
 800df84:	0800df45 	.word	0x0800df45
 800df88:	0800e0d5 	.word	0x0800e0d5
 800df8c:	0800dff9 	.word	0x0800dff9
 800df90:	0800e0b7 	.word	0x0800e0b7
 800df94:	0800df45 	.word	0x0800df45
 800df98:	0800df45 	.word	0x0800df45
 800df9c:	0800e0f7 	.word	0x0800e0f7
 800dfa0:	0800df45 	.word	0x0800df45
 800dfa4:	0800dff9 	.word	0x0800dff9
 800dfa8:	0800df45 	.word	0x0800df45
 800dfac:	0800df45 	.word	0x0800df45
 800dfb0:	0800e0bf 	.word	0x0800e0bf
 800dfb4:	682b      	ldr	r3, [r5, #0]
 800dfb6:	1d1a      	adds	r2, r3, #4
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	602a      	str	r2, [r5, #0]
 800dfbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dfc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	e0a3      	b.n	800e110 <_printf_i+0x1f4>
 800dfc8:	6820      	ldr	r0, [r4, #0]
 800dfca:	6829      	ldr	r1, [r5, #0]
 800dfcc:	0606      	lsls	r6, r0, #24
 800dfce:	f101 0304 	add.w	r3, r1, #4
 800dfd2:	d50a      	bpl.n	800dfea <_printf_i+0xce>
 800dfd4:	680e      	ldr	r6, [r1, #0]
 800dfd6:	602b      	str	r3, [r5, #0]
 800dfd8:	2e00      	cmp	r6, #0
 800dfda:	da03      	bge.n	800dfe4 <_printf_i+0xc8>
 800dfdc:	232d      	movs	r3, #45	; 0x2d
 800dfde:	4276      	negs	r6, r6
 800dfe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dfe4:	485e      	ldr	r0, [pc, #376]	; (800e160 <_printf_i+0x244>)
 800dfe6:	230a      	movs	r3, #10
 800dfe8:	e019      	b.n	800e01e <_printf_i+0x102>
 800dfea:	680e      	ldr	r6, [r1, #0]
 800dfec:	602b      	str	r3, [r5, #0]
 800dfee:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dff2:	bf18      	it	ne
 800dff4:	b236      	sxthne	r6, r6
 800dff6:	e7ef      	b.n	800dfd8 <_printf_i+0xbc>
 800dff8:	682b      	ldr	r3, [r5, #0]
 800dffa:	6820      	ldr	r0, [r4, #0]
 800dffc:	1d19      	adds	r1, r3, #4
 800dffe:	6029      	str	r1, [r5, #0]
 800e000:	0601      	lsls	r1, r0, #24
 800e002:	d501      	bpl.n	800e008 <_printf_i+0xec>
 800e004:	681e      	ldr	r6, [r3, #0]
 800e006:	e002      	b.n	800e00e <_printf_i+0xf2>
 800e008:	0646      	lsls	r6, r0, #25
 800e00a:	d5fb      	bpl.n	800e004 <_printf_i+0xe8>
 800e00c:	881e      	ldrh	r6, [r3, #0]
 800e00e:	4854      	ldr	r0, [pc, #336]	; (800e160 <_printf_i+0x244>)
 800e010:	2f6f      	cmp	r7, #111	; 0x6f
 800e012:	bf0c      	ite	eq
 800e014:	2308      	moveq	r3, #8
 800e016:	230a      	movne	r3, #10
 800e018:	2100      	movs	r1, #0
 800e01a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e01e:	6865      	ldr	r5, [r4, #4]
 800e020:	60a5      	str	r5, [r4, #8]
 800e022:	2d00      	cmp	r5, #0
 800e024:	bfa2      	ittt	ge
 800e026:	6821      	ldrge	r1, [r4, #0]
 800e028:	f021 0104 	bicge.w	r1, r1, #4
 800e02c:	6021      	strge	r1, [r4, #0]
 800e02e:	b90e      	cbnz	r6, 800e034 <_printf_i+0x118>
 800e030:	2d00      	cmp	r5, #0
 800e032:	d04d      	beq.n	800e0d0 <_printf_i+0x1b4>
 800e034:	4615      	mov	r5, r2
 800e036:	fbb6 f1f3 	udiv	r1, r6, r3
 800e03a:	fb03 6711 	mls	r7, r3, r1, r6
 800e03e:	5dc7      	ldrb	r7, [r0, r7]
 800e040:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e044:	4637      	mov	r7, r6
 800e046:	42bb      	cmp	r3, r7
 800e048:	460e      	mov	r6, r1
 800e04a:	d9f4      	bls.n	800e036 <_printf_i+0x11a>
 800e04c:	2b08      	cmp	r3, #8
 800e04e:	d10b      	bne.n	800e068 <_printf_i+0x14c>
 800e050:	6823      	ldr	r3, [r4, #0]
 800e052:	07de      	lsls	r6, r3, #31
 800e054:	d508      	bpl.n	800e068 <_printf_i+0x14c>
 800e056:	6923      	ldr	r3, [r4, #16]
 800e058:	6861      	ldr	r1, [r4, #4]
 800e05a:	4299      	cmp	r1, r3
 800e05c:	bfde      	ittt	le
 800e05e:	2330      	movle	r3, #48	; 0x30
 800e060:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e064:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e068:	1b52      	subs	r2, r2, r5
 800e06a:	6122      	str	r2, [r4, #16]
 800e06c:	f8cd a000 	str.w	sl, [sp]
 800e070:	464b      	mov	r3, r9
 800e072:	aa03      	add	r2, sp, #12
 800e074:	4621      	mov	r1, r4
 800e076:	4640      	mov	r0, r8
 800e078:	f7ff fee2 	bl	800de40 <_printf_common>
 800e07c:	3001      	adds	r0, #1
 800e07e:	d14c      	bne.n	800e11a <_printf_i+0x1fe>
 800e080:	f04f 30ff 	mov.w	r0, #4294967295
 800e084:	b004      	add	sp, #16
 800e086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e08a:	4835      	ldr	r0, [pc, #212]	; (800e160 <_printf_i+0x244>)
 800e08c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e090:	6829      	ldr	r1, [r5, #0]
 800e092:	6823      	ldr	r3, [r4, #0]
 800e094:	f851 6b04 	ldr.w	r6, [r1], #4
 800e098:	6029      	str	r1, [r5, #0]
 800e09a:	061d      	lsls	r5, r3, #24
 800e09c:	d514      	bpl.n	800e0c8 <_printf_i+0x1ac>
 800e09e:	07df      	lsls	r7, r3, #31
 800e0a0:	bf44      	itt	mi
 800e0a2:	f043 0320 	orrmi.w	r3, r3, #32
 800e0a6:	6023      	strmi	r3, [r4, #0]
 800e0a8:	b91e      	cbnz	r6, 800e0b2 <_printf_i+0x196>
 800e0aa:	6823      	ldr	r3, [r4, #0]
 800e0ac:	f023 0320 	bic.w	r3, r3, #32
 800e0b0:	6023      	str	r3, [r4, #0]
 800e0b2:	2310      	movs	r3, #16
 800e0b4:	e7b0      	b.n	800e018 <_printf_i+0xfc>
 800e0b6:	6823      	ldr	r3, [r4, #0]
 800e0b8:	f043 0320 	orr.w	r3, r3, #32
 800e0bc:	6023      	str	r3, [r4, #0]
 800e0be:	2378      	movs	r3, #120	; 0x78
 800e0c0:	4828      	ldr	r0, [pc, #160]	; (800e164 <_printf_i+0x248>)
 800e0c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e0c6:	e7e3      	b.n	800e090 <_printf_i+0x174>
 800e0c8:	0659      	lsls	r1, r3, #25
 800e0ca:	bf48      	it	mi
 800e0cc:	b2b6      	uxthmi	r6, r6
 800e0ce:	e7e6      	b.n	800e09e <_printf_i+0x182>
 800e0d0:	4615      	mov	r5, r2
 800e0d2:	e7bb      	b.n	800e04c <_printf_i+0x130>
 800e0d4:	682b      	ldr	r3, [r5, #0]
 800e0d6:	6826      	ldr	r6, [r4, #0]
 800e0d8:	6961      	ldr	r1, [r4, #20]
 800e0da:	1d18      	adds	r0, r3, #4
 800e0dc:	6028      	str	r0, [r5, #0]
 800e0de:	0635      	lsls	r5, r6, #24
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	d501      	bpl.n	800e0e8 <_printf_i+0x1cc>
 800e0e4:	6019      	str	r1, [r3, #0]
 800e0e6:	e002      	b.n	800e0ee <_printf_i+0x1d2>
 800e0e8:	0670      	lsls	r0, r6, #25
 800e0ea:	d5fb      	bpl.n	800e0e4 <_printf_i+0x1c8>
 800e0ec:	8019      	strh	r1, [r3, #0]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	6123      	str	r3, [r4, #16]
 800e0f2:	4615      	mov	r5, r2
 800e0f4:	e7ba      	b.n	800e06c <_printf_i+0x150>
 800e0f6:	682b      	ldr	r3, [r5, #0]
 800e0f8:	1d1a      	adds	r2, r3, #4
 800e0fa:	602a      	str	r2, [r5, #0]
 800e0fc:	681d      	ldr	r5, [r3, #0]
 800e0fe:	6862      	ldr	r2, [r4, #4]
 800e100:	2100      	movs	r1, #0
 800e102:	4628      	mov	r0, r5
 800e104:	f7f2 f87c 	bl	8000200 <memchr>
 800e108:	b108      	cbz	r0, 800e10e <_printf_i+0x1f2>
 800e10a:	1b40      	subs	r0, r0, r5
 800e10c:	6060      	str	r0, [r4, #4]
 800e10e:	6863      	ldr	r3, [r4, #4]
 800e110:	6123      	str	r3, [r4, #16]
 800e112:	2300      	movs	r3, #0
 800e114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e118:	e7a8      	b.n	800e06c <_printf_i+0x150>
 800e11a:	6923      	ldr	r3, [r4, #16]
 800e11c:	462a      	mov	r2, r5
 800e11e:	4649      	mov	r1, r9
 800e120:	4640      	mov	r0, r8
 800e122:	47d0      	blx	sl
 800e124:	3001      	adds	r0, #1
 800e126:	d0ab      	beq.n	800e080 <_printf_i+0x164>
 800e128:	6823      	ldr	r3, [r4, #0]
 800e12a:	079b      	lsls	r3, r3, #30
 800e12c:	d413      	bmi.n	800e156 <_printf_i+0x23a>
 800e12e:	68e0      	ldr	r0, [r4, #12]
 800e130:	9b03      	ldr	r3, [sp, #12]
 800e132:	4298      	cmp	r0, r3
 800e134:	bfb8      	it	lt
 800e136:	4618      	movlt	r0, r3
 800e138:	e7a4      	b.n	800e084 <_printf_i+0x168>
 800e13a:	2301      	movs	r3, #1
 800e13c:	4632      	mov	r2, r6
 800e13e:	4649      	mov	r1, r9
 800e140:	4640      	mov	r0, r8
 800e142:	47d0      	blx	sl
 800e144:	3001      	adds	r0, #1
 800e146:	d09b      	beq.n	800e080 <_printf_i+0x164>
 800e148:	3501      	adds	r5, #1
 800e14a:	68e3      	ldr	r3, [r4, #12]
 800e14c:	9903      	ldr	r1, [sp, #12]
 800e14e:	1a5b      	subs	r3, r3, r1
 800e150:	42ab      	cmp	r3, r5
 800e152:	dcf2      	bgt.n	800e13a <_printf_i+0x21e>
 800e154:	e7eb      	b.n	800e12e <_printf_i+0x212>
 800e156:	2500      	movs	r5, #0
 800e158:	f104 0619 	add.w	r6, r4, #25
 800e15c:	e7f5      	b.n	800e14a <_printf_i+0x22e>
 800e15e:	bf00      	nop
 800e160:	080121fa 	.word	0x080121fa
 800e164:	0801220b 	.word	0x0801220b

0800e168 <siprintf>:
 800e168:	b40e      	push	{r1, r2, r3}
 800e16a:	b500      	push	{lr}
 800e16c:	b09c      	sub	sp, #112	; 0x70
 800e16e:	ab1d      	add	r3, sp, #116	; 0x74
 800e170:	9002      	str	r0, [sp, #8]
 800e172:	9006      	str	r0, [sp, #24]
 800e174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e178:	4809      	ldr	r0, [pc, #36]	; (800e1a0 <siprintf+0x38>)
 800e17a:	9107      	str	r1, [sp, #28]
 800e17c:	9104      	str	r1, [sp, #16]
 800e17e:	4909      	ldr	r1, [pc, #36]	; (800e1a4 <siprintf+0x3c>)
 800e180:	f853 2b04 	ldr.w	r2, [r3], #4
 800e184:	9105      	str	r1, [sp, #20]
 800e186:	6800      	ldr	r0, [r0, #0]
 800e188:	9301      	str	r3, [sp, #4]
 800e18a:	a902      	add	r1, sp, #8
 800e18c:	f001 fb68 	bl	800f860 <_svfiprintf_r>
 800e190:	9b02      	ldr	r3, [sp, #8]
 800e192:	2200      	movs	r2, #0
 800e194:	701a      	strb	r2, [r3, #0]
 800e196:	b01c      	add	sp, #112	; 0x70
 800e198:	f85d eb04 	ldr.w	lr, [sp], #4
 800e19c:	b003      	add	sp, #12
 800e19e:	4770      	bx	lr
 800e1a0:	200001ac 	.word	0x200001ac
 800e1a4:	ffff0208 	.word	0xffff0208

0800e1a8 <quorem>:
 800e1a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ac:	6903      	ldr	r3, [r0, #16]
 800e1ae:	690c      	ldr	r4, [r1, #16]
 800e1b0:	42a3      	cmp	r3, r4
 800e1b2:	4607      	mov	r7, r0
 800e1b4:	f2c0 8081 	blt.w	800e2ba <quorem+0x112>
 800e1b8:	3c01      	subs	r4, #1
 800e1ba:	f101 0814 	add.w	r8, r1, #20
 800e1be:	f100 0514 	add.w	r5, r0, #20
 800e1c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e1cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e1d0:	3301      	adds	r3, #1
 800e1d2:	429a      	cmp	r2, r3
 800e1d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e1d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e1dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800e1e0:	d331      	bcc.n	800e246 <quorem+0x9e>
 800e1e2:	f04f 0e00 	mov.w	lr, #0
 800e1e6:	4640      	mov	r0, r8
 800e1e8:	46ac      	mov	ip, r5
 800e1ea:	46f2      	mov	sl, lr
 800e1ec:	f850 2b04 	ldr.w	r2, [r0], #4
 800e1f0:	b293      	uxth	r3, r2
 800e1f2:	fb06 e303 	mla	r3, r6, r3, lr
 800e1f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	ebaa 0303 	sub.w	r3, sl, r3
 800e200:	f8dc a000 	ldr.w	sl, [ip]
 800e204:	0c12      	lsrs	r2, r2, #16
 800e206:	fa13 f38a 	uxtah	r3, r3, sl
 800e20a:	fb06 e202 	mla	r2, r6, r2, lr
 800e20e:	9300      	str	r3, [sp, #0]
 800e210:	9b00      	ldr	r3, [sp, #0]
 800e212:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e216:	b292      	uxth	r2, r2
 800e218:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e21c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e220:	f8bd 3000 	ldrh.w	r3, [sp]
 800e224:	4581      	cmp	r9, r0
 800e226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e22a:	f84c 3b04 	str.w	r3, [ip], #4
 800e22e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e232:	d2db      	bcs.n	800e1ec <quorem+0x44>
 800e234:	f855 300b 	ldr.w	r3, [r5, fp]
 800e238:	b92b      	cbnz	r3, 800e246 <quorem+0x9e>
 800e23a:	9b01      	ldr	r3, [sp, #4]
 800e23c:	3b04      	subs	r3, #4
 800e23e:	429d      	cmp	r5, r3
 800e240:	461a      	mov	r2, r3
 800e242:	d32e      	bcc.n	800e2a2 <quorem+0xfa>
 800e244:	613c      	str	r4, [r7, #16]
 800e246:	4638      	mov	r0, r7
 800e248:	f001 f8b6 	bl	800f3b8 <__mcmp>
 800e24c:	2800      	cmp	r0, #0
 800e24e:	db24      	blt.n	800e29a <quorem+0xf2>
 800e250:	3601      	adds	r6, #1
 800e252:	4628      	mov	r0, r5
 800e254:	f04f 0c00 	mov.w	ip, #0
 800e258:	f858 2b04 	ldr.w	r2, [r8], #4
 800e25c:	f8d0 e000 	ldr.w	lr, [r0]
 800e260:	b293      	uxth	r3, r2
 800e262:	ebac 0303 	sub.w	r3, ip, r3
 800e266:	0c12      	lsrs	r2, r2, #16
 800e268:	fa13 f38e 	uxtah	r3, r3, lr
 800e26c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e270:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e274:	b29b      	uxth	r3, r3
 800e276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e27a:	45c1      	cmp	r9, r8
 800e27c:	f840 3b04 	str.w	r3, [r0], #4
 800e280:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e284:	d2e8      	bcs.n	800e258 <quorem+0xb0>
 800e286:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e28a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e28e:	b922      	cbnz	r2, 800e29a <quorem+0xf2>
 800e290:	3b04      	subs	r3, #4
 800e292:	429d      	cmp	r5, r3
 800e294:	461a      	mov	r2, r3
 800e296:	d30a      	bcc.n	800e2ae <quorem+0x106>
 800e298:	613c      	str	r4, [r7, #16]
 800e29a:	4630      	mov	r0, r6
 800e29c:	b003      	add	sp, #12
 800e29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a2:	6812      	ldr	r2, [r2, #0]
 800e2a4:	3b04      	subs	r3, #4
 800e2a6:	2a00      	cmp	r2, #0
 800e2a8:	d1cc      	bne.n	800e244 <quorem+0x9c>
 800e2aa:	3c01      	subs	r4, #1
 800e2ac:	e7c7      	b.n	800e23e <quorem+0x96>
 800e2ae:	6812      	ldr	r2, [r2, #0]
 800e2b0:	3b04      	subs	r3, #4
 800e2b2:	2a00      	cmp	r2, #0
 800e2b4:	d1f0      	bne.n	800e298 <quorem+0xf0>
 800e2b6:	3c01      	subs	r4, #1
 800e2b8:	e7eb      	b.n	800e292 <quorem+0xea>
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	e7ee      	b.n	800e29c <quorem+0xf4>
	...

0800e2c0 <_dtoa_r>:
 800e2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c4:	ed2d 8b04 	vpush	{d8-d9}
 800e2c8:	ec57 6b10 	vmov	r6, r7, d0
 800e2cc:	b093      	sub	sp, #76	; 0x4c
 800e2ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e2d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e2d4:	9106      	str	r1, [sp, #24]
 800e2d6:	ee10 aa10 	vmov	sl, s0
 800e2da:	4604      	mov	r4, r0
 800e2dc:	9209      	str	r2, [sp, #36]	; 0x24
 800e2de:	930c      	str	r3, [sp, #48]	; 0x30
 800e2e0:	46bb      	mov	fp, r7
 800e2e2:	b975      	cbnz	r5, 800e302 <_dtoa_r+0x42>
 800e2e4:	2010      	movs	r0, #16
 800e2e6:	f000 fddd 	bl	800eea4 <malloc>
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	6260      	str	r0, [r4, #36]	; 0x24
 800e2ee:	b920      	cbnz	r0, 800e2fa <_dtoa_r+0x3a>
 800e2f0:	4ba7      	ldr	r3, [pc, #668]	; (800e590 <_dtoa_r+0x2d0>)
 800e2f2:	21ea      	movs	r1, #234	; 0xea
 800e2f4:	48a7      	ldr	r0, [pc, #668]	; (800e594 <_dtoa_r+0x2d4>)
 800e2f6:	f001 fbc3 	bl	800fa80 <__assert_func>
 800e2fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e2fe:	6005      	str	r5, [r0, #0]
 800e300:	60c5      	str	r5, [r0, #12]
 800e302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e304:	6819      	ldr	r1, [r3, #0]
 800e306:	b151      	cbz	r1, 800e31e <_dtoa_r+0x5e>
 800e308:	685a      	ldr	r2, [r3, #4]
 800e30a:	604a      	str	r2, [r1, #4]
 800e30c:	2301      	movs	r3, #1
 800e30e:	4093      	lsls	r3, r2
 800e310:	608b      	str	r3, [r1, #8]
 800e312:	4620      	mov	r0, r4
 800e314:	f000 fe0e 	bl	800ef34 <_Bfree>
 800e318:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e31a:	2200      	movs	r2, #0
 800e31c:	601a      	str	r2, [r3, #0]
 800e31e:	1e3b      	subs	r3, r7, #0
 800e320:	bfaa      	itet	ge
 800e322:	2300      	movge	r3, #0
 800e324:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e328:	f8c8 3000 	strge.w	r3, [r8]
 800e32c:	4b9a      	ldr	r3, [pc, #616]	; (800e598 <_dtoa_r+0x2d8>)
 800e32e:	bfbc      	itt	lt
 800e330:	2201      	movlt	r2, #1
 800e332:	f8c8 2000 	strlt.w	r2, [r8]
 800e336:	ea33 030b 	bics.w	r3, r3, fp
 800e33a:	d11b      	bne.n	800e374 <_dtoa_r+0xb4>
 800e33c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e33e:	f242 730f 	movw	r3, #9999	; 0x270f
 800e342:	6013      	str	r3, [r2, #0]
 800e344:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e348:	4333      	orrs	r3, r6
 800e34a:	f000 8592 	beq.w	800ee72 <_dtoa_r+0xbb2>
 800e34e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e350:	b963      	cbnz	r3, 800e36c <_dtoa_r+0xac>
 800e352:	4b92      	ldr	r3, [pc, #584]	; (800e59c <_dtoa_r+0x2dc>)
 800e354:	e022      	b.n	800e39c <_dtoa_r+0xdc>
 800e356:	4b92      	ldr	r3, [pc, #584]	; (800e5a0 <_dtoa_r+0x2e0>)
 800e358:	9301      	str	r3, [sp, #4]
 800e35a:	3308      	adds	r3, #8
 800e35c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e35e:	6013      	str	r3, [r2, #0]
 800e360:	9801      	ldr	r0, [sp, #4]
 800e362:	b013      	add	sp, #76	; 0x4c
 800e364:	ecbd 8b04 	vpop	{d8-d9}
 800e368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e36c:	4b8b      	ldr	r3, [pc, #556]	; (800e59c <_dtoa_r+0x2dc>)
 800e36e:	9301      	str	r3, [sp, #4]
 800e370:	3303      	adds	r3, #3
 800e372:	e7f3      	b.n	800e35c <_dtoa_r+0x9c>
 800e374:	2200      	movs	r2, #0
 800e376:	2300      	movs	r3, #0
 800e378:	4650      	mov	r0, sl
 800e37a:	4659      	mov	r1, fp
 800e37c:	f7f2 fbb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800e380:	ec4b ab19 	vmov	d9, sl, fp
 800e384:	4680      	mov	r8, r0
 800e386:	b158      	cbz	r0, 800e3a0 <_dtoa_r+0xe0>
 800e388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e38a:	2301      	movs	r3, #1
 800e38c:	6013      	str	r3, [r2, #0]
 800e38e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e390:	2b00      	cmp	r3, #0
 800e392:	f000 856b 	beq.w	800ee6c <_dtoa_r+0xbac>
 800e396:	4883      	ldr	r0, [pc, #524]	; (800e5a4 <_dtoa_r+0x2e4>)
 800e398:	6018      	str	r0, [r3, #0]
 800e39a:	1e43      	subs	r3, r0, #1
 800e39c:	9301      	str	r3, [sp, #4]
 800e39e:	e7df      	b.n	800e360 <_dtoa_r+0xa0>
 800e3a0:	ec4b ab10 	vmov	d0, sl, fp
 800e3a4:	aa10      	add	r2, sp, #64	; 0x40
 800e3a6:	a911      	add	r1, sp, #68	; 0x44
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f001 f8ab 	bl	800f504 <__d2b>
 800e3ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800e3b2:	ee08 0a10 	vmov	s16, r0
 800e3b6:	2d00      	cmp	r5, #0
 800e3b8:	f000 8084 	beq.w	800e4c4 <_dtoa_r+0x204>
 800e3bc:	ee19 3a90 	vmov	r3, s19
 800e3c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e3c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e3c8:	4656      	mov	r6, sl
 800e3ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e3ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e3d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800e3d6:	4b74      	ldr	r3, [pc, #464]	; (800e5a8 <_dtoa_r+0x2e8>)
 800e3d8:	2200      	movs	r2, #0
 800e3da:	4630      	mov	r0, r6
 800e3dc:	4639      	mov	r1, r7
 800e3de:	f7f1 ff63 	bl	80002a8 <__aeabi_dsub>
 800e3e2:	a365      	add	r3, pc, #404	; (adr r3, 800e578 <_dtoa_r+0x2b8>)
 800e3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e8:	f7f2 f916 	bl	8000618 <__aeabi_dmul>
 800e3ec:	a364      	add	r3, pc, #400	; (adr r3, 800e580 <_dtoa_r+0x2c0>)
 800e3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f2:	f7f1 ff5b 	bl	80002ac <__adddf3>
 800e3f6:	4606      	mov	r6, r0
 800e3f8:	4628      	mov	r0, r5
 800e3fa:	460f      	mov	r7, r1
 800e3fc:	f7f2 f8a2 	bl	8000544 <__aeabi_i2d>
 800e400:	a361      	add	r3, pc, #388	; (adr r3, 800e588 <_dtoa_r+0x2c8>)
 800e402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e406:	f7f2 f907 	bl	8000618 <__aeabi_dmul>
 800e40a:	4602      	mov	r2, r0
 800e40c:	460b      	mov	r3, r1
 800e40e:	4630      	mov	r0, r6
 800e410:	4639      	mov	r1, r7
 800e412:	f7f1 ff4b 	bl	80002ac <__adddf3>
 800e416:	4606      	mov	r6, r0
 800e418:	460f      	mov	r7, r1
 800e41a:	f7f2 fbad 	bl	8000b78 <__aeabi_d2iz>
 800e41e:	2200      	movs	r2, #0
 800e420:	9000      	str	r0, [sp, #0]
 800e422:	2300      	movs	r3, #0
 800e424:	4630      	mov	r0, r6
 800e426:	4639      	mov	r1, r7
 800e428:	f7f2 fb68 	bl	8000afc <__aeabi_dcmplt>
 800e42c:	b150      	cbz	r0, 800e444 <_dtoa_r+0x184>
 800e42e:	9800      	ldr	r0, [sp, #0]
 800e430:	f7f2 f888 	bl	8000544 <__aeabi_i2d>
 800e434:	4632      	mov	r2, r6
 800e436:	463b      	mov	r3, r7
 800e438:	f7f2 fb56 	bl	8000ae8 <__aeabi_dcmpeq>
 800e43c:	b910      	cbnz	r0, 800e444 <_dtoa_r+0x184>
 800e43e:	9b00      	ldr	r3, [sp, #0]
 800e440:	3b01      	subs	r3, #1
 800e442:	9300      	str	r3, [sp, #0]
 800e444:	9b00      	ldr	r3, [sp, #0]
 800e446:	2b16      	cmp	r3, #22
 800e448:	d85a      	bhi.n	800e500 <_dtoa_r+0x240>
 800e44a:	9a00      	ldr	r2, [sp, #0]
 800e44c:	4b57      	ldr	r3, [pc, #348]	; (800e5ac <_dtoa_r+0x2ec>)
 800e44e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e456:	ec51 0b19 	vmov	r0, r1, d9
 800e45a:	f7f2 fb4f 	bl	8000afc <__aeabi_dcmplt>
 800e45e:	2800      	cmp	r0, #0
 800e460:	d050      	beq.n	800e504 <_dtoa_r+0x244>
 800e462:	9b00      	ldr	r3, [sp, #0]
 800e464:	3b01      	subs	r3, #1
 800e466:	9300      	str	r3, [sp, #0]
 800e468:	2300      	movs	r3, #0
 800e46a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e46c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e46e:	1b5d      	subs	r5, r3, r5
 800e470:	1e6b      	subs	r3, r5, #1
 800e472:	9305      	str	r3, [sp, #20]
 800e474:	bf45      	ittet	mi
 800e476:	f1c5 0301 	rsbmi	r3, r5, #1
 800e47a:	9304      	strmi	r3, [sp, #16]
 800e47c:	2300      	movpl	r3, #0
 800e47e:	2300      	movmi	r3, #0
 800e480:	bf4c      	ite	mi
 800e482:	9305      	strmi	r3, [sp, #20]
 800e484:	9304      	strpl	r3, [sp, #16]
 800e486:	9b00      	ldr	r3, [sp, #0]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	db3d      	blt.n	800e508 <_dtoa_r+0x248>
 800e48c:	9b05      	ldr	r3, [sp, #20]
 800e48e:	9a00      	ldr	r2, [sp, #0]
 800e490:	920a      	str	r2, [sp, #40]	; 0x28
 800e492:	4413      	add	r3, r2
 800e494:	9305      	str	r3, [sp, #20]
 800e496:	2300      	movs	r3, #0
 800e498:	9307      	str	r3, [sp, #28]
 800e49a:	9b06      	ldr	r3, [sp, #24]
 800e49c:	2b09      	cmp	r3, #9
 800e49e:	f200 8089 	bhi.w	800e5b4 <_dtoa_r+0x2f4>
 800e4a2:	2b05      	cmp	r3, #5
 800e4a4:	bfc4      	itt	gt
 800e4a6:	3b04      	subgt	r3, #4
 800e4a8:	9306      	strgt	r3, [sp, #24]
 800e4aa:	9b06      	ldr	r3, [sp, #24]
 800e4ac:	f1a3 0302 	sub.w	r3, r3, #2
 800e4b0:	bfcc      	ite	gt
 800e4b2:	2500      	movgt	r5, #0
 800e4b4:	2501      	movle	r5, #1
 800e4b6:	2b03      	cmp	r3, #3
 800e4b8:	f200 8087 	bhi.w	800e5ca <_dtoa_r+0x30a>
 800e4bc:	e8df f003 	tbb	[pc, r3]
 800e4c0:	59383a2d 	.word	0x59383a2d
 800e4c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800e4c8:	441d      	add	r5, r3
 800e4ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e4ce:	2b20      	cmp	r3, #32
 800e4d0:	bfc1      	itttt	gt
 800e4d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e4d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e4da:	fa0b f303 	lslgt.w	r3, fp, r3
 800e4de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e4e2:	bfda      	itte	le
 800e4e4:	f1c3 0320 	rsble	r3, r3, #32
 800e4e8:	fa06 f003 	lslle.w	r0, r6, r3
 800e4ec:	4318      	orrgt	r0, r3
 800e4ee:	f7f2 f819 	bl	8000524 <__aeabi_ui2d>
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	4606      	mov	r6, r0
 800e4f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e4fa:	3d01      	subs	r5, #1
 800e4fc:	930e      	str	r3, [sp, #56]	; 0x38
 800e4fe:	e76a      	b.n	800e3d6 <_dtoa_r+0x116>
 800e500:	2301      	movs	r3, #1
 800e502:	e7b2      	b.n	800e46a <_dtoa_r+0x1aa>
 800e504:	900b      	str	r0, [sp, #44]	; 0x2c
 800e506:	e7b1      	b.n	800e46c <_dtoa_r+0x1ac>
 800e508:	9b04      	ldr	r3, [sp, #16]
 800e50a:	9a00      	ldr	r2, [sp, #0]
 800e50c:	1a9b      	subs	r3, r3, r2
 800e50e:	9304      	str	r3, [sp, #16]
 800e510:	4253      	negs	r3, r2
 800e512:	9307      	str	r3, [sp, #28]
 800e514:	2300      	movs	r3, #0
 800e516:	930a      	str	r3, [sp, #40]	; 0x28
 800e518:	e7bf      	b.n	800e49a <_dtoa_r+0x1da>
 800e51a:	2300      	movs	r3, #0
 800e51c:	9308      	str	r3, [sp, #32]
 800e51e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e520:	2b00      	cmp	r3, #0
 800e522:	dc55      	bgt.n	800e5d0 <_dtoa_r+0x310>
 800e524:	2301      	movs	r3, #1
 800e526:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e52a:	461a      	mov	r2, r3
 800e52c:	9209      	str	r2, [sp, #36]	; 0x24
 800e52e:	e00c      	b.n	800e54a <_dtoa_r+0x28a>
 800e530:	2301      	movs	r3, #1
 800e532:	e7f3      	b.n	800e51c <_dtoa_r+0x25c>
 800e534:	2300      	movs	r3, #0
 800e536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e538:	9308      	str	r3, [sp, #32]
 800e53a:	9b00      	ldr	r3, [sp, #0]
 800e53c:	4413      	add	r3, r2
 800e53e:	9302      	str	r3, [sp, #8]
 800e540:	3301      	adds	r3, #1
 800e542:	2b01      	cmp	r3, #1
 800e544:	9303      	str	r3, [sp, #12]
 800e546:	bfb8      	it	lt
 800e548:	2301      	movlt	r3, #1
 800e54a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e54c:	2200      	movs	r2, #0
 800e54e:	6042      	str	r2, [r0, #4]
 800e550:	2204      	movs	r2, #4
 800e552:	f102 0614 	add.w	r6, r2, #20
 800e556:	429e      	cmp	r6, r3
 800e558:	6841      	ldr	r1, [r0, #4]
 800e55a:	d93d      	bls.n	800e5d8 <_dtoa_r+0x318>
 800e55c:	4620      	mov	r0, r4
 800e55e:	f000 fca9 	bl	800eeb4 <_Balloc>
 800e562:	9001      	str	r0, [sp, #4]
 800e564:	2800      	cmp	r0, #0
 800e566:	d13b      	bne.n	800e5e0 <_dtoa_r+0x320>
 800e568:	4b11      	ldr	r3, [pc, #68]	; (800e5b0 <_dtoa_r+0x2f0>)
 800e56a:	4602      	mov	r2, r0
 800e56c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e570:	e6c0      	b.n	800e2f4 <_dtoa_r+0x34>
 800e572:	2301      	movs	r3, #1
 800e574:	e7df      	b.n	800e536 <_dtoa_r+0x276>
 800e576:	bf00      	nop
 800e578:	636f4361 	.word	0x636f4361
 800e57c:	3fd287a7 	.word	0x3fd287a7
 800e580:	8b60c8b3 	.word	0x8b60c8b3
 800e584:	3fc68a28 	.word	0x3fc68a28
 800e588:	509f79fb 	.word	0x509f79fb
 800e58c:	3fd34413 	.word	0x3fd34413
 800e590:	08012229 	.word	0x08012229
 800e594:	08012240 	.word	0x08012240
 800e598:	7ff00000 	.word	0x7ff00000
 800e59c:	08012225 	.word	0x08012225
 800e5a0:	0801221c 	.word	0x0801221c
 800e5a4:	080121f9 	.word	0x080121f9
 800e5a8:	3ff80000 	.word	0x3ff80000
 800e5ac:	08012330 	.word	0x08012330
 800e5b0:	0801229b 	.word	0x0801229b
 800e5b4:	2501      	movs	r5, #1
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	9306      	str	r3, [sp, #24]
 800e5ba:	9508      	str	r5, [sp, #32]
 800e5bc:	f04f 33ff 	mov.w	r3, #4294967295
 800e5c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	2312      	movs	r3, #18
 800e5c8:	e7b0      	b.n	800e52c <_dtoa_r+0x26c>
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	9308      	str	r3, [sp, #32]
 800e5ce:	e7f5      	b.n	800e5bc <_dtoa_r+0x2fc>
 800e5d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e5d6:	e7b8      	b.n	800e54a <_dtoa_r+0x28a>
 800e5d8:	3101      	adds	r1, #1
 800e5da:	6041      	str	r1, [r0, #4]
 800e5dc:	0052      	lsls	r2, r2, #1
 800e5de:	e7b8      	b.n	800e552 <_dtoa_r+0x292>
 800e5e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5e2:	9a01      	ldr	r2, [sp, #4]
 800e5e4:	601a      	str	r2, [r3, #0]
 800e5e6:	9b03      	ldr	r3, [sp, #12]
 800e5e8:	2b0e      	cmp	r3, #14
 800e5ea:	f200 809d 	bhi.w	800e728 <_dtoa_r+0x468>
 800e5ee:	2d00      	cmp	r5, #0
 800e5f0:	f000 809a 	beq.w	800e728 <_dtoa_r+0x468>
 800e5f4:	9b00      	ldr	r3, [sp, #0]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	dd32      	ble.n	800e660 <_dtoa_r+0x3a0>
 800e5fa:	4ab7      	ldr	r2, [pc, #732]	; (800e8d8 <_dtoa_r+0x618>)
 800e5fc:	f003 030f 	and.w	r3, r3, #15
 800e600:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e604:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e608:	9b00      	ldr	r3, [sp, #0]
 800e60a:	05d8      	lsls	r0, r3, #23
 800e60c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800e610:	d516      	bpl.n	800e640 <_dtoa_r+0x380>
 800e612:	4bb2      	ldr	r3, [pc, #712]	; (800e8dc <_dtoa_r+0x61c>)
 800e614:	ec51 0b19 	vmov	r0, r1, d9
 800e618:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e61c:	f7f2 f926 	bl	800086c <__aeabi_ddiv>
 800e620:	f007 070f 	and.w	r7, r7, #15
 800e624:	4682      	mov	sl, r0
 800e626:	468b      	mov	fp, r1
 800e628:	2503      	movs	r5, #3
 800e62a:	4eac      	ldr	r6, [pc, #688]	; (800e8dc <_dtoa_r+0x61c>)
 800e62c:	b957      	cbnz	r7, 800e644 <_dtoa_r+0x384>
 800e62e:	4642      	mov	r2, r8
 800e630:	464b      	mov	r3, r9
 800e632:	4650      	mov	r0, sl
 800e634:	4659      	mov	r1, fp
 800e636:	f7f2 f919 	bl	800086c <__aeabi_ddiv>
 800e63a:	4682      	mov	sl, r0
 800e63c:	468b      	mov	fp, r1
 800e63e:	e028      	b.n	800e692 <_dtoa_r+0x3d2>
 800e640:	2502      	movs	r5, #2
 800e642:	e7f2      	b.n	800e62a <_dtoa_r+0x36a>
 800e644:	07f9      	lsls	r1, r7, #31
 800e646:	d508      	bpl.n	800e65a <_dtoa_r+0x39a>
 800e648:	4640      	mov	r0, r8
 800e64a:	4649      	mov	r1, r9
 800e64c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e650:	f7f1 ffe2 	bl	8000618 <__aeabi_dmul>
 800e654:	3501      	adds	r5, #1
 800e656:	4680      	mov	r8, r0
 800e658:	4689      	mov	r9, r1
 800e65a:	107f      	asrs	r7, r7, #1
 800e65c:	3608      	adds	r6, #8
 800e65e:	e7e5      	b.n	800e62c <_dtoa_r+0x36c>
 800e660:	f000 809b 	beq.w	800e79a <_dtoa_r+0x4da>
 800e664:	9b00      	ldr	r3, [sp, #0]
 800e666:	4f9d      	ldr	r7, [pc, #628]	; (800e8dc <_dtoa_r+0x61c>)
 800e668:	425e      	negs	r6, r3
 800e66a:	4b9b      	ldr	r3, [pc, #620]	; (800e8d8 <_dtoa_r+0x618>)
 800e66c:	f006 020f 	and.w	r2, r6, #15
 800e670:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e678:	ec51 0b19 	vmov	r0, r1, d9
 800e67c:	f7f1 ffcc 	bl	8000618 <__aeabi_dmul>
 800e680:	1136      	asrs	r6, r6, #4
 800e682:	4682      	mov	sl, r0
 800e684:	468b      	mov	fp, r1
 800e686:	2300      	movs	r3, #0
 800e688:	2502      	movs	r5, #2
 800e68a:	2e00      	cmp	r6, #0
 800e68c:	d17a      	bne.n	800e784 <_dtoa_r+0x4c4>
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1d3      	bne.n	800e63a <_dtoa_r+0x37a>
 800e692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e694:	2b00      	cmp	r3, #0
 800e696:	f000 8082 	beq.w	800e79e <_dtoa_r+0x4de>
 800e69a:	4b91      	ldr	r3, [pc, #580]	; (800e8e0 <_dtoa_r+0x620>)
 800e69c:	2200      	movs	r2, #0
 800e69e:	4650      	mov	r0, sl
 800e6a0:	4659      	mov	r1, fp
 800e6a2:	f7f2 fa2b 	bl	8000afc <__aeabi_dcmplt>
 800e6a6:	2800      	cmp	r0, #0
 800e6a8:	d079      	beq.n	800e79e <_dtoa_r+0x4de>
 800e6aa:	9b03      	ldr	r3, [sp, #12]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d076      	beq.n	800e79e <_dtoa_r+0x4de>
 800e6b0:	9b02      	ldr	r3, [sp, #8]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	dd36      	ble.n	800e724 <_dtoa_r+0x464>
 800e6b6:	9b00      	ldr	r3, [sp, #0]
 800e6b8:	4650      	mov	r0, sl
 800e6ba:	4659      	mov	r1, fp
 800e6bc:	1e5f      	subs	r7, r3, #1
 800e6be:	2200      	movs	r2, #0
 800e6c0:	4b88      	ldr	r3, [pc, #544]	; (800e8e4 <_dtoa_r+0x624>)
 800e6c2:	f7f1 ffa9 	bl	8000618 <__aeabi_dmul>
 800e6c6:	9e02      	ldr	r6, [sp, #8]
 800e6c8:	4682      	mov	sl, r0
 800e6ca:	468b      	mov	fp, r1
 800e6cc:	3501      	adds	r5, #1
 800e6ce:	4628      	mov	r0, r5
 800e6d0:	f7f1 ff38 	bl	8000544 <__aeabi_i2d>
 800e6d4:	4652      	mov	r2, sl
 800e6d6:	465b      	mov	r3, fp
 800e6d8:	f7f1 ff9e 	bl	8000618 <__aeabi_dmul>
 800e6dc:	4b82      	ldr	r3, [pc, #520]	; (800e8e8 <_dtoa_r+0x628>)
 800e6de:	2200      	movs	r2, #0
 800e6e0:	f7f1 fde4 	bl	80002ac <__adddf3>
 800e6e4:	46d0      	mov	r8, sl
 800e6e6:	46d9      	mov	r9, fp
 800e6e8:	4682      	mov	sl, r0
 800e6ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e6ee:	2e00      	cmp	r6, #0
 800e6f0:	d158      	bne.n	800e7a4 <_dtoa_r+0x4e4>
 800e6f2:	4b7e      	ldr	r3, [pc, #504]	; (800e8ec <_dtoa_r+0x62c>)
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	4640      	mov	r0, r8
 800e6f8:	4649      	mov	r1, r9
 800e6fa:	f7f1 fdd5 	bl	80002a8 <__aeabi_dsub>
 800e6fe:	4652      	mov	r2, sl
 800e700:	465b      	mov	r3, fp
 800e702:	4680      	mov	r8, r0
 800e704:	4689      	mov	r9, r1
 800e706:	f7f2 fa17 	bl	8000b38 <__aeabi_dcmpgt>
 800e70a:	2800      	cmp	r0, #0
 800e70c:	f040 8295 	bne.w	800ec3a <_dtoa_r+0x97a>
 800e710:	4652      	mov	r2, sl
 800e712:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e716:	4640      	mov	r0, r8
 800e718:	4649      	mov	r1, r9
 800e71a:	f7f2 f9ef 	bl	8000afc <__aeabi_dcmplt>
 800e71e:	2800      	cmp	r0, #0
 800e720:	f040 8289 	bne.w	800ec36 <_dtoa_r+0x976>
 800e724:	ec5b ab19 	vmov	sl, fp, d9
 800e728:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	f2c0 8148 	blt.w	800e9c0 <_dtoa_r+0x700>
 800e730:	9a00      	ldr	r2, [sp, #0]
 800e732:	2a0e      	cmp	r2, #14
 800e734:	f300 8144 	bgt.w	800e9c0 <_dtoa_r+0x700>
 800e738:	4b67      	ldr	r3, [pc, #412]	; (800e8d8 <_dtoa_r+0x618>)
 800e73a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e73e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e744:	2b00      	cmp	r3, #0
 800e746:	f280 80d5 	bge.w	800e8f4 <_dtoa_r+0x634>
 800e74a:	9b03      	ldr	r3, [sp, #12]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f300 80d1 	bgt.w	800e8f4 <_dtoa_r+0x634>
 800e752:	f040 826f 	bne.w	800ec34 <_dtoa_r+0x974>
 800e756:	4b65      	ldr	r3, [pc, #404]	; (800e8ec <_dtoa_r+0x62c>)
 800e758:	2200      	movs	r2, #0
 800e75a:	4640      	mov	r0, r8
 800e75c:	4649      	mov	r1, r9
 800e75e:	f7f1 ff5b 	bl	8000618 <__aeabi_dmul>
 800e762:	4652      	mov	r2, sl
 800e764:	465b      	mov	r3, fp
 800e766:	f7f2 f9dd 	bl	8000b24 <__aeabi_dcmpge>
 800e76a:	9e03      	ldr	r6, [sp, #12]
 800e76c:	4637      	mov	r7, r6
 800e76e:	2800      	cmp	r0, #0
 800e770:	f040 8245 	bne.w	800ebfe <_dtoa_r+0x93e>
 800e774:	9d01      	ldr	r5, [sp, #4]
 800e776:	2331      	movs	r3, #49	; 0x31
 800e778:	f805 3b01 	strb.w	r3, [r5], #1
 800e77c:	9b00      	ldr	r3, [sp, #0]
 800e77e:	3301      	adds	r3, #1
 800e780:	9300      	str	r3, [sp, #0]
 800e782:	e240      	b.n	800ec06 <_dtoa_r+0x946>
 800e784:	07f2      	lsls	r2, r6, #31
 800e786:	d505      	bpl.n	800e794 <_dtoa_r+0x4d4>
 800e788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e78c:	f7f1 ff44 	bl	8000618 <__aeabi_dmul>
 800e790:	3501      	adds	r5, #1
 800e792:	2301      	movs	r3, #1
 800e794:	1076      	asrs	r6, r6, #1
 800e796:	3708      	adds	r7, #8
 800e798:	e777      	b.n	800e68a <_dtoa_r+0x3ca>
 800e79a:	2502      	movs	r5, #2
 800e79c:	e779      	b.n	800e692 <_dtoa_r+0x3d2>
 800e79e:	9f00      	ldr	r7, [sp, #0]
 800e7a0:	9e03      	ldr	r6, [sp, #12]
 800e7a2:	e794      	b.n	800e6ce <_dtoa_r+0x40e>
 800e7a4:	9901      	ldr	r1, [sp, #4]
 800e7a6:	4b4c      	ldr	r3, [pc, #304]	; (800e8d8 <_dtoa_r+0x618>)
 800e7a8:	4431      	add	r1, r6
 800e7aa:	910d      	str	r1, [sp, #52]	; 0x34
 800e7ac:	9908      	ldr	r1, [sp, #32]
 800e7ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e7b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e7b6:	2900      	cmp	r1, #0
 800e7b8:	d043      	beq.n	800e842 <_dtoa_r+0x582>
 800e7ba:	494d      	ldr	r1, [pc, #308]	; (800e8f0 <_dtoa_r+0x630>)
 800e7bc:	2000      	movs	r0, #0
 800e7be:	f7f2 f855 	bl	800086c <__aeabi_ddiv>
 800e7c2:	4652      	mov	r2, sl
 800e7c4:	465b      	mov	r3, fp
 800e7c6:	f7f1 fd6f 	bl	80002a8 <__aeabi_dsub>
 800e7ca:	9d01      	ldr	r5, [sp, #4]
 800e7cc:	4682      	mov	sl, r0
 800e7ce:	468b      	mov	fp, r1
 800e7d0:	4649      	mov	r1, r9
 800e7d2:	4640      	mov	r0, r8
 800e7d4:	f7f2 f9d0 	bl	8000b78 <__aeabi_d2iz>
 800e7d8:	4606      	mov	r6, r0
 800e7da:	f7f1 feb3 	bl	8000544 <__aeabi_i2d>
 800e7de:	4602      	mov	r2, r0
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	4640      	mov	r0, r8
 800e7e4:	4649      	mov	r1, r9
 800e7e6:	f7f1 fd5f 	bl	80002a8 <__aeabi_dsub>
 800e7ea:	3630      	adds	r6, #48	; 0x30
 800e7ec:	f805 6b01 	strb.w	r6, [r5], #1
 800e7f0:	4652      	mov	r2, sl
 800e7f2:	465b      	mov	r3, fp
 800e7f4:	4680      	mov	r8, r0
 800e7f6:	4689      	mov	r9, r1
 800e7f8:	f7f2 f980 	bl	8000afc <__aeabi_dcmplt>
 800e7fc:	2800      	cmp	r0, #0
 800e7fe:	d163      	bne.n	800e8c8 <_dtoa_r+0x608>
 800e800:	4642      	mov	r2, r8
 800e802:	464b      	mov	r3, r9
 800e804:	4936      	ldr	r1, [pc, #216]	; (800e8e0 <_dtoa_r+0x620>)
 800e806:	2000      	movs	r0, #0
 800e808:	f7f1 fd4e 	bl	80002a8 <__aeabi_dsub>
 800e80c:	4652      	mov	r2, sl
 800e80e:	465b      	mov	r3, fp
 800e810:	f7f2 f974 	bl	8000afc <__aeabi_dcmplt>
 800e814:	2800      	cmp	r0, #0
 800e816:	f040 80b5 	bne.w	800e984 <_dtoa_r+0x6c4>
 800e81a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e81c:	429d      	cmp	r5, r3
 800e81e:	d081      	beq.n	800e724 <_dtoa_r+0x464>
 800e820:	4b30      	ldr	r3, [pc, #192]	; (800e8e4 <_dtoa_r+0x624>)
 800e822:	2200      	movs	r2, #0
 800e824:	4650      	mov	r0, sl
 800e826:	4659      	mov	r1, fp
 800e828:	f7f1 fef6 	bl	8000618 <__aeabi_dmul>
 800e82c:	4b2d      	ldr	r3, [pc, #180]	; (800e8e4 <_dtoa_r+0x624>)
 800e82e:	4682      	mov	sl, r0
 800e830:	468b      	mov	fp, r1
 800e832:	4640      	mov	r0, r8
 800e834:	4649      	mov	r1, r9
 800e836:	2200      	movs	r2, #0
 800e838:	f7f1 feee 	bl	8000618 <__aeabi_dmul>
 800e83c:	4680      	mov	r8, r0
 800e83e:	4689      	mov	r9, r1
 800e840:	e7c6      	b.n	800e7d0 <_dtoa_r+0x510>
 800e842:	4650      	mov	r0, sl
 800e844:	4659      	mov	r1, fp
 800e846:	f7f1 fee7 	bl	8000618 <__aeabi_dmul>
 800e84a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e84c:	9d01      	ldr	r5, [sp, #4]
 800e84e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e850:	4682      	mov	sl, r0
 800e852:	468b      	mov	fp, r1
 800e854:	4649      	mov	r1, r9
 800e856:	4640      	mov	r0, r8
 800e858:	f7f2 f98e 	bl	8000b78 <__aeabi_d2iz>
 800e85c:	4606      	mov	r6, r0
 800e85e:	f7f1 fe71 	bl	8000544 <__aeabi_i2d>
 800e862:	3630      	adds	r6, #48	; 0x30
 800e864:	4602      	mov	r2, r0
 800e866:	460b      	mov	r3, r1
 800e868:	4640      	mov	r0, r8
 800e86a:	4649      	mov	r1, r9
 800e86c:	f7f1 fd1c 	bl	80002a8 <__aeabi_dsub>
 800e870:	f805 6b01 	strb.w	r6, [r5], #1
 800e874:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e876:	429d      	cmp	r5, r3
 800e878:	4680      	mov	r8, r0
 800e87a:	4689      	mov	r9, r1
 800e87c:	f04f 0200 	mov.w	r2, #0
 800e880:	d124      	bne.n	800e8cc <_dtoa_r+0x60c>
 800e882:	4b1b      	ldr	r3, [pc, #108]	; (800e8f0 <_dtoa_r+0x630>)
 800e884:	4650      	mov	r0, sl
 800e886:	4659      	mov	r1, fp
 800e888:	f7f1 fd10 	bl	80002ac <__adddf3>
 800e88c:	4602      	mov	r2, r0
 800e88e:	460b      	mov	r3, r1
 800e890:	4640      	mov	r0, r8
 800e892:	4649      	mov	r1, r9
 800e894:	f7f2 f950 	bl	8000b38 <__aeabi_dcmpgt>
 800e898:	2800      	cmp	r0, #0
 800e89a:	d173      	bne.n	800e984 <_dtoa_r+0x6c4>
 800e89c:	4652      	mov	r2, sl
 800e89e:	465b      	mov	r3, fp
 800e8a0:	4913      	ldr	r1, [pc, #76]	; (800e8f0 <_dtoa_r+0x630>)
 800e8a2:	2000      	movs	r0, #0
 800e8a4:	f7f1 fd00 	bl	80002a8 <__aeabi_dsub>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	4640      	mov	r0, r8
 800e8ae:	4649      	mov	r1, r9
 800e8b0:	f7f2 f924 	bl	8000afc <__aeabi_dcmplt>
 800e8b4:	2800      	cmp	r0, #0
 800e8b6:	f43f af35 	beq.w	800e724 <_dtoa_r+0x464>
 800e8ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e8bc:	1e6b      	subs	r3, r5, #1
 800e8be:	930f      	str	r3, [sp, #60]	; 0x3c
 800e8c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e8c4:	2b30      	cmp	r3, #48	; 0x30
 800e8c6:	d0f8      	beq.n	800e8ba <_dtoa_r+0x5fa>
 800e8c8:	9700      	str	r7, [sp, #0]
 800e8ca:	e049      	b.n	800e960 <_dtoa_r+0x6a0>
 800e8cc:	4b05      	ldr	r3, [pc, #20]	; (800e8e4 <_dtoa_r+0x624>)
 800e8ce:	f7f1 fea3 	bl	8000618 <__aeabi_dmul>
 800e8d2:	4680      	mov	r8, r0
 800e8d4:	4689      	mov	r9, r1
 800e8d6:	e7bd      	b.n	800e854 <_dtoa_r+0x594>
 800e8d8:	08012330 	.word	0x08012330
 800e8dc:	08012308 	.word	0x08012308
 800e8e0:	3ff00000 	.word	0x3ff00000
 800e8e4:	40240000 	.word	0x40240000
 800e8e8:	401c0000 	.word	0x401c0000
 800e8ec:	40140000 	.word	0x40140000
 800e8f0:	3fe00000 	.word	0x3fe00000
 800e8f4:	9d01      	ldr	r5, [sp, #4]
 800e8f6:	4656      	mov	r6, sl
 800e8f8:	465f      	mov	r7, fp
 800e8fa:	4642      	mov	r2, r8
 800e8fc:	464b      	mov	r3, r9
 800e8fe:	4630      	mov	r0, r6
 800e900:	4639      	mov	r1, r7
 800e902:	f7f1 ffb3 	bl	800086c <__aeabi_ddiv>
 800e906:	f7f2 f937 	bl	8000b78 <__aeabi_d2iz>
 800e90a:	4682      	mov	sl, r0
 800e90c:	f7f1 fe1a 	bl	8000544 <__aeabi_i2d>
 800e910:	4642      	mov	r2, r8
 800e912:	464b      	mov	r3, r9
 800e914:	f7f1 fe80 	bl	8000618 <__aeabi_dmul>
 800e918:	4602      	mov	r2, r0
 800e91a:	460b      	mov	r3, r1
 800e91c:	4630      	mov	r0, r6
 800e91e:	4639      	mov	r1, r7
 800e920:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e924:	f7f1 fcc0 	bl	80002a8 <__aeabi_dsub>
 800e928:	f805 6b01 	strb.w	r6, [r5], #1
 800e92c:	9e01      	ldr	r6, [sp, #4]
 800e92e:	9f03      	ldr	r7, [sp, #12]
 800e930:	1bae      	subs	r6, r5, r6
 800e932:	42b7      	cmp	r7, r6
 800e934:	4602      	mov	r2, r0
 800e936:	460b      	mov	r3, r1
 800e938:	d135      	bne.n	800e9a6 <_dtoa_r+0x6e6>
 800e93a:	f7f1 fcb7 	bl	80002ac <__adddf3>
 800e93e:	4642      	mov	r2, r8
 800e940:	464b      	mov	r3, r9
 800e942:	4606      	mov	r6, r0
 800e944:	460f      	mov	r7, r1
 800e946:	f7f2 f8f7 	bl	8000b38 <__aeabi_dcmpgt>
 800e94a:	b9d0      	cbnz	r0, 800e982 <_dtoa_r+0x6c2>
 800e94c:	4642      	mov	r2, r8
 800e94e:	464b      	mov	r3, r9
 800e950:	4630      	mov	r0, r6
 800e952:	4639      	mov	r1, r7
 800e954:	f7f2 f8c8 	bl	8000ae8 <__aeabi_dcmpeq>
 800e958:	b110      	cbz	r0, 800e960 <_dtoa_r+0x6a0>
 800e95a:	f01a 0f01 	tst.w	sl, #1
 800e95e:	d110      	bne.n	800e982 <_dtoa_r+0x6c2>
 800e960:	4620      	mov	r0, r4
 800e962:	ee18 1a10 	vmov	r1, s16
 800e966:	f000 fae5 	bl	800ef34 <_Bfree>
 800e96a:	2300      	movs	r3, #0
 800e96c:	9800      	ldr	r0, [sp, #0]
 800e96e:	702b      	strb	r3, [r5, #0]
 800e970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e972:	3001      	adds	r0, #1
 800e974:	6018      	str	r0, [r3, #0]
 800e976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e978:	2b00      	cmp	r3, #0
 800e97a:	f43f acf1 	beq.w	800e360 <_dtoa_r+0xa0>
 800e97e:	601d      	str	r5, [r3, #0]
 800e980:	e4ee      	b.n	800e360 <_dtoa_r+0xa0>
 800e982:	9f00      	ldr	r7, [sp, #0]
 800e984:	462b      	mov	r3, r5
 800e986:	461d      	mov	r5, r3
 800e988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e98c:	2a39      	cmp	r2, #57	; 0x39
 800e98e:	d106      	bne.n	800e99e <_dtoa_r+0x6de>
 800e990:	9a01      	ldr	r2, [sp, #4]
 800e992:	429a      	cmp	r2, r3
 800e994:	d1f7      	bne.n	800e986 <_dtoa_r+0x6c6>
 800e996:	9901      	ldr	r1, [sp, #4]
 800e998:	2230      	movs	r2, #48	; 0x30
 800e99a:	3701      	adds	r7, #1
 800e99c:	700a      	strb	r2, [r1, #0]
 800e99e:	781a      	ldrb	r2, [r3, #0]
 800e9a0:	3201      	adds	r2, #1
 800e9a2:	701a      	strb	r2, [r3, #0]
 800e9a4:	e790      	b.n	800e8c8 <_dtoa_r+0x608>
 800e9a6:	4ba6      	ldr	r3, [pc, #664]	; (800ec40 <_dtoa_r+0x980>)
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	f7f1 fe35 	bl	8000618 <__aeabi_dmul>
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	4606      	mov	r6, r0
 800e9b4:	460f      	mov	r7, r1
 800e9b6:	f7f2 f897 	bl	8000ae8 <__aeabi_dcmpeq>
 800e9ba:	2800      	cmp	r0, #0
 800e9bc:	d09d      	beq.n	800e8fa <_dtoa_r+0x63a>
 800e9be:	e7cf      	b.n	800e960 <_dtoa_r+0x6a0>
 800e9c0:	9a08      	ldr	r2, [sp, #32]
 800e9c2:	2a00      	cmp	r2, #0
 800e9c4:	f000 80d7 	beq.w	800eb76 <_dtoa_r+0x8b6>
 800e9c8:	9a06      	ldr	r2, [sp, #24]
 800e9ca:	2a01      	cmp	r2, #1
 800e9cc:	f300 80ba 	bgt.w	800eb44 <_dtoa_r+0x884>
 800e9d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e9d2:	2a00      	cmp	r2, #0
 800e9d4:	f000 80b2 	beq.w	800eb3c <_dtoa_r+0x87c>
 800e9d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e9dc:	9e07      	ldr	r6, [sp, #28]
 800e9de:	9d04      	ldr	r5, [sp, #16]
 800e9e0:	9a04      	ldr	r2, [sp, #16]
 800e9e2:	441a      	add	r2, r3
 800e9e4:	9204      	str	r2, [sp, #16]
 800e9e6:	9a05      	ldr	r2, [sp, #20]
 800e9e8:	2101      	movs	r1, #1
 800e9ea:	441a      	add	r2, r3
 800e9ec:	4620      	mov	r0, r4
 800e9ee:	9205      	str	r2, [sp, #20]
 800e9f0:	f000 fb58 	bl	800f0a4 <__i2b>
 800e9f4:	4607      	mov	r7, r0
 800e9f6:	2d00      	cmp	r5, #0
 800e9f8:	dd0c      	ble.n	800ea14 <_dtoa_r+0x754>
 800e9fa:	9b05      	ldr	r3, [sp, #20]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	dd09      	ble.n	800ea14 <_dtoa_r+0x754>
 800ea00:	42ab      	cmp	r3, r5
 800ea02:	9a04      	ldr	r2, [sp, #16]
 800ea04:	bfa8      	it	ge
 800ea06:	462b      	movge	r3, r5
 800ea08:	1ad2      	subs	r2, r2, r3
 800ea0a:	9204      	str	r2, [sp, #16]
 800ea0c:	9a05      	ldr	r2, [sp, #20]
 800ea0e:	1aed      	subs	r5, r5, r3
 800ea10:	1ad3      	subs	r3, r2, r3
 800ea12:	9305      	str	r3, [sp, #20]
 800ea14:	9b07      	ldr	r3, [sp, #28]
 800ea16:	b31b      	cbz	r3, 800ea60 <_dtoa_r+0x7a0>
 800ea18:	9b08      	ldr	r3, [sp, #32]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	f000 80af 	beq.w	800eb7e <_dtoa_r+0x8be>
 800ea20:	2e00      	cmp	r6, #0
 800ea22:	dd13      	ble.n	800ea4c <_dtoa_r+0x78c>
 800ea24:	4639      	mov	r1, r7
 800ea26:	4632      	mov	r2, r6
 800ea28:	4620      	mov	r0, r4
 800ea2a:	f000 fbfb 	bl	800f224 <__pow5mult>
 800ea2e:	ee18 2a10 	vmov	r2, s16
 800ea32:	4601      	mov	r1, r0
 800ea34:	4607      	mov	r7, r0
 800ea36:	4620      	mov	r0, r4
 800ea38:	f000 fb4a 	bl	800f0d0 <__multiply>
 800ea3c:	ee18 1a10 	vmov	r1, s16
 800ea40:	4680      	mov	r8, r0
 800ea42:	4620      	mov	r0, r4
 800ea44:	f000 fa76 	bl	800ef34 <_Bfree>
 800ea48:	ee08 8a10 	vmov	s16, r8
 800ea4c:	9b07      	ldr	r3, [sp, #28]
 800ea4e:	1b9a      	subs	r2, r3, r6
 800ea50:	d006      	beq.n	800ea60 <_dtoa_r+0x7a0>
 800ea52:	ee18 1a10 	vmov	r1, s16
 800ea56:	4620      	mov	r0, r4
 800ea58:	f000 fbe4 	bl	800f224 <__pow5mult>
 800ea5c:	ee08 0a10 	vmov	s16, r0
 800ea60:	2101      	movs	r1, #1
 800ea62:	4620      	mov	r0, r4
 800ea64:	f000 fb1e 	bl	800f0a4 <__i2b>
 800ea68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	4606      	mov	r6, r0
 800ea6e:	f340 8088 	ble.w	800eb82 <_dtoa_r+0x8c2>
 800ea72:	461a      	mov	r2, r3
 800ea74:	4601      	mov	r1, r0
 800ea76:	4620      	mov	r0, r4
 800ea78:	f000 fbd4 	bl	800f224 <__pow5mult>
 800ea7c:	9b06      	ldr	r3, [sp, #24]
 800ea7e:	2b01      	cmp	r3, #1
 800ea80:	4606      	mov	r6, r0
 800ea82:	f340 8081 	ble.w	800eb88 <_dtoa_r+0x8c8>
 800ea86:	f04f 0800 	mov.w	r8, #0
 800ea8a:	6933      	ldr	r3, [r6, #16]
 800ea8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ea90:	6918      	ldr	r0, [r3, #16]
 800ea92:	f000 fab7 	bl	800f004 <__hi0bits>
 800ea96:	f1c0 0020 	rsb	r0, r0, #32
 800ea9a:	9b05      	ldr	r3, [sp, #20]
 800ea9c:	4418      	add	r0, r3
 800ea9e:	f010 001f 	ands.w	r0, r0, #31
 800eaa2:	f000 8092 	beq.w	800ebca <_dtoa_r+0x90a>
 800eaa6:	f1c0 0320 	rsb	r3, r0, #32
 800eaaa:	2b04      	cmp	r3, #4
 800eaac:	f340 808a 	ble.w	800ebc4 <_dtoa_r+0x904>
 800eab0:	f1c0 001c 	rsb	r0, r0, #28
 800eab4:	9b04      	ldr	r3, [sp, #16]
 800eab6:	4403      	add	r3, r0
 800eab8:	9304      	str	r3, [sp, #16]
 800eaba:	9b05      	ldr	r3, [sp, #20]
 800eabc:	4403      	add	r3, r0
 800eabe:	4405      	add	r5, r0
 800eac0:	9305      	str	r3, [sp, #20]
 800eac2:	9b04      	ldr	r3, [sp, #16]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	dd07      	ble.n	800ead8 <_dtoa_r+0x818>
 800eac8:	ee18 1a10 	vmov	r1, s16
 800eacc:	461a      	mov	r2, r3
 800eace:	4620      	mov	r0, r4
 800ead0:	f000 fc02 	bl	800f2d8 <__lshift>
 800ead4:	ee08 0a10 	vmov	s16, r0
 800ead8:	9b05      	ldr	r3, [sp, #20]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	dd05      	ble.n	800eaea <_dtoa_r+0x82a>
 800eade:	4631      	mov	r1, r6
 800eae0:	461a      	mov	r2, r3
 800eae2:	4620      	mov	r0, r4
 800eae4:	f000 fbf8 	bl	800f2d8 <__lshift>
 800eae8:	4606      	mov	r6, r0
 800eaea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d06e      	beq.n	800ebce <_dtoa_r+0x90e>
 800eaf0:	ee18 0a10 	vmov	r0, s16
 800eaf4:	4631      	mov	r1, r6
 800eaf6:	f000 fc5f 	bl	800f3b8 <__mcmp>
 800eafa:	2800      	cmp	r0, #0
 800eafc:	da67      	bge.n	800ebce <_dtoa_r+0x90e>
 800eafe:	9b00      	ldr	r3, [sp, #0]
 800eb00:	3b01      	subs	r3, #1
 800eb02:	ee18 1a10 	vmov	r1, s16
 800eb06:	9300      	str	r3, [sp, #0]
 800eb08:	220a      	movs	r2, #10
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	f000 fa33 	bl	800ef78 <__multadd>
 800eb12:	9b08      	ldr	r3, [sp, #32]
 800eb14:	ee08 0a10 	vmov	s16, r0
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	f000 81b1 	beq.w	800ee80 <_dtoa_r+0xbc0>
 800eb1e:	2300      	movs	r3, #0
 800eb20:	4639      	mov	r1, r7
 800eb22:	220a      	movs	r2, #10
 800eb24:	4620      	mov	r0, r4
 800eb26:	f000 fa27 	bl	800ef78 <__multadd>
 800eb2a:	9b02      	ldr	r3, [sp, #8]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	4607      	mov	r7, r0
 800eb30:	f300 808e 	bgt.w	800ec50 <_dtoa_r+0x990>
 800eb34:	9b06      	ldr	r3, [sp, #24]
 800eb36:	2b02      	cmp	r3, #2
 800eb38:	dc51      	bgt.n	800ebde <_dtoa_r+0x91e>
 800eb3a:	e089      	b.n	800ec50 <_dtoa_r+0x990>
 800eb3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eb3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800eb42:	e74b      	b.n	800e9dc <_dtoa_r+0x71c>
 800eb44:	9b03      	ldr	r3, [sp, #12]
 800eb46:	1e5e      	subs	r6, r3, #1
 800eb48:	9b07      	ldr	r3, [sp, #28]
 800eb4a:	42b3      	cmp	r3, r6
 800eb4c:	bfbf      	itttt	lt
 800eb4e:	9b07      	ldrlt	r3, [sp, #28]
 800eb50:	9607      	strlt	r6, [sp, #28]
 800eb52:	1af2      	sublt	r2, r6, r3
 800eb54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800eb56:	bfb6      	itet	lt
 800eb58:	189b      	addlt	r3, r3, r2
 800eb5a:	1b9e      	subge	r6, r3, r6
 800eb5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800eb5e:	9b03      	ldr	r3, [sp, #12]
 800eb60:	bfb8      	it	lt
 800eb62:	2600      	movlt	r6, #0
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	bfb7      	itett	lt
 800eb68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800eb6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800eb70:	1a9d      	sublt	r5, r3, r2
 800eb72:	2300      	movlt	r3, #0
 800eb74:	e734      	b.n	800e9e0 <_dtoa_r+0x720>
 800eb76:	9e07      	ldr	r6, [sp, #28]
 800eb78:	9d04      	ldr	r5, [sp, #16]
 800eb7a:	9f08      	ldr	r7, [sp, #32]
 800eb7c:	e73b      	b.n	800e9f6 <_dtoa_r+0x736>
 800eb7e:	9a07      	ldr	r2, [sp, #28]
 800eb80:	e767      	b.n	800ea52 <_dtoa_r+0x792>
 800eb82:	9b06      	ldr	r3, [sp, #24]
 800eb84:	2b01      	cmp	r3, #1
 800eb86:	dc18      	bgt.n	800ebba <_dtoa_r+0x8fa>
 800eb88:	f1ba 0f00 	cmp.w	sl, #0
 800eb8c:	d115      	bne.n	800ebba <_dtoa_r+0x8fa>
 800eb8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eb92:	b993      	cbnz	r3, 800ebba <_dtoa_r+0x8fa>
 800eb94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eb98:	0d1b      	lsrs	r3, r3, #20
 800eb9a:	051b      	lsls	r3, r3, #20
 800eb9c:	b183      	cbz	r3, 800ebc0 <_dtoa_r+0x900>
 800eb9e:	9b04      	ldr	r3, [sp, #16]
 800eba0:	3301      	adds	r3, #1
 800eba2:	9304      	str	r3, [sp, #16]
 800eba4:	9b05      	ldr	r3, [sp, #20]
 800eba6:	3301      	adds	r3, #1
 800eba8:	9305      	str	r3, [sp, #20]
 800ebaa:	f04f 0801 	mov.w	r8, #1
 800ebae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	f47f af6a 	bne.w	800ea8a <_dtoa_r+0x7ca>
 800ebb6:	2001      	movs	r0, #1
 800ebb8:	e76f      	b.n	800ea9a <_dtoa_r+0x7da>
 800ebba:	f04f 0800 	mov.w	r8, #0
 800ebbe:	e7f6      	b.n	800ebae <_dtoa_r+0x8ee>
 800ebc0:	4698      	mov	r8, r3
 800ebc2:	e7f4      	b.n	800ebae <_dtoa_r+0x8ee>
 800ebc4:	f43f af7d 	beq.w	800eac2 <_dtoa_r+0x802>
 800ebc8:	4618      	mov	r0, r3
 800ebca:	301c      	adds	r0, #28
 800ebcc:	e772      	b.n	800eab4 <_dtoa_r+0x7f4>
 800ebce:	9b03      	ldr	r3, [sp, #12]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	dc37      	bgt.n	800ec44 <_dtoa_r+0x984>
 800ebd4:	9b06      	ldr	r3, [sp, #24]
 800ebd6:	2b02      	cmp	r3, #2
 800ebd8:	dd34      	ble.n	800ec44 <_dtoa_r+0x984>
 800ebda:	9b03      	ldr	r3, [sp, #12]
 800ebdc:	9302      	str	r3, [sp, #8]
 800ebde:	9b02      	ldr	r3, [sp, #8]
 800ebe0:	b96b      	cbnz	r3, 800ebfe <_dtoa_r+0x93e>
 800ebe2:	4631      	mov	r1, r6
 800ebe4:	2205      	movs	r2, #5
 800ebe6:	4620      	mov	r0, r4
 800ebe8:	f000 f9c6 	bl	800ef78 <__multadd>
 800ebec:	4601      	mov	r1, r0
 800ebee:	4606      	mov	r6, r0
 800ebf0:	ee18 0a10 	vmov	r0, s16
 800ebf4:	f000 fbe0 	bl	800f3b8 <__mcmp>
 800ebf8:	2800      	cmp	r0, #0
 800ebfa:	f73f adbb 	bgt.w	800e774 <_dtoa_r+0x4b4>
 800ebfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec00:	9d01      	ldr	r5, [sp, #4]
 800ec02:	43db      	mvns	r3, r3
 800ec04:	9300      	str	r3, [sp, #0]
 800ec06:	f04f 0800 	mov.w	r8, #0
 800ec0a:	4631      	mov	r1, r6
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	f000 f991 	bl	800ef34 <_Bfree>
 800ec12:	2f00      	cmp	r7, #0
 800ec14:	f43f aea4 	beq.w	800e960 <_dtoa_r+0x6a0>
 800ec18:	f1b8 0f00 	cmp.w	r8, #0
 800ec1c:	d005      	beq.n	800ec2a <_dtoa_r+0x96a>
 800ec1e:	45b8      	cmp	r8, r7
 800ec20:	d003      	beq.n	800ec2a <_dtoa_r+0x96a>
 800ec22:	4641      	mov	r1, r8
 800ec24:	4620      	mov	r0, r4
 800ec26:	f000 f985 	bl	800ef34 <_Bfree>
 800ec2a:	4639      	mov	r1, r7
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	f000 f981 	bl	800ef34 <_Bfree>
 800ec32:	e695      	b.n	800e960 <_dtoa_r+0x6a0>
 800ec34:	2600      	movs	r6, #0
 800ec36:	4637      	mov	r7, r6
 800ec38:	e7e1      	b.n	800ebfe <_dtoa_r+0x93e>
 800ec3a:	9700      	str	r7, [sp, #0]
 800ec3c:	4637      	mov	r7, r6
 800ec3e:	e599      	b.n	800e774 <_dtoa_r+0x4b4>
 800ec40:	40240000 	.word	0x40240000
 800ec44:	9b08      	ldr	r3, [sp, #32]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	f000 80ca 	beq.w	800ede0 <_dtoa_r+0xb20>
 800ec4c:	9b03      	ldr	r3, [sp, #12]
 800ec4e:	9302      	str	r3, [sp, #8]
 800ec50:	2d00      	cmp	r5, #0
 800ec52:	dd05      	ble.n	800ec60 <_dtoa_r+0x9a0>
 800ec54:	4639      	mov	r1, r7
 800ec56:	462a      	mov	r2, r5
 800ec58:	4620      	mov	r0, r4
 800ec5a:	f000 fb3d 	bl	800f2d8 <__lshift>
 800ec5e:	4607      	mov	r7, r0
 800ec60:	f1b8 0f00 	cmp.w	r8, #0
 800ec64:	d05b      	beq.n	800ed1e <_dtoa_r+0xa5e>
 800ec66:	6879      	ldr	r1, [r7, #4]
 800ec68:	4620      	mov	r0, r4
 800ec6a:	f000 f923 	bl	800eeb4 <_Balloc>
 800ec6e:	4605      	mov	r5, r0
 800ec70:	b928      	cbnz	r0, 800ec7e <_dtoa_r+0x9be>
 800ec72:	4b87      	ldr	r3, [pc, #540]	; (800ee90 <_dtoa_r+0xbd0>)
 800ec74:	4602      	mov	r2, r0
 800ec76:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ec7a:	f7ff bb3b 	b.w	800e2f4 <_dtoa_r+0x34>
 800ec7e:	693a      	ldr	r2, [r7, #16]
 800ec80:	3202      	adds	r2, #2
 800ec82:	0092      	lsls	r2, r2, #2
 800ec84:	f107 010c 	add.w	r1, r7, #12
 800ec88:	300c      	adds	r0, #12
 800ec8a:	f7fe fded 	bl	800d868 <memcpy>
 800ec8e:	2201      	movs	r2, #1
 800ec90:	4629      	mov	r1, r5
 800ec92:	4620      	mov	r0, r4
 800ec94:	f000 fb20 	bl	800f2d8 <__lshift>
 800ec98:	9b01      	ldr	r3, [sp, #4]
 800ec9a:	f103 0901 	add.w	r9, r3, #1
 800ec9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800eca2:	4413      	add	r3, r2
 800eca4:	9305      	str	r3, [sp, #20]
 800eca6:	f00a 0301 	and.w	r3, sl, #1
 800ecaa:	46b8      	mov	r8, r7
 800ecac:	9304      	str	r3, [sp, #16]
 800ecae:	4607      	mov	r7, r0
 800ecb0:	4631      	mov	r1, r6
 800ecb2:	ee18 0a10 	vmov	r0, s16
 800ecb6:	f7ff fa77 	bl	800e1a8 <quorem>
 800ecba:	4641      	mov	r1, r8
 800ecbc:	9002      	str	r0, [sp, #8]
 800ecbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ecc2:	ee18 0a10 	vmov	r0, s16
 800ecc6:	f000 fb77 	bl	800f3b8 <__mcmp>
 800ecca:	463a      	mov	r2, r7
 800eccc:	9003      	str	r0, [sp, #12]
 800ecce:	4631      	mov	r1, r6
 800ecd0:	4620      	mov	r0, r4
 800ecd2:	f000 fb8d 	bl	800f3f0 <__mdiff>
 800ecd6:	68c2      	ldr	r2, [r0, #12]
 800ecd8:	f109 3bff 	add.w	fp, r9, #4294967295
 800ecdc:	4605      	mov	r5, r0
 800ecde:	bb02      	cbnz	r2, 800ed22 <_dtoa_r+0xa62>
 800ece0:	4601      	mov	r1, r0
 800ece2:	ee18 0a10 	vmov	r0, s16
 800ece6:	f000 fb67 	bl	800f3b8 <__mcmp>
 800ecea:	4602      	mov	r2, r0
 800ecec:	4629      	mov	r1, r5
 800ecee:	4620      	mov	r0, r4
 800ecf0:	9207      	str	r2, [sp, #28]
 800ecf2:	f000 f91f 	bl	800ef34 <_Bfree>
 800ecf6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ecfa:	ea43 0102 	orr.w	r1, r3, r2
 800ecfe:	9b04      	ldr	r3, [sp, #16]
 800ed00:	430b      	orrs	r3, r1
 800ed02:	464d      	mov	r5, r9
 800ed04:	d10f      	bne.n	800ed26 <_dtoa_r+0xa66>
 800ed06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ed0a:	d02a      	beq.n	800ed62 <_dtoa_r+0xaa2>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	dd02      	ble.n	800ed18 <_dtoa_r+0xa58>
 800ed12:	9b02      	ldr	r3, [sp, #8]
 800ed14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ed18:	f88b a000 	strb.w	sl, [fp]
 800ed1c:	e775      	b.n	800ec0a <_dtoa_r+0x94a>
 800ed1e:	4638      	mov	r0, r7
 800ed20:	e7ba      	b.n	800ec98 <_dtoa_r+0x9d8>
 800ed22:	2201      	movs	r2, #1
 800ed24:	e7e2      	b.n	800ecec <_dtoa_r+0xa2c>
 800ed26:	9b03      	ldr	r3, [sp, #12]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	db04      	blt.n	800ed36 <_dtoa_r+0xa76>
 800ed2c:	9906      	ldr	r1, [sp, #24]
 800ed2e:	430b      	orrs	r3, r1
 800ed30:	9904      	ldr	r1, [sp, #16]
 800ed32:	430b      	orrs	r3, r1
 800ed34:	d122      	bne.n	800ed7c <_dtoa_r+0xabc>
 800ed36:	2a00      	cmp	r2, #0
 800ed38:	ddee      	ble.n	800ed18 <_dtoa_r+0xa58>
 800ed3a:	ee18 1a10 	vmov	r1, s16
 800ed3e:	2201      	movs	r2, #1
 800ed40:	4620      	mov	r0, r4
 800ed42:	f000 fac9 	bl	800f2d8 <__lshift>
 800ed46:	4631      	mov	r1, r6
 800ed48:	ee08 0a10 	vmov	s16, r0
 800ed4c:	f000 fb34 	bl	800f3b8 <__mcmp>
 800ed50:	2800      	cmp	r0, #0
 800ed52:	dc03      	bgt.n	800ed5c <_dtoa_r+0xa9c>
 800ed54:	d1e0      	bne.n	800ed18 <_dtoa_r+0xa58>
 800ed56:	f01a 0f01 	tst.w	sl, #1
 800ed5a:	d0dd      	beq.n	800ed18 <_dtoa_r+0xa58>
 800ed5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ed60:	d1d7      	bne.n	800ed12 <_dtoa_r+0xa52>
 800ed62:	2339      	movs	r3, #57	; 0x39
 800ed64:	f88b 3000 	strb.w	r3, [fp]
 800ed68:	462b      	mov	r3, r5
 800ed6a:	461d      	mov	r5, r3
 800ed6c:	3b01      	subs	r3, #1
 800ed6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ed72:	2a39      	cmp	r2, #57	; 0x39
 800ed74:	d071      	beq.n	800ee5a <_dtoa_r+0xb9a>
 800ed76:	3201      	adds	r2, #1
 800ed78:	701a      	strb	r2, [r3, #0]
 800ed7a:	e746      	b.n	800ec0a <_dtoa_r+0x94a>
 800ed7c:	2a00      	cmp	r2, #0
 800ed7e:	dd07      	ble.n	800ed90 <_dtoa_r+0xad0>
 800ed80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ed84:	d0ed      	beq.n	800ed62 <_dtoa_r+0xaa2>
 800ed86:	f10a 0301 	add.w	r3, sl, #1
 800ed8a:	f88b 3000 	strb.w	r3, [fp]
 800ed8e:	e73c      	b.n	800ec0a <_dtoa_r+0x94a>
 800ed90:	9b05      	ldr	r3, [sp, #20]
 800ed92:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ed96:	4599      	cmp	r9, r3
 800ed98:	d047      	beq.n	800ee2a <_dtoa_r+0xb6a>
 800ed9a:	ee18 1a10 	vmov	r1, s16
 800ed9e:	2300      	movs	r3, #0
 800eda0:	220a      	movs	r2, #10
 800eda2:	4620      	mov	r0, r4
 800eda4:	f000 f8e8 	bl	800ef78 <__multadd>
 800eda8:	45b8      	cmp	r8, r7
 800edaa:	ee08 0a10 	vmov	s16, r0
 800edae:	f04f 0300 	mov.w	r3, #0
 800edb2:	f04f 020a 	mov.w	r2, #10
 800edb6:	4641      	mov	r1, r8
 800edb8:	4620      	mov	r0, r4
 800edba:	d106      	bne.n	800edca <_dtoa_r+0xb0a>
 800edbc:	f000 f8dc 	bl	800ef78 <__multadd>
 800edc0:	4680      	mov	r8, r0
 800edc2:	4607      	mov	r7, r0
 800edc4:	f109 0901 	add.w	r9, r9, #1
 800edc8:	e772      	b.n	800ecb0 <_dtoa_r+0x9f0>
 800edca:	f000 f8d5 	bl	800ef78 <__multadd>
 800edce:	4639      	mov	r1, r7
 800edd0:	4680      	mov	r8, r0
 800edd2:	2300      	movs	r3, #0
 800edd4:	220a      	movs	r2, #10
 800edd6:	4620      	mov	r0, r4
 800edd8:	f000 f8ce 	bl	800ef78 <__multadd>
 800eddc:	4607      	mov	r7, r0
 800edde:	e7f1      	b.n	800edc4 <_dtoa_r+0xb04>
 800ede0:	9b03      	ldr	r3, [sp, #12]
 800ede2:	9302      	str	r3, [sp, #8]
 800ede4:	9d01      	ldr	r5, [sp, #4]
 800ede6:	ee18 0a10 	vmov	r0, s16
 800edea:	4631      	mov	r1, r6
 800edec:	f7ff f9dc 	bl	800e1a8 <quorem>
 800edf0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800edf4:	9b01      	ldr	r3, [sp, #4]
 800edf6:	f805 ab01 	strb.w	sl, [r5], #1
 800edfa:	1aea      	subs	r2, r5, r3
 800edfc:	9b02      	ldr	r3, [sp, #8]
 800edfe:	4293      	cmp	r3, r2
 800ee00:	dd09      	ble.n	800ee16 <_dtoa_r+0xb56>
 800ee02:	ee18 1a10 	vmov	r1, s16
 800ee06:	2300      	movs	r3, #0
 800ee08:	220a      	movs	r2, #10
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f000 f8b4 	bl	800ef78 <__multadd>
 800ee10:	ee08 0a10 	vmov	s16, r0
 800ee14:	e7e7      	b.n	800ede6 <_dtoa_r+0xb26>
 800ee16:	9b02      	ldr	r3, [sp, #8]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	bfc8      	it	gt
 800ee1c:	461d      	movgt	r5, r3
 800ee1e:	9b01      	ldr	r3, [sp, #4]
 800ee20:	bfd8      	it	le
 800ee22:	2501      	movle	r5, #1
 800ee24:	441d      	add	r5, r3
 800ee26:	f04f 0800 	mov.w	r8, #0
 800ee2a:	ee18 1a10 	vmov	r1, s16
 800ee2e:	2201      	movs	r2, #1
 800ee30:	4620      	mov	r0, r4
 800ee32:	f000 fa51 	bl	800f2d8 <__lshift>
 800ee36:	4631      	mov	r1, r6
 800ee38:	ee08 0a10 	vmov	s16, r0
 800ee3c:	f000 fabc 	bl	800f3b8 <__mcmp>
 800ee40:	2800      	cmp	r0, #0
 800ee42:	dc91      	bgt.n	800ed68 <_dtoa_r+0xaa8>
 800ee44:	d102      	bne.n	800ee4c <_dtoa_r+0xb8c>
 800ee46:	f01a 0f01 	tst.w	sl, #1
 800ee4a:	d18d      	bne.n	800ed68 <_dtoa_r+0xaa8>
 800ee4c:	462b      	mov	r3, r5
 800ee4e:	461d      	mov	r5, r3
 800ee50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ee54:	2a30      	cmp	r2, #48	; 0x30
 800ee56:	d0fa      	beq.n	800ee4e <_dtoa_r+0xb8e>
 800ee58:	e6d7      	b.n	800ec0a <_dtoa_r+0x94a>
 800ee5a:	9a01      	ldr	r2, [sp, #4]
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d184      	bne.n	800ed6a <_dtoa_r+0xaaa>
 800ee60:	9b00      	ldr	r3, [sp, #0]
 800ee62:	3301      	adds	r3, #1
 800ee64:	9300      	str	r3, [sp, #0]
 800ee66:	2331      	movs	r3, #49	; 0x31
 800ee68:	7013      	strb	r3, [r2, #0]
 800ee6a:	e6ce      	b.n	800ec0a <_dtoa_r+0x94a>
 800ee6c:	4b09      	ldr	r3, [pc, #36]	; (800ee94 <_dtoa_r+0xbd4>)
 800ee6e:	f7ff ba95 	b.w	800e39c <_dtoa_r+0xdc>
 800ee72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	f47f aa6e 	bne.w	800e356 <_dtoa_r+0x96>
 800ee7a:	4b07      	ldr	r3, [pc, #28]	; (800ee98 <_dtoa_r+0xbd8>)
 800ee7c:	f7ff ba8e 	b.w	800e39c <_dtoa_r+0xdc>
 800ee80:	9b02      	ldr	r3, [sp, #8]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	dcae      	bgt.n	800ede4 <_dtoa_r+0xb24>
 800ee86:	9b06      	ldr	r3, [sp, #24]
 800ee88:	2b02      	cmp	r3, #2
 800ee8a:	f73f aea8 	bgt.w	800ebde <_dtoa_r+0x91e>
 800ee8e:	e7a9      	b.n	800ede4 <_dtoa_r+0xb24>
 800ee90:	0801229b 	.word	0x0801229b
 800ee94:	080121f8 	.word	0x080121f8
 800ee98:	0801221c 	.word	0x0801221c

0800ee9c <_localeconv_r>:
 800ee9c:	4800      	ldr	r0, [pc, #0]	; (800eea0 <_localeconv_r+0x4>)
 800ee9e:	4770      	bx	lr
 800eea0:	20000300 	.word	0x20000300

0800eea4 <malloc>:
 800eea4:	4b02      	ldr	r3, [pc, #8]	; (800eeb0 <malloc+0xc>)
 800eea6:	4601      	mov	r1, r0
 800eea8:	6818      	ldr	r0, [r3, #0]
 800eeaa:	f000 bc09 	b.w	800f6c0 <_malloc_r>
 800eeae:	bf00      	nop
 800eeb0:	200001ac 	.word	0x200001ac

0800eeb4 <_Balloc>:
 800eeb4:	b570      	push	{r4, r5, r6, lr}
 800eeb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eeb8:	4604      	mov	r4, r0
 800eeba:	460d      	mov	r5, r1
 800eebc:	b976      	cbnz	r6, 800eedc <_Balloc+0x28>
 800eebe:	2010      	movs	r0, #16
 800eec0:	f7ff fff0 	bl	800eea4 <malloc>
 800eec4:	4602      	mov	r2, r0
 800eec6:	6260      	str	r0, [r4, #36]	; 0x24
 800eec8:	b920      	cbnz	r0, 800eed4 <_Balloc+0x20>
 800eeca:	4b18      	ldr	r3, [pc, #96]	; (800ef2c <_Balloc+0x78>)
 800eecc:	4818      	ldr	r0, [pc, #96]	; (800ef30 <_Balloc+0x7c>)
 800eece:	2166      	movs	r1, #102	; 0x66
 800eed0:	f000 fdd6 	bl	800fa80 <__assert_func>
 800eed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eed8:	6006      	str	r6, [r0, #0]
 800eeda:	60c6      	str	r6, [r0, #12]
 800eedc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eede:	68f3      	ldr	r3, [r6, #12]
 800eee0:	b183      	cbz	r3, 800ef04 <_Balloc+0x50>
 800eee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eee4:	68db      	ldr	r3, [r3, #12]
 800eee6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eeea:	b9b8      	cbnz	r0, 800ef1c <_Balloc+0x68>
 800eeec:	2101      	movs	r1, #1
 800eeee:	fa01 f605 	lsl.w	r6, r1, r5
 800eef2:	1d72      	adds	r2, r6, #5
 800eef4:	0092      	lsls	r2, r2, #2
 800eef6:	4620      	mov	r0, r4
 800eef8:	f000 fb60 	bl	800f5bc <_calloc_r>
 800eefc:	b160      	cbz	r0, 800ef18 <_Balloc+0x64>
 800eefe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ef02:	e00e      	b.n	800ef22 <_Balloc+0x6e>
 800ef04:	2221      	movs	r2, #33	; 0x21
 800ef06:	2104      	movs	r1, #4
 800ef08:	4620      	mov	r0, r4
 800ef0a:	f000 fb57 	bl	800f5bc <_calloc_r>
 800ef0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef10:	60f0      	str	r0, [r6, #12]
 800ef12:	68db      	ldr	r3, [r3, #12]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d1e4      	bne.n	800eee2 <_Balloc+0x2e>
 800ef18:	2000      	movs	r0, #0
 800ef1a:	bd70      	pop	{r4, r5, r6, pc}
 800ef1c:	6802      	ldr	r2, [r0, #0]
 800ef1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ef22:	2300      	movs	r3, #0
 800ef24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef28:	e7f7      	b.n	800ef1a <_Balloc+0x66>
 800ef2a:	bf00      	nop
 800ef2c:	08012229 	.word	0x08012229
 800ef30:	080122ac 	.word	0x080122ac

0800ef34 <_Bfree>:
 800ef34:	b570      	push	{r4, r5, r6, lr}
 800ef36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ef38:	4605      	mov	r5, r0
 800ef3a:	460c      	mov	r4, r1
 800ef3c:	b976      	cbnz	r6, 800ef5c <_Bfree+0x28>
 800ef3e:	2010      	movs	r0, #16
 800ef40:	f7ff ffb0 	bl	800eea4 <malloc>
 800ef44:	4602      	mov	r2, r0
 800ef46:	6268      	str	r0, [r5, #36]	; 0x24
 800ef48:	b920      	cbnz	r0, 800ef54 <_Bfree+0x20>
 800ef4a:	4b09      	ldr	r3, [pc, #36]	; (800ef70 <_Bfree+0x3c>)
 800ef4c:	4809      	ldr	r0, [pc, #36]	; (800ef74 <_Bfree+0x40>)
 800ef4e:	218a      	movs	r1, #138	; 0x8a
 800ef50:	f000 fd96 	bl	800fa80 <__assert_func>
 800ef54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef58:	6006      	str	r6, [r0, #0]
 800ef5a:	60c6      	str	r6, [r0, #12]
 800ef5c:	b13c      	cbz	r4, 800ef6e <_Bfree+0x3a>
 800ef5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ef60:	6862      	ldr	r2, [r4, #4]
 800ef62:	68db      	ldr	r3, [r3, #12]
 800ef64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef68:	6021      	str	r1, [r4, #0]
 800ef6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef6e:	bd70      	pop	{r4, r5, r6, pc}
 800ef70:	08012229 	.word	0x08012229
 800ef74:	080122ac 	.word	0x080122ac

0800ef78 <__multadd>:
 800ef78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef7c:	690d      	ldr	r5, [r1, #16]
 800ef7e:	4607      	mov	r7, r0
 800ef80:	460c      	mov	r4, r1
 800ef82:	461e      	mov	r6, r3
 800ef84:	f101 0c14 	add.w	ip, r1, #20
 800ef88:	2000      	movs	r0, #0
 800ef8a:	f8dc 3000 	ldr.w	r3, [ip]
 800ef8e:	b299      	uxth	r1, r3
 800ef90:	fb02 6101 	mla	r1, r2, r1, r6
 800ef94:	0c1e      	lsrs	r6, r3, #16
 800ef96:	0c0b      	lsrs	r3, r1, #16
 800ef98:	fb02 3306 	mla	r3, r2, r6, r3
 800ef9c:	b289      	uxth	r1, r1
 800ef9e:	3001      	adds	r0, #1
 800efa0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800efa4:	4285      	cmp	r5, r0
 800efa6:	f84c 1b04 	str.w	r1, [ip], #4
 800efaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800efae:	dcec      	bgt.n	800ef8a <__multadd+0x12>
 800efb0:	b30e      	cbz	r6, 800eff6 <__multadd+0x7e>
 800efb2:	68a3      	ldr	r3, [r4, #8]
 800efb4:	42ab      	cmp	r3, r5
 800efb6:	dc19      	bgt.n	800efec <__multadd+0x74>
 800efb8:	6861      	ldr	r1, [r4, #4]
 800efba:	4638      	mov	r0, r7
 800efbc:	3101      	adds	r1, #1
 800efbe:	f7ff ff79 	bl	800eeb4 <_Balloc>
 800efc2:	4680      	mov	r8, r0
 800efc4:	b928      	cbnz	r0, 800efd2 <__multadd+0x5a>
 800efc6:	4602      	mov	r2, r0
 800efc8:	4b0c      	ldr	r3, [pc, #48]	; (800effc <__multadd+0x84>)
 800efca:	480d      	ldr	r0, [pc, #52]	; (800f000 <__multadd+0x88>)
 800efcc:	21b5      	movs	r1, #181	; 0xb5
 800efce:	f000 fd57 	bl	800fa80 <__assert_func>
 800efd2:	6922      	ldr	r2, [r4, #16]
 800efd4:	3202      	adds	r2, #2
 800efd6:	f104 010c 	add.w	r1, r4, #12
 800efda:	0092      	lsls	r2, r2, #2
 800efdc:	300c      	adds	r0, #12
 800efde:	f7fe fc43 	bl	800d868 <memcpy>
 800efe2:	4621      	mov	r1, r4
 800efe4:	4638      	mov	r0, r7
 800efe6:	f7ff ffa5 	bl	800ef34 <_Bfree>
 800efea:	4644      	mov	r4, r8
 800efec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eff0:	3501      	adds	r5, #1
 800eff2:	615e      	str	r6, [r3, #20]
 800eff4:	6125      	str	r5, [r4, #16]
 800eff6:	4620      	mov	r0, r4
 800eff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800effc:	0801229b 	.word	0x0801229b
 800f000:	080122ac 	.word	0x080122ac

0800f004 <__hi0bits>:
 800f004:	0c03      	lsrs	r3, r0, #16
 800f006:	041b      	lsls	r3, r3, #16
 800f008:	b9d3      	cbnz	r3, 800f040 <__hi0bits+0x3c>
 800f00a:	0400      	lsls	r0, r0, #16
 800f00c:	2310      	movs	r3, #16
 800f00e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f012:	bf04      	itt	eq
 800f014:	0200      	lsleq	r0, r0, #8
 800f016:	3308      	addeq	r3, #8
 800f018:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f01c:	bf04      	itt	eq
 800f01e:	0100      	lsleq	r0, r0, #4
 800f020:	3304      	addeq	r3, #4
 800f022:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f026:	bf04      	itt	eq
 800f028:	0080      	lsleq	r0, r0, #2
 800f02a:	3302      	addeq	r3, #2
 800f02c:	2800      	cmp	r0, #0
 800f02e:	db05      	blt.n	800f03c <__hi0bits+0x38>
 800f030:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f034:	f103 0301 	add.w	r3, r3, #1
 800f038:	bf08      	it	eq
 800f03a:	2320      	moveq	r3, #32
 800f03c:	4618      	mov	r0, r3
 800f03e:	4770      	bx	lr
 800f040:	2300      	movs	r3, #0
 800f042:	e7e4      	b.n	800f00e <__hi0bits+0xa>

0800f044 <__lo0bits>:
 800f044:	6803      	ldr	r3, [r0, #0]
 800f046:	f013 0207 	ands.w	r2, r3, #7
 800f04a:	4601      	mov	r1, r0
 800f04c:	d00b      	beq.n	800f066 <__lo0bits+0x22>
 800f04e:	07da      	lsls	r2, r3, #31
 800f050:	d423      	bmi.n	800f09a <__lo0bits+0x56>
 800f052:	0798      	lsls	r0, r3, #30
 800f054:	bf49      	itett	mi
 800f056:	085b      	lsrmi	r3, r3, #1
 800f058:	089b      	lsrpl	r3, r3, #2
 800f05a:	2001      	movmi	r0, #1
 800f05c:	600b      	strmi	r3, [r1, #0]
 800f05e:	bf5c      	itt	pl
 800f060:	600b      	strpl	r3, [r1, #0]
 800f062:	2002      	movpl	r0, #2
 800f064:	4770      	bx	lr
 800f066:	b298      	uxth	r0, r3
 800f068:	b9a8      	cbnz	r0, 800f096 <__lo0bits+0x52>
 800f06a:	0c1b      	lsrs	r3, r3, #16
 800f06c:	2010      	movs	r0, #16
 800f06e:	b2da      	uxtb	r2, r3
 800f070:	b90a      	cbnz	r2, 800f076 <__lo0bits+0x32>
 800f072:	3008      	adds	r0, #8
 800f074:	0a1b      	lsrs	r3, r3, #8
 800f076:	071a      	lsls	r2, r3, #28
 800f078:	bf04      	itt	eq
 800f07a:	091b      	lsreq	r3, r3, #4
 800f07c:	3004      	addeq	r0, #4
 800f07e:	079a      	lsls	r2, r3, #30
 800f080:	bf04      	itt	eq
 800f082:	089b      	lsreq	r3, r3, #2
 800f084:	3002      	addeq	r0, #2
 800f086:	07da      	lsls	r2, r3, #31
 800f088:	d403      	bmi.n	800f092 <__lo0bits+0x4e>
 800f08a:	085b      	lsrs	r3, r3, #1
 800f08c:	f100 0001 	add.w	r0, r0, #1
 800f090:	d005      	beq.n	800f09e <__lo0bits+0x5a>
 800f092:	600b      	str	r3, [r1, #0]
 800f094:	4770      	bx	lr
 800f096:	4610      	mov	r0, r2
 800f098:	e7e9      	b.n	800f06e <__lo0bits+0x2a>
 800f09a:	2000      	movs	r0, #0
 800f09c:	4770      	bx	lr
 800f09e:	2020      	movs	r0, #32
 800f0a0:	4770      	bx	lr
	...

0800f0a4 <__i2b>:
 800f0a4:	b510      	push	{r4, lr}
 800f0a6:	460c      	mov	r4, r1
 800f0a8:	2101      	movs	r1, #1
 800f0aa:	f7ff ff03 	bl	800eeb4 <_Balloc>
 800f0ae:	4602      	mov	r2, r0
 800f0b0:	b928      	cbnz	r0, 800f0be <__i2b+0x1a>
 800f0b2:	4b05      	ldr	r3, [pc, #20]	; (800f0c8 <__i2b+0x24>)
 800f0b4:	4805      	ldr	r0, [pc, #20]	; (800f0cc <__i2b+0x28>)
 800f0b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f0ba:	f000 fce1 	bl	800fa80 <__assert_func>
 800f0be:	2301      	movs	r3, #1
 800f0c0:	6144      	str	r4, [r0, #20]
 800f0c2:	6103      	str	r3, [r0, #16]
 800f0c4:	bd10      	pop	{r4, pc}
 800f0c6:	bf00      	nop
 800f0c8:	0801229b 	.word	0x0801229b
 800f0cc:	080122ac 	.word	0x080122ac

0800f0d0 <__multiply>:
 800f0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0d4:	4691      	mov	r9, r2
 800f0d6:	690a      	ldr	r2, [r1, #16]
 800f0d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f0dc:	429a      	cmp	r2, r3
 800f0de:	bfb8      	it	lt
 800f0e0:	460b      	movlt	r3, r1
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	bfbc      	itt	lt
 800f0e6:	464c      	movlt	r4, r9
 800f0e8:	4699      	movlt	r9, r3
 800f0ea:	6927      	ldr	r7, [r4, #16]
 800f0ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f0f0:	68a3      	ldr	r3, [r4, #8]
 800f0f2:	6861      	ldr	r1, [r4, #4]
 800f0f4:	eb07 060a 	add.w	r6, r7, sl
 800f0f8:	42b3      	cmp	r3, r6
 800f0fa:	b085      	sub	sp, #20
 800f0fc:	bfb8      	it	lt
 800f0fe:	3101      	addlt	r1, #1
 800f100:	f7ff fed8 	bl	800eeb4 <_Balloc>
 800f104:	b930      	cbnz	r0, 800f114 <__multiply+0x44>
 800f106:	4602      	mov	r2, r0
 800f108:	4b44      	ldr	r3, [pc, #272]	; (800f21c <__multiply+0x14c>)
 800f10a:	4845      	ldr	r0, [pc, #276]	; (800f220 <__multiply+0x150>)
 800f10c:	f240 115d 	movw	r1, #349	; 0x15d
 800f110:	f000 fcb6 	bl	800fa80 <__assert_func>
 800f114:	f100 0514 	add.w	r5, r0, #20
 800f118:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f11c:	462b      	mov	r3, r5
 800f11e:	2200      	movs	r2, #0
 800f120:	4543      	cmp	r3, r8
 800f122:	d321      	bcc.n	800f168 <__multiply+0x98>
 800f124:	f104 0314 	add.w	r3, r4, #20
 800f128:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f12c:	f109 0314 	add.w	r3, r9, #20
 800f130:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f134:	9202      	str	r2, [sp, #8]
 800f136:	1b3a      	subs	r2, r7, r4
 800f138:	3a15      	subs	r2, #21
 800f13a:	f022 0203 	bic.w	r2, r2, #3
 800f13e:	3204      	adds	r2, #4
 800f140:	f104 0115 	add.w	r1, r4, #21
 800f144:	428f      	cmp	r7, r1
 800f146:	bf38      	it	cc
 800f148:	2204      	movcc	r2, #4
 800f14a:	9201      	str	r2, [sp, #4]
 800f14c:	9a02      	ldr	r2, [sp, #8]
 800f14e:	9303      	str	r3, [sp, #12]
 800f150:	429a      	cmp	r2, r3
 800f152:	d80c      	bhi.n	800f16e <__multiply+0x9e>
 800f154:	2e00      	cmp	r6, #0
 800f156:	dd03      	ble.n	800f160 <__multiply+0x90>
 800f158:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d05a      	beq.n	800f216 <__multiply+0x146>
 800f160:	6106      	str	r6, [r0, #16]
 800f162:	b005      	add	sp, #20
 800f164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f168:	f843 2b04 	str.w	r2, [r3], #4
 800f16c:	e7d8      	b.n	800f120 <__multiply+0x50>
 800f16e:	f8b3 a000 	ldrh.w	sl, [r3]
 800f172:	f1ba 0f00 	cmp.w	sl, #0
 800f176:	d024      	beq.n	800f1c2 <__multiply+0xf2>
 800f178:	f104 0e14 	add.w	lr, r4, #20
 800f17c:	46a9      	mov	r9, r5
 800f17e:	f04f 0c00 	mov.w	ip, #0
 800f182:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f186:	f8d9 1000 	ldr.w	r1, [r9]
 800f18a:	fa1f fb82 	uxth.w	fp, r2
 800f18e:	b289      	uxth	r1, r1
 800f190:	fb0a 110b 	mla	r1, sl, fp, r1
 800f194:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f198:	f8d9 2000 	ldr.w	r2, [r9]
 800f19c:	4461      	add	r1, ip
 800f19e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f1a2:	fb0a c20b 	mla	r2, sl, fp, ip
 800f1a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f1aa:	b289      	uxth	r1, r1
 800f1ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f1b0:	4577      	cmp	r7, lr
 800f1b2:	f849 1b04 	str.w	r1, [r9], #4
 800f1b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f1ba:	d8e2      	bhi.n	800f182 <__multiply+0xb2>
 800f1bc:	9a01      	ldr	r2, [sp, #4]
 800f1be:	f845 c002 	str.w	ip, [r5, r2]
 800f1c2:	9a03      	ldr	r2, [sp, #12]
 800f1c4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f1c8:	3304      	adds	r3, #4
 800f1ca:	f1b9 0f00 	cmp.w	r9, #0
 800f1ce:	d020      	beq.n	800f212 <__multiply+0x142>
 800f1d0:	6829      	ldr	r1, [r5, #0]
 800f1d2:	f104 0c14 	add.w	ip, r4, #20
 800f1d6:	46ae      	mov	lr, r5
 800f1d8:	f04f 0a00 	mov.w	sl, #0
 800f1dc:	f8bc b000 	ldrh.w	fp, [ip]
 800f1e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f1e4:	fb09 220b 	mla	r2, r9, fp, r2
 800f1e8:	4492      	add	sl, r2
 800f1ea:	b289      	uxth	r1, r1
 800f1ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f1f0:	f84e 1b04 	str.w	r1, [lr], #4
 800f1f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1f8:	f8be 1000 	ldrh.w	r1, [lr]
 800f1fc:	0c12      	lsrs	r2, r2, #16
 800f1fe:	fb09 1102 	mla	r1, r9, r2, r1
 800f202:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f206:	4567      	cmp	r7, ip
 800f208:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f20c:	d8e6      	bhi.n	800f1dc <__multiply+0x10c>
 800f20e:	9a01      	ldr	r2, [sp, #4]
 800f210:	50a9      	str	r1, [r5, r2]
 800f212:	3504      	adds	r5, #4
 800f214:	e79a      	b.n	800f14c <__multiply+0x7c>
 800f216:	3e01      	subs	r6, #1
 800f218:	e79c      	b.n	800f154 <__multiply+0x84>
 800f21a:	bf00      	nop
 800f21c:	0801229b 	.word	0x0801229b
 800f220:	080122ac 	.word	0x080122ac

0800f224 <__pow5mult>:
 800f224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f228:	4615      	mov	r5, r2
 800f22a:	f012 0203 	ands.w	r2, r2, #3
 800f22e:	4606      	mov	r6, r0
 800f230:	460f      	mov	r7, r1
 800f232:	d007      	beq.n	800f244 <__pow5mult+0x20>
 800f234:	4c25      	ldr	r4, [pc, #148]	; (800f2cc <__pow5mult+0xa8>)
 800f236:	3a01      	subs	r2, #1
 800f238:	2300      	movs	r3, #0
 800f23a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f23e:	f7ff fe9b 	bl	800ef78 <__multadd>
 800f242:	4607      	mov	r7, r0
 800f244:	10ad      	asrs	r5, r5, #2
 800f246:	d03d      	beq.n	800f2c4 <__pow5mult+0xa0>
 800f248:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f24a:	b97c      	cbnz	r4, 800f26c <__pow5mult+0x48>
 800f24c:	2010      	movs	r0, #16
 800f24e:	f7ff fe29 	bl	800eea4 <malloc>
 800f252:	4602      	mov	r2, r0
 800f254:	6270      	str	r0, [r6, #36]	; 0x24
 800f256:	b928      	cbnz	r0, 800f264 <__pow5mult+0x40>
 800f258:	4b1d      	ldr	r3, [pc, #116]	; (800f2d0 <__pow5mult+0xac>)
 800f25a:	481e      	ldr	r0, [pc, #120]	; (800f2d4 <__pow5mult+0xb0>)
 800f25c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f260:	f000 fc0e 	bl	800fa80 <__assert_func>
 800f264:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f268:	6004      	str	r4, [r0, #0]
 800f26a:	60c4      	str	r4, [r0, #12]
 800f26c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f270:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f274:	b94c      	cbnz	r4, 800f28a <__pow5mult+0x66>
 800f276:	f240 2171 	movw	r1, #625	; 0x271
 800f27a:	4630      	mov	r0, r6
 800f27c:	f7ff ff12 	bl	800f0a4 <__i2b>
 800f280:	2300      	movs	r3, #0
 800f282:	f8c8 0008 	str.w	r0, [r8, #8]
 800f286:	4604      	mov	r4, r0
 800f288:	6003      	str	r3, [r0, #0]
 800f28a:	f04f 0900 	mov.w	r9, #0
 800f28e:	07eb      	lsls	r3, r5, #31
 800f290:	d50a      	bpl.n	800f2a8 <__pow5mult+0x84>
 800f292:	4639      	mov	r1, r7
 800f294:	4622      	mov	r2, r4
 800f296:	4630      	mov	r0, r6
 800f298:	f7ff ff1a 	bl	800f0d0 <__multiply>
 800f29c:	4639      	mov	r1, r7
 800f29e:	4680      	mov	r8, r0
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	f7ff fe47 	bl	800ef34 <_Bfree>
 800f2a6:	4647      	mov	r7, r8
 800f2a8:	106d      	asrs	r5, r5, #1
 800f2aa:	d00b      	beq.n	800f2c4 <__pow5mult+0xa0>
 800f2ac:	6820      	ldr	r0, [r4, #0]
 800f2ae:	b938      	cbnz	r0, 800f2c0 <__pow5mult+0x9c>
 800f2b0:	4622      	mov	r2, r4
 800f2b2:	4621      	mov	r1, r4
 800f2b4:	4630      	mov	r0, r6
 800f2b6:	f7ff ff0b 	bl	800f0d0 <__multiply>
 800f2ba:	6020      	str	r0, [r4, #0]
 800f2bc:	f8c0 9000 	str.w	r9, [r0]
 800f2c0:	4604      	mov	r4, r0
 800f2c2:	e7e4      	b.n	800f28e <__pow5mult+0x6a>
 800f2c4:	4638      	mov	r0, r7
 800f2c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2ca:	bf00      	nop
 800f2cc:	080123f8 	.word	0x080123f8
 800f2d0:	08012229 	.word	0x08012229
 800f2d4:	080122ac 	.word	0x080122ac

0800f2d8 <__lshift>:
 800f2d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2dc:	460c      	mov	r4, r1
 800f2de:	6849      	ldr	r1, [r1, #4]
 800f2e0:	6923      	ldr	r3, [r4, #16]
 800f2e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f2e6:	68a3      	ldr	r3, [r4, #8]
 800f2e8:	4607      	mov	r7, r0
 800f2ea:	4691      	mov	r9, r2
 800f2ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f2f0:	f108 0601 	add.w	r6, r8, #1
 800f2f4:	42b3      	cmp	r3, r6
 800f2f6:	db0b      	blt.n	800f310 <__lshift+0x38>
 800f2f8:	4638      	mov	r0, r7
 800f2fa:	f7ff fddb 	bl	800eeb4 <_Balloc>
 800f2fe:	4605      	mov	r5, r0
 800f300:	b948      	cbnz	r0, 800f316 <__lshift+0x3e>
 800f302:	4602      	mov	r2, r0
 800f304:	4b2a      	ldr	r3, [pc, #168]	; (800f3b0 <__lshift+0xd8>)
 800f306:	482b      	ldr	r0, [pc, #172]	; (800f3b4 <__lshift+0xdc>)
 800f308:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f30c:	f000 fbb8 	bl	800fa80 <__assert_func>
 800f310:	3101      	adds	r1, #1
 800f312:	005b      	lsls	r3, r3, #1
 800f314:	e7ee      	b.n	800f2f4 <__lshift+0x1c>
 800f316:	2300      	movs	r3, #0
 800f318:	f100 0114 	add.w	r1, r0, #20
 800f31c:	f100 0210 	add.w	r2, r0, #16
 800f320:	4618      	mov	r0, r3
 800f322:	4553      	cmp	r3, sl
 800f324:	db37      	blt.n	800f396 <__lshift+0xbe>
 800f326:	6920      	ldr	r0, [r4, #16]
 800f328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f32c:	f104 0314 	add.w	r3, r4, #20
 800f330:	f019 091f 	ands.w	r9, r9, #31
 800f334:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f338:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f33c:	d02f      	beq.n	800f39e <__lshift+0xc6>
 800f33e:	f1c9 0e20 	rsb	lr, r9, #32
 800f342:	468a      	mov	sl, r1
 800f344:	f04f 0c00 	mov.w	ip, #0
 800f348:	681a      	ldr	r2, [r3, #0]
 800f34a:	fa02 f209 	lsl.w	r2, r2, r9
 800f34e:	ea42 020c 	orr.w	r2, r2, ip
 800f352:	f84a 2b04 	str.w	r2, [sl], #4
 800f356:	f853 2b04 	ldr.w	r2, [r3], #4
 800f35a:	4298      	cmp	r0, r3
 800f35c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f360:	d8f2      	bhi.n	800f348 <__lshift+0x70>
 800f362:	1b03      	subs	r3, r0, r4
 800f364:	3b15      	subs	r3, #21
 800f366:	f023 0303 	bic.w	r3, r3, #3
 800f36a:	3304      	adds	r3, #4
 800f36c:	f104 0215 	add.w	r2, r4, #21
 800f370:	4290      	cmp	r0, r2
 800f372:	bf38      	it	cc
 800f374:	2304      	movcc	r3, #4
 800f376:	f841 c003 	str.w	ip, [r1, r3]
 800f37a:	f1bc 0f00 	cmp.w	ip, #0
 800f37e:	d001      	beq.n	800f384 <__lshift+0xac>
 800f380:	f108 0602 	add.w	r6, r8, #2
 800f384:	3e01      	subs	r6, #1
 800f386:	4638      	mov	r0, r7
 800f388:	612e      	str	r6, [r5, #16]
 800f38a:	4621      	mov	r1, r4
 800f38c:	f7ff fdd2 	bl	800ef34 <_Bfree>
 800f390:	4628      	mov	r0, r5
 800f392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f396:	f842 0f04 	str.w	r0, [r2, #4]!
 800f39a:	3301      	adds	r3, #1
 800f39c:	e7c1      	b.n	800f322 <__lshift+0x4a>
 800f39e:	3904      	subs	r1, #4
 800f3a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3a8:	4298      	cmp	r0, r3
 800f3aa:	d8f9      	bhi.n	800f3a0 <__lshift+0xc8>
 800f3ac:	e7ea      	b.n	800f384 <__lshift+0xac>
 800f3ae:	bf00      	nop
 800f3b0:	0801229b 	.word	0x0801229b
 800f3b4:	080122ac 	.word	0x080122ac

0800f3b8 <__mcmp>:
 800f3b8:	b530      	push	{r4, r5, lr}
 800f3ba:	6902      	ldr	r2, [r0, #16]
 800f3bc:	690c      	ldr	r4, [r1, #16]
 800f3be:	1b12      	subs	r2, r2, r4
 800f3c0:	d10e      	bne.n	800f3e0 <__mcmp+0x28>
 800f3c2:	f100 0314 	add.w	r3, r0, #20
 800f3c6:	3114      	adds	r1, #20
 800f3c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f3cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f3d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f3d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f3d8:	42a5      	cmp	r5, r4
 800f3da:	d003      	beq.n	800f3e4 <__mcmp+0x2c>
 800f3dc:	d305      	bcc.n	800f3ea <__mcmp+0x32>
 800f3de:	2201      	movs	r2, #1
 800f3e0:	4610      	mov	r0, r2
 800f3e2:	bd30      	pop	{r4, r5, pc}
 800f3e4:	4283      	cmp	r3, r0
 800f3e6:	d3f3      	bcc.n	800f3d0 <__mcmp+0x18>
 800f3e8:	e7fa      	b.n	800f3e0 <__mcmp+0x28>
 800f3ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f3ee:	e7f7      	b.n	800f3e0 <__mcmp+0x28>

0800f3f0 <__mdiff>:
 800f3f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3f4:	460c      	mov	r4, r1
 800f3f6:	4606      	mov	r6, r0
 800f3f8:	4611      	mov	r1, r2
 800f3fa:	4620      	mov	r0, r4
 800f3fc:	4690      	mov	r8, r2
 800f3fe:	f7ff ffdb 	bl	800f3b8 <__mcmp>
 800f402:	1e05      	subs	r5, r0, #0
 800f404:	d110      	bne.n	800f428 <__mdiff+0x38>
 800f406:	4629      	mov	r1, r5
 800f408:	4630      	mov	r0, r6
 800f40a:	f7ff fd53 	bl	800eeb4 <_Balloc>
 800f40e:	b930      	cbnz	r0, 800f41e <__mdiff+0x2e>
 800f410:	4b3a      	ldr	r3, [pc, #232]	; (800f4fc <__mdiff+0x10c>)
 800f412:	4602      	mov	r2, r0
 800f414:	f240 2132 	movw	r1, #562	; 0x232
 800f418:	4839      	ldr	r0, [pc, #228]	; (800f500 <__mdiff+0x110>)
 800f41a:	f000 fb31 	bl	800fa80 <__assert_func>
 800f41e:	2301      	movs	r3, #1
 800f420:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f424:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f428:	bfa4      	itt	ge
 800f42a:	4643      	movge	r3, r8
 800f42c:	46a0      	movge	r8, r4
 800f42e:	4630      	mov	r0, r6
 800f430:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f434:	bfa6      	itte	ge
 800f436:	461c      	movge	r4, r3
 800f438:	2500      	movge	r5, #0
 800f43a:	2501      	movlt	r5, #1
 800f43c:	f7ff fd3a 	bl	800eeb4 <_Balloc>
 800f440:	b920      	cbnz	r0, 800f44c <__mdiff+0x5c>
 800f442:	4b2e      	ldr	r3, [pc, #184]	; (800f4fc <__mdiff+0x10c>)
 800f444:	4602      	mov	r2, r0
 800f446:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f44a:	e7e5      	b.n	800f418 <__mdiff+0x28>
 800f44c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f450:	6926      	ldr	r6, [r4, #16]
 800f452:	60c5      	str	r5, [r0, #12]
 800f454:	f104 0914 	add.w	r9, r4, #20
 800f458:	f108 0514 	add.w	r5, r8, #20
 800f45c:	f100 0e14 	add.w	lr, r0, #20
 800f460:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f464:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f468:	f108 0210 	add.w	r2, r8, #16
 800f46c:	46f2      	mov	sl, lr
 800f46e:	2100      	movs	r1, #0
 800f470:	f859 3b04 	ldr.w	r3, [r9], #4
 800f474:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f478:	fa1f f883 	uxth.w	r8, r3
 800f47c:	fa11 f18b 	uxtah	r1, r1, fp
 800f480:	0c1b      	lsrs	r3, r3, #16
 800f482:	eba1 0808 	sub.w	r8, r1, r8
 800f486:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f48a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f48e:	fa1f f888 	uxth.w	r8, r8
 800f492:	1419      	asrs	r1, r3, #16
 800f494:	454e      	cmp	r6, r9
 800f496:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f49a:	f84a 3b04 	str.w	r3, [sl], #4
 800f49e:	d8e7      	bhi.n	800f470 <__mdiff+0x80>
 800f4a0:	1b33      	subs	r3, r6, r4
 800f4a2:	3b15      	subs	r3, #21
 800f4a4:	f023 0303 	bic.w	r3, r3, #3
 800f4a8:	3304      	adds	r3, #4
 800f4aa:	3415      	adds	r4, #21
 800f4ac:	42a6      	cmp	r6, r4
 800f4ae:	bf38      	it	cc
 800f4b0:	2304      	movcc	r3, #4
 800f4b2:	441d      	add	r5, r3
 800f4b4:	4473      	add	r3, lr
 800f4b6:	469e      	mov	lr, r3
 800f4b8:	462e      	mov	r6, r5
 800f4ba:	4566      	cmp	r6, ip
 800f4bc:	d30e      	bcc.n	800f4dc <__mdiff+0xec>
 800f4be:	f10c 0203 	add.w	r2, ip, #3
 800f4c2:	1b52      	subs	r2, r2, r5
 800f4c4:	f022 0203 	bic.w	r2, r2, #3
 800f4c8:	3d03      	subs	r5, #3
 800f4ca:	45ac      	cmp	ip, r5
 800f4cc:	bf38      	it	cc
 800f4ce:	2200      	movcc	r2, #0
 800f4d0:	441a      	add	r2, r3
 800f4d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f4d6:	b17b      	cbz	r3, 800f4f8 <__mdiff+0x108>
 800f4d8:	6107      	str	r7, [r0, #16]
 800f4da:	e7a3      	b.n	800f424 <__mdiff+0x34>
 800f4dc:	f856 8b04 	ldr.w	r8, [r6], #4
 800f4e0:	fa11 f288 	uxtah	r2, r1, r8
 800f4e4:	1414      	asrs	r4, r2, #16
 800f4e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f4ea:	b292      	uxth	r2, r2
 800f4ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f4f0:	f84e 2b04 	str.w	r2, [lr], #4
 800f4f4:	1421      	asrs	r1, r4, #16
 800f4f6:	e7e0      	b.n	800f4ba <__mdiff+0xca>
 800f4f8:	3f01      	subs	r7, #1
 800f4fa:	e7ea      	b.n	800f4d2 <__mdiff+0xe2>
 800f4fc:	0801229b 	.word	0x0801229b
 800f500:	080122ac 	.word	0x080122ac

0800f504 <__d2b>:
 800f504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f508:	4689      	mov	r9, r1
 800f50a:	2101      	movs	r1, #1
 800f50c:	ec57 6b10 	vmov	r6, r7, d0
 800f510:	4690      	mov	r8, r2
 800f512:	f7ff fccf 	bl	800eeb4 <_Balloc>
 800f516:	4604      	mov	r4, r0
 800f518:	b930      	cbnz	r0, 800f528 <__d2b+0x24>
 800f51a:	4602      	mov	r2, r0
 800f51c:	4b25      	ldr	r3, [pc, #148]	; (800f5b4 <__d2b+0xb0>)
 800f51e:	4826      	ldr	r0, [pc, #152]	; (800f5b8 <__d2b+0xb4>)
 800f520:	f240 310a 	movw	r1, #778	; 0x30a
 800f524:	f000 faac 	bl	800fa80 <__assert_func>
 800f528:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f52c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f530:	bb35      	cbnz	r5, 800f580 <__d2b+0x7c>
 800f532:	2e00      	cmp	r6, #0
 800f534:	9301      	str	r3, [sp, #4]
 800f536:	d028      	beq.n	800f58a <__d2b+0x86>
 800f538:	4668      	mov	r0, sp
 800f53a:	9600      	str	r6, [sp, #0]
 800f53c:	f7ff fd82 	bl	800f044 <__lo0bits>
 800f540:	9900      	ldr	r1, [sp, #0]
 800f542:	b300      	cbz	r0, 800f586 <__d2b+0x82>
 800f544:	9a01      	ldr	r2, [sp, #4]
 800f546:	f1c0 0320 	rsb	r3, r0, #32
 800f54a:	fa02 f303 	lsl.w	r3, r2, r3
 800f54e:	430b      	orrs	r3, r1
 800f550:	40c2      	lsrs	r2, r0
 800f552:	6163      	str	r3, [r4, #20]
 800f554:	9201      	str	r2, [sp, #4]
 800f556:	9b01      	ldr	r3, [sp, #4]
 800f558:	61a3      	str	r3, [r4, #24]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	bf14      	ite	ne
 800f55e:	2202      	movne	r2, #2
 800f560:	2201      	moveq	r2, #1
 800f562:	6122      	str	r2, [r4, #16]
 800f564:	b1d5      	cbz	r5, 800f59c <__d2b+0x98>
 800f566:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f56a:	4405      	add	r5, r0
 800f56c:	f8c9 5000 	str.w	r5, [r9]
 800f570:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f574:	f8c8 0000 	str.w	r0, [r8]
 800f578:	4620      	mov	r0, r4
 800f57a:	b003      	add	sp, #12
 800f57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f584:	e7d5      	b.n	800f532 <__d2b+0x2e>
 800f586:	6161      	str	r1, [r4, #20]
 800f588:	e7e5      	b.n	800f556 <__d2b+0x52>
 800f58a:	a801      	add	r0, sp, #4
 800f58c:	f7ff fd5a 	bl	800f044 <__lo0bits>
 800f590:	9b01      	ldr	r3, [sp, #4]
 800f592:	6163      	str	r3, [r4, #20]
 800f594:	2201      	movs	r2, #1
 800f596:	6122      	str	r2, [r4, #16]
 800f598:	3020      	adds	r0, #32
 800f59a:	e7e3      	b.n	800f564 <__d2b+0x60>
 800f59c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f5a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f5a4:	f8c9 0000 	str.w	r0, [r9]
 800f5a8:	6918      	ldr	r0, [r3, #16]
 800f5aa:	f7ff fd2b 	bl	800f004 <__hi0bits>
 800f5ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f5b2:	e7df      	b.n	800f574 <__d2b+0x70>
 800f5b4:	0801229b 	.word	0x0801229b
 800f5b8:	080122ac 	.word	0x080122ac

0800f5bc <_calloc_r>:
 800f5bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5be:	fba1 2402 	umull	r2, r4, r1, r2
 800f5c2:	b94c      	cbnz	r4, 800f5d8 <_calloc_r+0x1c>
 800f5c4:	4611      	mov	r1, r2
 800f5c6:	9201      	str	r2, [sp, #4]
 800f5c8:	f000 f87a 	bl	800f6c0 <_malloc_r>
 800f5cc:	9a01      	ldr	r2, [sp, #4]
 800f5ce:	4605      	mov	r5, r0
 800f5d0:	b930      	cbnz	r0, 800f5e0 <_calloc_r+0x24>
 800f5d2:	4628      	mov	r0, r5
 800f5d4:	b003      	add	sp, #12
 800f5d6:	bd30      	pop	{r4, r5, pc}
 800f5d8:	220c      	movs	r2, #12
 800f5da:	6002      	str	r2, [r0, #0]
 800f5dc:	2500      	movs	r5, #0
 800f5de:	e7f8      	b.n	800f5d2 <_calloc_r+0x16>
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	f7fe f94f 	bl	800d884 <memset>
 800f5e6:	e7f4      	b.n	800f5d2 <_calloc_r+0x16>

0800f5e8 <_free_r>:
 800f5e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5ea:	2900      	cmp	r1, #0
 800f5ec:	d044      	beq.n	800f678 <_free_r+0x90>
 800f5ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5f2:	9001      	str	r0, [sp, #4]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	f1a1 0404 	sub.w	r4, r1, #4
 800f5fa:	bfb8      	it	lt
 800f5fc:	18e4      	addlt	r4, r4, r3
 800f5fe:	f000 fa9b 	bl	800fb38 <__malloc_lock>
 800f602:	4a1e      	ldr	r2, [pc, #120]	; (800f67c <_free_r+0x94>)
 800f604:	9801      	ldr	r0, [sp, #4]
 800f606:	6813      	ldr	r3, [r2, #0]
 800f608:	b933      	cbnz	r3, 800f618 <_free_r+0x30>
 800f60a:	6063      	str	r3, [r4, #4]
 800f60c:	6014      	str	r4, [r2, #0]
 800f60e:	b003      	add	sp, #12
 800f610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f614:	f000 ba96 	b.w	800fb44 <__malloc_unlock>
 800f618:	42a3      	cmp	r3, r4
 800f61a:	d908      	bls.n	800f62e <_free_r+0x46>
 800f61c:	6825      	ldr	r5, [r4, #0]
 800f61e:	1961      	adds	r1, r4, r5
 800f620:	428b      	cmp	r3, r1
 800f622:	bf01      	itttt	eq
 800f624:	6819      	ldreq	r1, [r3, #0]
 800f626:	685b      	ldreq	r3, [r3, #4]
 800f628:	1949      	addeq	r1, r1, r5
 800f62a:	6021      	streq	r1, [r4, #0]
 800f62c:	e7ed      	b.n	800f60a <_free_r+0x22>
 800f62e:	461a      	mov	r2, r3
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	b10b      	cbz	r3, 800f638 <_free_r+0x50>
 800f634:	42a3      	cmp	r3, r4
 800f636:	d9fa      	bls.n	800f62e <_free_r+0x46>
 800f638:	6811      	ldr	r1, [r2, #0]
 800f63a:	1855      	adds	r5, r2, r1
 800f63c:	42a5      	cmp	r5, r4
 800f63e:	d10b      	bne.n	800f658 <_free_r+0x70>
 800f640:	6824      	ldr	r4, [r4, #0]
 800f642:	4421      	add	r1, r4
 800f644:	1854      	adds	r4, r2, r1
 800f646:	42a3      	cmp	r3, r4
 800f648:	6011      	str	r1, [r2, #0]
 800f64a:	d1e0      	bne.n	800f60e <_free_r+0x26>
 800f64c:	681c      	ldr	r4, [r3, #0]
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	6053      	str	r3, [r2, #4]
 800f652:	4421      	add	r1, r4
 800f654:	6011      	str	r1, [r2, #0]
 800f656:	e7da      	b.n	800f60e <_free_r+0x26>
 800f658:	d902      	bls.n	800f660 <_free_r+0x78>
 800f65a:	230c      	movs	r3, #12
 800f65c:	6003      	str	r3, [r0, #0]
 800f65e:	e7d6      	b.n	800f60e <_free_r+0x26>
 800f660:	6825      	ldr	r5, [r4, #0]
 800f662:	1961      	adds	r1, r4, r5
 800f664:	428b      	cmp	r3, r1
 800f666:	bf04      	itt	eq
 800f668:	6819      	ldreq	r1, [r3, #0]
 800f66a:	685b      	ldreq	r3, [r3, #4]
 800f66c:	6063      	str	r3, [r4, #4]
 800f66e:	bf04      	itt	eq
 800f670:	1949      	addeq	r1, r1, r5
 800f672:	6021      	streq	r1, [r4, #0]
 800f674:	6054      	str	r4, [r2, #4]
 800f676:	e7ca      	b.n	800f60e <_free_r+0x26>
 800f678:	b003      	add	sp, #12
 800f67a:	bd30      	pop	{r4, r5, pc}
 800f67c:	200062d4 	.word	0x200062d4

0800f680 <sbrk_aligned>:
 800f680:	b570      	push	{r4, r5, r6, lr}
 800f682:	4e0e      	ldr	r6, [pc, #56]	; (800f6bc <sbrk_aligned+0x3c>)
 800f684:	460c      	mov	r4, r1
 800f686:	6831      	ldr	r1, [r6, #0]
 800f688:	4605      	mov	r5, r0
 800f68a:	b911      	cbnz	r1, 800f692 <sbrk_aligned+0x12>
 800f68c:	f000 f9e8 	bl	800fa60 <_sbrk_r>
 800f690:	6030      	str	r0, [r6, #0]
 800f692:	4621      	mov	r1, r4
 800f694:	4628      	mov	r0, r5
 800f696:	f000 f9e3 	bl	800fa60 <_sbrk_r>
 800f69a:	1c43      	adds	r3, r0, #1
 800f69c:	d00a      	beq.n	800f6b4 <sbrk_aligned+0x34>
 800f69e:	1cc4      	adds	r4, r0, #3
 800f6a0:	f024 0403 	bic.w	r4, r4, #3
 800f6a4:	42a0      	cmp	r0, r4
 800f6a6:	d007      	beq.n	800f6b8 <sbrk_aligned+0x38>
 800f6a8:	1a21      	subs	r1, r4, r0
 800f6aa:	4628      	mov	r0, r5
 800f6ac:	f000 f9d8 	bl	800fa60 <_sbrk_r>
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	d101      	bne.n	800f6b8 <sbrk_aligned+0x38>
 800f6b4:	f04f 34ff 	mov.w	r4, #4294967295
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	bd70      	pop	{r4, r5, r6, pc}
 800f6bc:	200062d8 	.word	0x200062d8

0800f6c0 <_malloc_r>:
 800f6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c4:	1ccd      	adds	r5, r1, #3
 800f6c6:	f025 0503 	bic.w	r5, r5, #3
 800f6ca:	3508      	adds	r5, #8
 800f6cc:	2d0c      	cmp	r5, #12
 800f6ce:	bf38      	it	cc
 800f6d0:	250c      	movcc	r5, #12
 800f6d2:	2d00      	cmp	r5, #0
 800f6d4:	4607      	mov	r7, r0
 800f6d6:	db01      	blt.n	800f6dc <_malloc_r+0x1c>
 800f6d8:	42a9      	cmp	r1, r5
 800f6da:	d905      	bls.n	800f6e8 <_malloc_r+0x28>
 800f6dc:	230c      	movs	r3, #12
 800f6de:	603b      	str	r3, [r7, #0]
 800f6e0:	2600      	movs	r6, #0
 800f6e2:	4630      	mov	r0, r6
 800f6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6e8:	4e2e      	ldr	r6, [pc, #184]	; (800f7a4 <_malloc_r+0xe4>)
 800f6ea:	f000 fa25 	bl	800fb38 <__malloc_lock>
 800f6ee:	6833      	ldr	r3, [r6, #0]
 800f6f0:	461c      	mov	r4, r3
 800f6f2:	bb34      	cbnz	r4, 800f742 <_malloc_r+0x82>
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	4638      	mov	r0, r7
 800f6f8:	f7ff ffc2 	bl	800f680 <sbrk_aligned>
 800f6fc:	1c43      	adds	r3, r0, #1
 800f6fe:	4604      	mov	r4, r0
 800f700:	d14d      	bne.n	800f79e <_malloc_r+0xde>
 800f702:	6834      	ldr	r4, [r6, #0]
 800f704:	4626      	mov	r6, r4
 800f706:	2e00      	cmp	r6, #0
 800f708:	d140      	bne.n	800f78c <_malloc_r+0xcc>
 800f70a:	6823      	ldr	r3, [r4, #0]
 800f70c:	4631      	mov	r1, r6
 800f70e:	4638      	mov	r0, r7
 800f710:	eb04 0803 	add.w	r8, r4, r3
 800f714:	f000 f9a4 	bl	800fa60 <_sbrk_r>
 800f718:	4580      	cmp	r8, r0
 800f71a:	d13a      	bne.n	800f792 <_malloc_r+0xd2>
 800f71c:	6821      	ldr	r1, [r4, #0]
 800f71e:	3503      	adds	r5, #3
 800f720:	1a6d      	subs	r5, r5, r1
 800f722:	f025 0503 	bic.w	r5, r5, #3
 800f726:	3508      	adds	r5, #8
 800f728:	2d0c      	cmp	r5, #12
 800f72a:	bf38      	it	cc
 800f72c:	250c      	movcc	r5, #12
 800f72e:	4629      	mov	r1, r5
 800f730:	4638      	mov	r0, r7
 800f732:	f7ff ffa5 	bl	800f680 <sbrk_aligned>
 800f736:	3001      	adds	r0, #1
 800f738:	d02b      	beq.n	800f792 <_malloc_r+0xd2>
 800f73a:	6823      	ldr	r3, [r4, #0]
 800f73c:	442b      	add	r3, r5
 800f73e:	6023      	str	r3, [r4, #0]
 800f740:	e00e      	b.n	800f760 <_malloc_r+0xa0>
 800f742:	6822      	ldr	r2, [r4, #0]
 800f744:	1b52      	subs	r2, r2, r5
 800f746:	d41e      	bmi.n	800f786 <_malloc_r+0xc6>
 800f748:	2a0b      	cmp	r2, #11
 800f74a:	d916      	bls.n	800f77a <_malloc_r+0xba>
 800f74c:	1961      	adds	r1, r4, r5
 800f74e:	42a3      	cmp	r3, r4
 800f750:	6025      	str	r5, [r4, #0]
 800f752:	bf18      	it	ne
 800f754:	6059      	strne	r1, [r3, #4]
 800f756:	6863      	ldr	r3, [r4, #4]
 800f758:	bf08      	it	eq
 800f75a:	6031      	streq	r1, [r6, #0]
 800f75c:	5162      	str	r2, [r4, r5]
 800f75e:	604b      	str	r3, [r1, #4]
 800f760:	4638      	mov	r0, r7
 800f762:	f104 060b 	add.w	r6, r4, #11
 800f766:	f000 f9ed 	bl	800fb44 <__malloc_unlock>
 800f76a:	f026 0607 	bic.w	r6, r6, #7
 800f76e:	1d23      	adds	r3, r4, #4
 800f770:	1af2      	subs	r2, r6, r3
 800f772:	d0b6      	beq.n	800f6e2 <_malloc_r+0x22>
 800f774:	1b9b      	subs	r3, r3, r6
 800f776:	50a3      	str	r3, [r4, r2]
 800f778:	e7b3      	b.n	800f6e2 <_malloc_r+0x22>
 800f77a:	6862      	ldr	r2, [r4, #4]
 800f77c:	42a3      	cmp	r3, r4
 800f77e:	bf0c      	ite	eq
 800f780:	6032      	streq	r2, [r6, #0]
 800f782:	605a      	strne	r2, [r3, #4]
 800f784:	e7ec      	b.n	800f760 <_malloc_r+0xa0>
 800f786:	4623      	mov	r3, r4
 800f788:	6864      	ldr	r4, [r4, #4]
 800f78a:	e7b2      	b.n	800f6f2 <_malloc_r+0x32>
 800f78c:	4634      	mov	r4, r6
 800f78e:	6876      	ldr	r6, [r6, #4]
 800f790:	e7b9      	b.n	800f706 <_malloc_r+0x46>
 800f792:	230c      	movs	r3, #12
 800f794:	603b      	str	r3, [r7, #0]
 800f796:	4638      	mov	r0, r7
 800f798:	f000 f9d4 	bl	800fb44 <__malloc_unlock>
 800f79c:	e7a1      	b.n	800f6e2 <_malloc_r+0x22>
 800f79e:	6025      	str	r5, [r4, #0]
 800f7a0:	e7de      	b.n	800f760 <_malloc_r+0xa0>
 800f7a2:	bf00      	nop
 800f7a4:	200062d4 	.word	0x200062d4

0800f7a8 <__ssputs_r>:
 800f7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7ac:	688e      	ldr	r6, [r1, #8]
 800f7ae:	429e      	cmp	r6, r3
 800f7b0:	4682      	mov	sl, r0
 800f7b2:	460c      	mov	r4, r1
 800f7b4:	4690      	mov	r8, r2
 800f7b6:	461f      	mov	r7, r3
 800f7b8:	d838      	bhi.n	800f82c <__ssputs_r+0x84>
 800f7ba:	898a      	ldrh	r2, [r1, #12]
 800f7bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f7c0:	d032      	beq.n	800f828 <__ssputs_r+0x80>
 800f7c2:	6825      	ldr	r5, [r4, #0]
 800f7c4:	6909      	ldr	r1, [r1, #16]
 800f7c6:	eba5 0901 	sub.w	r9, r5, r1
 800f7ca:	6965      	ldr	r5, [r4, #20]
 800f7cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f7d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f7d4:	3301      	adds	r3, #1
 800f7d6:	444b      	add	r3, r9
 800f7d8:	106d      	asrs	r5, r5, #1
 800f7da:	429d      	cmp	r5, r3
 800f7dc:	bf38      	it	cc
 800f7de:	461d      	movcc	r5, r3
 800f7e0:	0553      	lsls	r3, r2, #21
 800f7e2:	d531      	bpl.n	800f848 <__ssputs_r+0xa0>
 800f7e4:	4629      	mov	r1, r5
 800f7e6:	f7ff ff6b 	bl	800f6c0 <_malloc_r>
 800f7ea:	4606      	mov	r6, r0
 800f7ec:	b950      	cbnz	r0, 800f804 <__ssputs_r+0x5c>
 800f7ee:	230c      	movs	r3, #12
 800f7f0:	f8ca 3000 	str.w	r3, [sl]
 800f7f4:	89a3      	ldrh	r3, [r4, #12]
 800f7f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7fa:	81a3      	strh	r3, [r4, #12]
 800f7fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f804:	6921      	ldr	r1, [r4, #16]
 800f806:	464a      	mov	r2, r9
 800f808:	f7fe f82e 	bl	800d868 <memcpy>
 800f80c:	89a3      	ldrh	r3, [r4, #12]
 800f80e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f816:	81a3      	strh	r3, [r4, #12]
 800f818:	6126      	str	r6, [r4, #16]
 800f81a:	6165      	str	r5, [r4, #20]
 800f81c:	444e      	add	r6, r9
 800f81e:	eba5 0509 	sub.w	r5, r5, r9
 800f822:	6026      	str	r6, [r4, #0]
 800f824:	60a5      	str	r5, [r4, #8]
 800f826:	463e      	mov	r6, r7
 800f828:	42be      	cmp	r6, r7
 800f82a:	d900      	bls.n	800f82e <__ssputs_r+0x86>
 800f82c:	463e      	mov	r6, r7
 800f82e:	6820      	ldr	r0, [r4, #0]
 800f830:	4632      	mov	r2, r6
 800f832:	4641      	mov	r1, r8
 800f834:	f000 f966 	bl	800fb04 <memmove>
 800f838:	68a3      	ldr	r3, [r4, #8]
 800f83a:	1b9b      	subs	r3, r3, r6
 800f83c:	60a3      	str	r3, [r4, #8]
 800f83e:	6823      	ldr	r3, [r4, #0]
 800f840:	4433      	add	r3, r6
 800f842:	6023      	str	r3, [r4, #0]
 800f844:	2000      	movs	r0, #0
 800f846:	e7db      	b.n	800f800 <__ssputs_r+0x58>
 800f848:	462a      	mov	r2, r5
 800f84a:	f000 f981 	bl	800fb50 <_realloc_r>
 800f84e:	4606      	mov	r6, r0
 800f850:	2800      	cmp	r0, #0
 800f852:	d1e1      	bne.n	800f818 <__ssputs_r+0x70>
 800f854:	6921      	ldr	r1, [r4, #16]
 800f856:	4650      	mov	r0, sl
 800f858:	f7ff fec6 	bl	800f5e8 <_free_r>
 800f85c:	e7c7      	b.n	800f7ee <__ssputs_r+0x46>
	...

0800f860 <_svfiprintf_r>:
 800f860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f864:	4698      	mov	r8, r3
 800f866:	898b      	ldrh	r3, [r1, #12]
 800f868:	061b      	lsls	r3, r3, #24
 800f86a:	b09d      	sub	sp, #116	; 0x74
 800f86c:	4607      	mov	r7, r0
 800f86e:	460d      	mov	r5, r1
 800f870:	4614      	mov	r4, r2
 800f872:	d50e      	bpl.n	800f892 <_svfiprintf_r+0x32>
 800f874:	690b      	ldr	r3, [r1, #16]
 800f876:	b963      	cbnz	r3, 800f892 <_svfiprintf_r+0x32>
 800f878:	2140      	movs	r1, #64	; 0x40
 800f87a:	f7ff ff21 	bl	800f6c0 <_malloc_r>
 800f87e:	6028      	str	r0, [r5, #0]
 800f880:	6128      	str	r0, [r5, #16]
 800f882:	b920      	cbnz	r0, 800f88e <_svfiprintf_r+0x2e>
 800f884:	230c      	movs	r3, #12
 800f886:	603b      	str	r3, [r7, #0]
 800f888:	f04f 30ff 	mov.w	r0, #4294967295
 800f88c:	e0d1      	b.n	800fa32 <_svfiprintf_r+0x1d2>
 800f88e:	2340      	movs	r3, #64	; 0x40
 800f890:	616b      	str	r3, [r5, #20]
 800f892:	2300      	movs	r3, #0
 800f894:	9309      	str	r3, [sp, #36]	; 0x24
 800f896:	2320      	movs	r3, #32
 800f898:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f89c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f8a0:	2330      	movs	r3, #48	; 0x30
 800f8a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fa4c <_svfiprintf_r+0x1ec>
 800f8a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f8aa:	f04f 0901 	mov.w	r9, #1
 800f8ae:	4623      	mov	r3, r4
 800f8b0:	469a      	mov	sl, r3
 800f8b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f8b6:	b10a      	cbz	r2, 800f8bc <_svfiprintf_r+0x5c>
 800f8b8:	2a25      	cmp	r2, #37	; 0x25
 800f8ba:	d1f9      	bne.n	800f8b0 <_svfiprintf_r+0x50>
 800f8bc:	ebba 0b04 	subs.w	fp, sl, r4
 800f8c0:	d00b      	beq.n	800f8da <_svfiprintf_r+0x7a>
 800f8c2:	465b      	mov	r3, fp
 800f8c4:	4622      	mov	r2, r4
 800f8c6:	4629      	mov	r1, r5
 800f8c8:	4638      	mov	r0, r7
 800f8ca:	f7ff ff6d 	bl	800f7a8 <__ssputs_r>
 800f8ce:	3001      	adds	r0, #1
 800f8d0:	f000 80aa 	beq.w	800fa28 <_svfiprintf_r+0x1c8>
 800f8d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f8d6:	445a      	add	r2, fp
 800f8d8:	9209      	str	r2, [sp, #36]	; 0x24
 800f8da:	f89a 3000 	ldrb.w	r3, [sl]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f000 80a2 	beq.w	800fa28 <_svfiprintf_r+0x1c8>
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f8ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f8ee:	f10a 0a01 	add.w	sl, sl, #1
 800f8f2:	9304      	str	r3, [sp, #16]
 800f8f4:	9307      	str	r3, [sp, #28]
 800f8f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f8fa:	931a      	str	r3, [sp, #104]	; 0x68
 800f8fc:	4654      	mov	r4, sl
 800f8fe:	2205      	movs	r2, #5
 800f900:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f904:	4851      	ldr	r0, [pc, #324]	; (800fa4c <_svfiprintf_r+0x1ec>)
 800f906:	f7f0 fc7b 	bl	8000200 <memchr>
 800f90a:	9a04      	ldr	r2, [sp, #16]
 800f90c:	b9d8      	cbnz	r0, 800f946 <_svfiprintf_r+0xe6>
 800f90e:	06d0      	lsls	r0, r2, #27
 800f910:	bf44      	itt	mi
 800f912:	2320      	movmi	r3, #32
 800f914:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f918:	0711      	lsls	r1, r2, #28
 800f91a:	bf44      	itt	mi
 800f91c:	232b      	movmi	r3, #43	; 0x2b
 800f91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f922:	f89a 3000 	ldrb.w	r3, [sl]
 800f926:	2b2a      	cmp	r3, #42	; 0x2a
 800f928:	d015      	beq.n	800f956 <_svfiprintf_r+0xf6>
 800f92a:	9a07      	ldr	r2, [sp, #28]
 800f92c:	4654      	mov	r4, sl
 800f92e:	2000      	movs	r0, #0
 800f930:	f04f 0c0a 	mov.w	ip, #10
 800f934:	4621      	mov	r1, r4
 800f936:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f93a:	3b30      	subs	r3, #48	; 0x30
 800f93c:	2b09      	cmp	r3, #9
 800f93e:	d94e      	bls.n	800f9de <_svfiprintf_r+0x17e>
 800f940:	b1b0      	cbz	r0, 800f970 <_svfiprintf_r+0x110>
 800f942:	9207      	str	r2, [sp, #28]
 800f944:	e014      	b.n	800f970 <_svfiprintf_r+0x110>
 800f946:	eba0 0308 	sub.w	r3, r0, r8
 800f94a:	fa09 f303 	lsl.w	r3, r9, r3
 800f94e:	4313      	orrs	r3, r2
 800f950:	9304      	str	r3, [sp, #16]
 800f952:	46a2      	mov	sl, r4
 800f954:	e7d2      	b.n	800f8fc <_svfiprintf_r+0x9c>
 800f956:	9b03      	ldr	r3, [sp, #12]
 800f958:	1d19      	adds	r1, r3, #4
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	9103      	str	r1, [sp, #12]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	bfbb      	ittet	lt
 800f962:	425b      	neglt	r3, r3
 800f964:	f042 0202 	orrlt.w	r2, r2, #2
 800f968:	9307      	strge	r3, [sp, #28]
 800f96a:	9307      	strlt	r3, [sp, #28]
 800f96c:	bfb8      	it	lt
 800f96e:	9204      	strlt	r2, [sp, #16]
 800f970:	7823      	ldrb	r3, [r4, #0]
 800f972:	2b2e      	cmp	r3, #46	; 0x2e
 800f974:	d10c      	bne.n	800f990 <_svfiprintf_r+0x130>
 800f976:	7863      	ldrb	r3, [r4, #1]
 800f978:	2b2a      	cmp	r3, #42	; 0x2a
 800f97a:	d135      	bne.n	800f9e8 <_svfiprintf_r+0x188>
 800f97c:	9b03      	ldr	r3, [sp, #12]
 800f97e:	1d1a      	adds	r2, r3, #4
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	9203      	str	r2, [sp, #12]
 800f984:	2b00      	cmp	r3, #0
 800f986:	bfb8      	it	lt
 800f988:	f04f 33ff 	movlt.w	r3, #4294967295
 800f98c:	3402      	adds	r4, #2
 800f98e:	9305      	str	r3, [sp, #20]
 800f990:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fa5c <_svfiprintf_r+0x1fc>
 800f994:	7821      	ldrb	r1, [r4, #0]
 800f996:	2203      	movs	r2, #3
 800f998:	4650      	mov	r0, sl
 800f99a:	f7f0 fc31 	bl	8000200 <memchr>
 800f99e:	b140      	cbz	r0, 800f9b2 <_svfiprintf_r+0x152>
 800f9a0:	2340      	movs	r3, #64	; 0x40
 800f9a2:	eba0 000a 	sub.w	r0, r0, sl
 800f9a6:	fa03 f000 	lsl.w	r0, r3, r0
 800f9aa:	9b04      	ldr	r3, [sp, #16]
 800f9ac:	4303      	orrs	r3, r0
 800f9ae:	3401      	adds	r4, #1
 800f9b0:	9304      	str	r3, [sp, #16]
 800f9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9b6:	4826      	ldr	r0, [pc, #152]	; (800fa50 <_svfiprintf_r+0x1f0>)
 800f9b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f9bc:	2206      	movs	r2, #6
 800f9be:	f7f0 fc1f 	bl	8000200 <memchr>
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d038      	beq.n	800fa38 <_svfiprintf_r+0x1d8>
 800f9c6:	4b23      	ldr	r3, [pc, #140]	; (800fa54 <_svfiprintf_r+0x1f4>)
 800f9c8:	bb1b      	cbnz	r3, 800fa12 <_svfiprintf_r+0x1b2>
 800f9ca:	9b03      	ldr	r3, [sp, #12]
 800f9cc:	3307      	adds	r3, #7
 800f9ce:	f023 0307 	bic.w	r3, r3, #7
 800f9d2:	3308      	adds	r3, #8
 800f9d4:	9303      	str	r3, [sp, #12]
 800f9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d8:	4433      	add	r3, r6
 800f9da:	9309      	str	r3, [sp, #36]	; 0x24
 800f9dc:	e767      	b.n	800f8ae <_svfiprintf_r+0x4e>
 800f9de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f9e2:	460c      	mov	r4, r1
 800f9e4:	2001      	movs	r0, #1
 800f9e6:	e7a5      	b.n	800f934 <_svfiprintf_r+0xd4>
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	3401      	adds	r4, #1
 800f9ec:	9305      	str	r3, [sp, #20]
 800f9ee:	4619      	mov	r1, r3
 800f9f0:	f04f 0c0a 	mov.w	ip, #10
 800f9f4:	4620      	mov	r0, r4
 800f9f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9fa:	3a30      	subs	r2, #48	; 0x30
 800f9fc:	2a09      	cmp	r2, #9
 800f9fe:	d903      	bls.n	800fa08 <_svfiprintf_r+0x1a8>
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d0c5      	beq.n	800f990 <_svfiprintf_r+0x130>
 800fa04:	9105      	str	r1, [sp, #20]
 800fa06:	e7c3      	b.n	800f990 <_svfiprintf_r+0x130>
 800fa08:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa0c:	4604      	mov	r4, r0
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e7f0      	b.n	800f9f4 <_svfiprintf_r+0x194>
 800fa12:	ab03      	add	r3, sp, #12
 800fa14:	9300      	str	r3, [sp, #0]
 800fa16:	462a      	mov	r2, r5
 800fa18:	4b0f      	ldr	r3, [pc, #60]	; (800fa58 <_svfiprintf_r+0x1f8>)
 800fa1a:	a904      	add	r1, sp, #16
 800fa1c:	4638      	mov	r0, r7
 800fa1e:	f7fd ffd9 	bl	800d9d4 <_printf_float>
 800fa22:	1c42      	adds	r2, r0, #1
 800fa24:	4606      	mov	r6, r0
 800fa26:	d1d6      	bne.n	800f9d6 <_svfiprintf_r+0x176>
 800fa28:	89ab      	ldrh	r3, [r5, #12]
 800fa2a:	065b      	lsls	r3, r3, #25
 800fa2c:	f53f af2c 	bmi.w	800f888 <_svfiprintf_r+0x28>
 800fa30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa32:	b01d      	add	sp, #116	; 0x74
 800fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa38:	ab03      	add	r3, sp, #12
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	462a      	mov	r2, r5
 800fa3e:	4b06      	ldr	r3, [pc, #24]	; (800fa58 <_svfiprintf_r+0x1f8>)
 800fa40:	a904      	add	r1, sp, #16
 800fa42:	4638      	mov	r0, r7
 800fa44:	f7fe fa6a 	bl	800df1c <_printf_i>
 800fa48:	e7eb      	b.n	800fa22 <_svfiprintf_r+0x1c2>
 800fa4a:	bf00      	nop
 800fa4c:	08012404 	.word	0x08012404
 800fa50:	0801240e 	.word	0x0801240e
 800fa54:	0800d9d5 	.word	0x0800d9d5
 800fa58:	0800f7a9 	.word	0x0800f7a9
 800fa5c:	0801240a 	.word	0x0801240a

0800fa60 <_sbrk_r>:
 800fa60:	b538      	push	{r3, r4, r5, lr}
 800fa62:	4d06      	ldr	r5, [pc, #24]	; (800fa7c <_sbrk_r+0x1c>)
 800fa64:	2300      	movs	r3, #0
 800fa66:	4604      	mov	r4, r0
 800fa68:	4608      	mov	r0, r1
 800fa6a:	602b      	str	r3, [r5, #0]
 800fa6c:	f7f1 fe7a 	bl	8001764 <_sbrk>
 800fa70:	1c43      	adds	r3, r0, #1
 800fa72:	d102      	bne.n	800fa7a <_sbrk_r+0x1a>
 800fa74:	682b      	ldr	r3, [r5, #0]
 800fa76:	b103      	cbz	r3, 800fa7a <_sbrk_r+0x1a>
 800fa78:	6023      	str	r3, [r4, #0]
 800fa7a:	bd38      	pop	{r3, r4, r5, pc}
 800fa7c:	200062dc 	.word	0x200062dc

0800fa80 <__assert_func>:
 800fa80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa82:	4614      	mov	r4, r2
 800fa84:	461a      	mov	r2, r3
 800fa86:	4b09      	ldr	r3, [pc, #36]	; (800faac <__assert_func+0x2c>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	4605      	mov	r5, r0
 800fa8c:	68d8      	ldr	r0, [r3, #12]
 800fa8e:	b14c      	cbz	r4, 800faa4 <__assert_func+0x24>
 800fa90:	4b07      	ldr	r3, [pc, #28]	; (800fab0 <__assert_func+0x30>)
 800fa92:	9100      	str	r1, [sp, #0]
 800fa94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fa98:	4906      	ldr	r1, [pc, #24]	; (800fab4 <__assert_func+0x34>)
 800fa9a:	462b      	mov	r3, r5
 800fa9c:	f000 f80e 	bl	800fabc <fiprintf>
 800faa0:	f000 faac 	bl	800fffc <abort>
 800faa4:	4b04      	ldr	r3, [pc, #16]	; (800fab8 <__assert_func+0x38>)
 800faa6:	461c      	mov	r4, r3
 800faa8:	e7f3      	b.n	800fa92 <__assert_func+0x12>
 800faaa:	bf00      	nop
 800faac:	200001ac 	.word	0x200001ac
 800fab0:	08012415 	.word	0x08012415
 800fab4:	08012422 	.word	0x08012422
 800fab8:	08012450 	.word	0x08012450

0800fabc <fiprintf>:
 800fabc:	b40e      	push	{r1, r2, r3}
 800fabe:	b503      	push	{r0, r1, lr}
 800fac0:	4601      	mov	r1, r0
 800fac2:	ab03      	add	r3, sp, #12
 800fac4:	4805      	ldr	r0, [pc, #20]	; (800fadc <fiprintf+0x20>)
 800fac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800faca:	6800      	ldr	r0, [r0, #0]
 800facc:	9301      	str	r3, [sp, #4]
 800face:	f000 f897 	bl	800fc00 <_vfiprintf_r>
 800fad2:	b002      	add	sp, #8
 800fad4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fad8:	b003      	add	sp, #12
 800fada:	4770      	bx	lr
 800fadc:	200001ac 	.word	0x200001ac

0800fae0 <__ascii_mbtowc>:
 800fae0:	b082      	sub	sp, #8
 800fae2:	b901      	cbnz	r1, 800fae6 <__ascii_mbtowc+0x6>
 800fae4:	a901      	add	r1, sp, #4
 800fae6:	b142      	cbz	r2, 800fafa <__ascii_mbtowc+0x1a>
 800fae8:	b14b      	cbz	r3, 800fafe <__ascii_mbtowc+0x1e>
 800faea:	7813      	ldrb	r3, [r2, #0]
 800faec:	600b      	str	r3, [r1, #0]
 800faee:	7812      	ldrb	r2, [r2, #0]
 800faf0:	1e10      	subs	r0, r2, #0
 800faf2:	bf18      	it	ne
 800faf4:	2001      	movne	r0, #1
 800faf6:	b002      	add	sp, #8
 800faf8:	4770      	bx	lr
 800fafa:	4610      	mov	r0, r2
 800fafc:	e7fb      	b.n	800faf6 <__ascii_mbtowc+0x16>
 800fafe:	f06f 0001 	mvn.w	r0, #1
 800fb02:	e7f8      	b.n	800faf6 <__ascii_mbtowc+0x16>

0800fb04 <memmove>:
 800fb04:	4288      	cmp	r0, r1
 800fb06:	b510      	push	{r4, lr}
 800fb08:	eb01 0402 	add.w	r4, r1, r2
 800fb0c:	d902      	bls.n	800fb14 <memmove+0x10>
 800fb0e:	4284      	cmp	r4, r0
 800fb10:	4623      	mov	r3, r4
 800fb12:	d807      	bhi.n	800fb24 <memmove+0x20>
 800fb14:	1e43      	subs	r3, r0, #1
 800fb16:	42a1      	cmp	r1, r4
 800fb18:	d008      	beq.n	800fb2c <memmove+0x28>
 800fb1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fb1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fb22:	e7f8      	b.n	800fb16 <memmove+0x12>
 800fb24:	4402      	add	r2, r0
 800fb26:	4601      	mov	r1, r0
 800fb28:	428a      	cmp	r2, r1
 800fb2a:	d100      	bne.n	800fb2e <memmove+0x2a>
 800fb2c:	bd10      	pop	{r4, pc}
 800fb2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fb32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fb36:	e7f7      	b.n	800fb28 <memmove+0x24>

0800fb38 <__malloc_lock>:
 800fb38:	4801      	ldr	r0, [pc, #4]	; (800fb40 <__malloc_lock+0x8>)
 800fb3a:	f000 bc1f 	b.w	801037c <__retarget_lock_acquire_recursive>
 800fb3e:	bf00      	nop
 800fb40:	200062e0 	.word	0x200062e0

0800fb44 <__malloc_unlock>:
 800fb44:	4801      	ldr	r0, [pc, #4]	; (800fb4c <__malloc_unlock+0x8>)
 800fb46:	f000 bc1a 	b.w	801037e <__retarget_lock_release_recursive>
 800fb4a:	bf00      	nop
 800fb4c:	200062e0 	.word	0x200062e0

0800fb50 <_realloc_r>:
 800fb50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb54:	4680      	mov	r8, r0
 800fb56:	4614      	mov	r4, r2
 800fb58:	460e      	mov	r6, r1
 800fb5a:	b921      	cbnz	r1, 800fb66 <_realloc_r+0x16>
 800fb5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb60:	4611      	mov	r1, r2
 800fb62:	f7ff bdad 	b.w	800f6c0 <_malloc_r>
 800fb66:	b92a      	cbnz	r2, 800fb74 <_realloc_r+0x24>
 800fb68:	f7ff fd3e 	bl	800f5e8 <_free_r>
 800fb6c:	4625      	mov	r5, r4
 800fb6e:	4628      	mov	r0, r5
 800fb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb74:	f000 fc6a 	bl	801044c <_malloc_usable_size_r>
 800fb78:	4284      	cmp	r4, r0
 800fb7a:	4607      	mov	r7, r0
 800fb7c:	d802      	bhi.n	800fb84 <_realloc_r+0x34>
 800fb7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fb82:	d812      	bhi.n	800fbaa <_realloc_r+0x5a>
 800fb84:	4621      	mov	r1, r4
 800fb86:	4640      	mov	r0, r8
 800fb88:	f7ff fd9a 	bl	800f6c0 <_malloc_r>
 800fb8c:	4605      	mov	r5, r0
 800fb8e:	2800      	cmp	r0, #0
 800fb90:	d0ed      	beq.n	800fb6e <_realloc_r+0x1e>
 800fb92:	42bc      	cmp	r4, r7
 800fb94:	4622      	mov	r2, r4
 800fb96:	4631      	mov	r1, r6
 800fb98:	bf28      	it	cs
 800fb9a:	463a      	movcs	r2, r7
 800fb9c:	f7fd fe64 	bl	800d868 <memcpy>
 800fba0:	4631      	mov	r1, r6
 800fba2:	4640      	mov	r0, r8
 800fba4:	f7ff fd20 	bl	800f5e8 <_free_r>
 800fba8:	e7e1      	b.n	800fb6e <_realloc_r+0x1e>
 800fbaa:	4635      	mov	r5, r6
 800fbac:	e7df      	b.n	800fb6e <_realloc_r+0x1e>

0800fbae <__sfputc_r>:
 800fbae:	6893      	ldr	r3, [r2, #8]
 800fbb0:	3b01      	subs	r3, #1
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	b410      	push	{r4}
 800fbb6:	6093      	str	r3, [r2, #8]
 800fbb8:	da08      	bge.n	800fbcc <__sfputc_r+0x1e>
 800fbba:	6994      	ldr	r4, [r2, #24]
 800fbbc:	42a3      	cmp	r3, r4
 800fbbe:	db01      	blt.n	800fbc4 <__sfputc_r+0x16>
 800fbc0:	290a      	cmp	r1, #10
 800fbc2:	d103      	bne.n	800fbcc <__sfputc_r+0x1e>
 800fbc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbc8:	f000 b94a 	b.w	800fe60 <__swbuf_r>
 800fbcc:	6813      	ldr	r3, [r2, #0]
 800fbce:	1c58      	adds	r0, r3, #1
 800fbd0:	6010      	str	r0, [r2, #0]
 800fbd2:	7019      	strb	r1, [r3, #0]
 800fbd4:	4608      	mov	r0, r1
 800fbd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbda:	4770      	bx	lr

0800fbdc <__sfputs_r>:
 800fbdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbde:	4606      	mov	r6, r0
 800fbe0:	460f      	mov	r7, r1
 800fbe2:	4614      	mov	r4, r2
 800fbe4:	18d5      	adds	r5, r2, r3
 800fbe6:	42ac      	cmp	r4, r5
 800fbe8:	d101      	bne.n	800fbee <__sfputs_r+0x12>
 800fbea:	2000      	movs	r0, #0
 800fbec:	e007      	b.n	800fbfe <__sfputs_r+0x22>
 800fbee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbf2:	463a      	mov	r2, r7
 800fbf4:	4630      	mov	r0, r6
 800fbf6:	f7ff ffda 	bl	800fbae <__sfputc_r>
 800fbfa:	1c43      	adds	r3, r0, #1
 800fbfc:	d1f3      	bne.n	800fbe6 <__sfputs_r+0xa>
 800fbfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fc00 <_vfiprintf_r>:
 800fc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc04:	460d      	mov	r5, r1
 800fc06:	b09d      	sub	sp, #116	; 0x74
 800fc08:	4614      	mov	r4, r2
 800fc0a:	4698      	mov	r8, r3
 800fc0c:	4606      	mov	r6, r0
 800fc0e:	b118      	cbz	r0, 800fc18 <_vfiprintf_r+0x18>
 800fc10:	6983      	ldr	r3, [r0, #24]
 800fc12:	b90b      	cbnz	r3, 800fc18 <_vfiprintf_r+0x18>
 800fc14:	f000 fb14 	bl	8010240 <__sinit>
 800fc18:	4b89      	ldr	r3, [pc, #548]	; (800fe40 <_vfiprintf_r+0x240>)
 800fc1a:	429d      	cmp	r5, r3
 800fc1c:	d11b      	bne.n	800fc56 <_vfiprintf_r+0x56>
 800fc1e:	6875      	ldr	r5, [r6, #4]
 800fc20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc22:	07d9      	lsls	r1, r3, #31
 800fc24:	d405      	bmi.n	800fc32 <_vfiprintf_r+0x32>
 800fc26:	89ab      	ldrh	r3, [r5, #12]
 800fc28:	059a      	lsls	r2, r3, #22
 800fc2a:	d402      	bmi.n	800fc32 <_vfiprintf_r+0x32>
 800fc2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc2e:	f000 fba5 	bl	801037c <__retarget_lock_acquire_recursive>
 800fc32:	89ab      	ldrh	r3, [r5, #12]
 800fc34:	071b      	lsls	r3, r3, #28
 800fc36:	d501      	bpl.n	800fc3c <_vfiprintf_r+0x3c>
 800fc38:	692b      	ldr	r3, [r5, #16]
 800fc3a:	b9eb      	cbnz	r3, 800fc78 <_vfiprintf_r+0x78>
 800fc3c:	4629      	mov	r1, r5
 800fc3e:	4630      	mov	r0, r6
 800fc40:	f000 f96e 	bl	800ff20 <__swsetup_r>
 800fc44:	b1c0      	cbz	r0, 800fc78 <_vfiprintf_r+0x78>
 800fc46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc48:	07dc      	lsls	r4, r3, #31
 800fc4a:	d50e      	bpl.n	800fc6a <_vfiprintf_r+0x6a>
 800fc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc50:	b01d      	add	sp, #116	; 0x74
 800fc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc56:	4b7b      	ldr	r3, [pc, #492]	; (800fe44 <_vfiprintf_r+0x244>)
 800fc58:	429d      	cmp	r5, r3
 800fc5a:	d101      	bne.n	800fc60 <_vfiprintf_r+0x60>
 800fc5c:	68b5      	ldr	r5, [r6, #8]
 800fc5e:	e7df      	b.n	800fc20 <_vfiprintf_r+0x20>
 800fc60:	4b79      	ldr	r3, [pc, #484]	; (800fe48 <_vfiprintf_r+0x248>)
 800fc62:	429d      	cmp	r5, r3
 800fc64:	bf08      	it	eq
 800fc66:	68f5      	ldreq	r5, [r6, #12]
 800fc68:	e7da      	b.n	800fc20 <_vfiprintf_r+0x20>
 800fc6a:	89ab      	ldrh	r3, [r5, #12]
 800fc6c:	0598      	lsls	r0, r3, #22
 800fc6e:	d4ed      	bmi.n	800fc4c <_vfiprintf_r+0x4c>
 800fc70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc72:	f000 fb84 	bl	801037e <__retarget_lock_release_recursive>
 800fc76:	e7e9      	b.n	800fc4c <_vfiprintf_r+0x4c>
 800fc78:	2300      	movs	r3, #0
 800fc7a:	9309      	str	r3, [sp, #36]	; 0x24
 800fc7c:	2320      	movs	r3, #32
 800fc7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fc82:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc86:	2330      	movs	r3, #48	; 0x30
 800fc88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fe4c <_vfiprintf_r+0x24c>
 800fc8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fc90:	f04f 0901 	mov.w	r9, #1
 800fc94:	4623      	mov	r3, r4
 800fc96:	469a      	mov	sl, r3
 800fc98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc9c:	b10a      	cbz	r2, 800fca2 <_vfiprintf_r+0xa2>
 800fc9e:	2a25      	cmp	r2, #37	; 0x25
 800fca0:	d1f9      	bne.n	800fc96 <_vfiprintf_r+0x96>
 800fca2:	ebba 0b04 	subs.w	fp, sl, r4
 800fca6:	d00b      	beq.n	800fcc0 <_vfiprintf_r+0xc0>
 800fca8:	465b      	mov	r3, fp
 800fcaa:	4622      	mov	r2, r4
 800fcac:	4629      	mov	r1, r5
 800fcae:	4630      	mov	r0, r6
 800fcb0:	f7ff ff94 	bl	800fbdc <__sfputs_r>
 800fcb4:	3001      	adds	r0, #1
 800fcb6:	f000 80aa 	beq.w	800fe0e <_vfiprintf_r+0x20e>
 800fcba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fcbc:	445a      	add	r2, fp
 800fcbe:	9209      	str	r2, [sp, #36]	; 0x24
 800fcc0:	f89a 3000 	ldrb.w	r3, [sl]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	f000 80a2 	beq.w	800fe0e <_vfiprintf_r+0x20e>
 800fcca:	2300      	movs	r3, #0
 800fccc:	f04f 32ff 	mov.w	r2, #4294967295
 800fcd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fcd4:	f10a 0a01 	add.w	sl, sl, #1
 800fcd8:	9304      	str	r3, [sp, #16]
 800fcda:	9307      	str	r3, [sp, #28]
 800fcdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fce0:	931a      	str	r3, [sp, #104]	; 0x68
 800fce2:	4654      	mov	r4, sl
 800fce4:	2205      	movs	r2, #5
 800fce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcea:	4858      	ldr	r0, [pc, #352]	; (800fe4c <_vfiprintf_r+0x24c>)
 800fcec:	f7f0 fa88 	bl	8000200 <memchr>
 800fcf0:	9a04      	ldr	r2, [sp, #16]
 800fcf2:	b9d8      	cbnz	r0, 800fd2c <_vfiprintf_r+0x12c>
 800fcf4:	06d1      	lsls	r1, r2, #27
 800fcf6:	bf44      	itt	mi
 800fcf8:	2320      	movmi	r3, #32
 800fcfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fcfe:	0713      	lsls	r3, r2, #28
 800fd00:	bf44      	itt	mi
 800fd02:	232b      	movmi	r3, #43	; 0x2b
 800fd04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fd08:	f89a 3000 	ldrb.w	r3, [sl]
 800fd0c:	2b2a      	cmp	r3, #42	; 0x2a
 800fd0e:	d015      	beq.n	800fd3c <_vfiprintf_r+0x13c>
 800fd10:	9a07      	ldr	r2, [sp, #28]
 800fd12:	4654      	mov	r4, sl
 800fd14:	2000      	movs	r0, #0
 800fd16:	f04f 0c0a 	mov.w	ip, #10
 800fd1a:	4621      	mov	r1, r4
 800fd1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd20:	3b30      	subs	r3, #48	; 0x30
 800fd22:	2b09      	cmp	r3, #9
 800fd24:	d94e      	bls.n	800fdc4 <_vfiprintf_r+0x1c4>
 800fd26:	b1b0      	cbz	r0, 800fd56 <_vfiprintf_r+0x156>
 800fd28:	9207      	str	r2, [sp, #28]
 800fd2a:	e014      	b.n	800fd56 <_vfiprintf_r+0x156>
 800fd2c:	eba0 0308 	sub.w	r3, r0, r8
 800fd30:	fa09 f303 	lsl.w	r3, r9, r3
 800fd34:	4313      	orrs	r3, r2
 800fd36:	9304      	str	r3, [sp, #16]
 800fd38:	46a2      	mov	sl, r4
 800fd3a:	e7d2      	b.n	800fce2 <_vfiprintf_r+0xe2>
 800fd3c:	9b03      	ldr	r3, [sp, #12]
 800fd3e:	1d19      	adds	r1, r3, #4
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	9103      	str	r1, [sp, #12]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	bfbb      	ittet	lt
 800fd48:	425b      	neglt	r3, r3
 800fd4a:	f042 0202 	orrlt.w	r2, r2, #2
 800fd4e:	9307      	strge	r3, [sp, #28]
 800fd50:	9307      	strlt	r3, [sp, #28]
 800fd52:	bfb8      	it	lt
 800fd54:	9204      	strlt	r2, [sp, #16]
 800fd56:	7823      	ldrb	r3, [r4, #0]
 800fd58:	2b2e      	cmp	r3, #46	; 0x2e
 800fd5a:	d10c      	bne.n	800fd76 <_vfiprintf_r+0x176>
 800fd5c:	7863      	ldrb	r3, [r4, #1]
 800fd5e:	2b2a      	cmp	r3, #42	; 0x2a
 800fd60:	d135      	bne.n	800fdce <_vfiprintf_r+0x1ce>
 800fd62:	9b03      	ldr	r3, [sp, #12]
 800fd64:	1d1a      	adds	r2, r3, #4
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	9203      	str	r2, [sp, #12]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	bfb8      	it	lt
 800fd6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fd72:	3402      	adds	r4, #2
 800fd74:	9305      	str	r3, [sp, #20]
 800fd76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fe5c <_vfiprintf_r+0x25c>
 800fd7a:	7821      	ldrb	r1, [r4, #0]
 800fd7c:	2203      	movs	r2, #3
 800fd7e:	4650      	mov	r0, sl
 800fd80:	f7f0 fa3e 	bl	8000200 <memchr>
 800fd84:	b140      	cbz	r0, 800fd98 <_vfiprintf_r+0x198>
 800fd86:	2340      	movs	r3, #64	; 0x40
 800fd88:	eba0 000a 	sub.w	r0, r0, sl
 800fd8c:	fa03 f000 	lsl.w	r0, r3, r0
 800fd90:	9b04      	ldr	r3, [sp, #16]
 800fd92:	4303      	orrs	r3, r0
 800fd94:	3401      	adds	r4, #1
 800fd96:	9304      	str	r3, [sp, #16]
 800fd98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd9c:	482c      	ldr	r0, [pc, #176]	; (800fe50 <_vfiprintf_r+0x250>)
 800fd9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fda2:	2206      	movs	r2, #6
 800fda4:	f7f0 fa2c 	bl	8000200 <memchr>
 800fda8:	2800      	cmp	r0, #0
 800fdaa:	d03f      	beq.n	800fe2c <_vfiprintf_r+0x22c>
 800fdac:	4b29      	ldr	r3, [pc, #164]	; (800fe54 <_vfiprintf_r+0x254>)
 800fdae:	bb1b      	cbnz	r3, 800fdf8 <_vfiprintf_r+0x1f8>
 800fdb0:	9b03      	ldr	r3, [sp, #12]
 800fdb2:	3307      	adds	r3, #7
 800fdb4:	f023 0307 	bic.w	r3, r3, #7
 800fdb8:	3308      	adds	r3, #8
 800fdba:	9303      	str	r3, [sp, #12]
 800fdbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdbe:	443b      	add	r3, r7
 800fdc0:	9309      	str	r3, [sp, #36]	; 0x24
 800fdc2:	e767      	b.n	800fc94 <_vfiprintf_r+0x94>
 800fdc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fdc8:	460c      	mov	r4, r1
 800fdca:	2001      	movs	r0, #1
 800fdcc:	e7a5      	b.n	800fd1a <_vfiprintf_r+0x11a>
 800fdce:	2300      	movs	r3, #0
 800fdd0:	3401      	adds	r4, #1
 800fdd2:	9305      	str	r3, [sp, #20]
 800fdd4:	4619      	mov	r1, r3
 800fdd6:	f04f 0c0a 	mov.w	ip, #10
 800fdda:	4620      	mov	r0, r4
 800fddc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fde0:	3a30      	subs	r2, #48	; 0x30
 800fde2:	2a09      	cmp	r2, #9
 800fde4:	d903      	bls.n	800fdee <_vfiprintf_r+0x1ee>
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d0c5      	beq.n	800fd76 <_vfiprintf_r+0x176>
 800fdea:	9105      	str	r1, [sp, #20]
 800fdec:	e7c3      	b.n	800fd76 <_vfiprintf_r+0x176>
 800fdee:	fb0c 2101 	mla	r1, ip, r1, r2
 800fdf2:	4604      	mov	r4, r0
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	e7f0      	b.n	800fdda <_vfiprintf_r+0x1da>
 800fdf8:	ab03      	add	r3, sp, #12
 800fdfa:	9300      	str	r3, [sp, #0]
 800fdfc:	462a      	mov	r2, r5
 800fdfe:	4b16      	ldr	r3, [pc, #88]	; (800fe58 <_vfiprintf_r+0x258>)
 800fe00:	a904      	add	r1, sp, #16
 800fe02:	4630      	mov	r0, r6
 800fe04:	f7fd fde6 	bl	800d9d4 <_printf_float>
 800fe08:	4607      	mov	r7, r0
 800fe0a:	1c78      	adds	r0, r7, #1
 800fe0c:	d1d6      	bne.n	800fdbc <_vfiprintf_r+0x1bc>
 800fe0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe10:	07d9      	lsls	r1, r3, #31
 800fe12:	d405      	bmi.n	800fe20 <_vfiprintf_r+0x220>
 800fe14:	89ab      	ldrh	r3, [r5, #12]
 800fe16:	059a      	lsls	r2, r3, #22
 800fe18:	d402      	bmi.n	800fe20 <_vfiprintf_r+0x220>
 800fe1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe1c:	f000 faaf 	bl	801037e <__retarget_lock_release_recursive>
 800fe20:	89ab      	ldrh	r3, [r5, #12]
 800fe22:	065b      	lsls	r3, r3, #25
 800fe24:	f53f af12 	bmi.w	800fc4c <_vfiprintf_r+0x4c>
 800fe28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe2a:	e711      	b.n	800fc50 <_vfiprintf_r+0x50>
 800fe2c:	ab03      	add	r3, sp, #12
 800fe2e:	9300      	str	r3, [sp, #0]
 800fe30:	462a      	mov	r2, r5
 800fe32:	4b09      	ldr	r3, [pc, #36]	; (800fe58 <_vfiprintf_r+0x258>)
 800fe34:	a904      	add	r1, sp, #16
 800fe36:	4630      	mov	r0, r6
 800fe38:	f7fe f870 	bl	800df1c <_printf_i>
 800fe3c:	e7e4      	b.n	800fe08 <_vfiprintf_r+0x208>
 800fe3e:	bf00      	nop
 800fe40:	0801257c 	.word	0x0801257c
 800fe44:	0801259c 	.word	0x0801259c
 800fe48:	0801255c 	.word	0x0801255c
 800fe4c:	08012404 	.word	0x08012404
 800fe50:	0801240e 	.word	0x0801240e
 800fe54:	0800d9d5 	.word	0x0800d9d5
 800fe58:	0800fbdd 	.word	0x0800fbdd
 800fe5c:	0801240a 	.word	0x0801240a

0800fe60 <__swbuf_r>:
 800fe60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe62:	460e      	mov	r6, r1
 800fe64:	4614      	mov	r4, r2
 800fe66:	4605      	mov	r5, r0
 800fe68:	b118      	cbz	r0, 800fe72 <__swbuf_r+0x12>
 800fe6a:	6983      	ldr	r3, [r0, #24]
 800fe6c:	b90b      	cbnz	r3, 800fe72 <__swbuf_r+0x12>
 800fe6e:	f000 f9e7 	bl	8010240 <__sinit>
 800fe72:	4b21      	ldr	r3, [pc, #132]	; (800fef8 <__swbuf_r+0x98>)
 800fe74:	429c      	cmp	r4, r3
 800fe76:	d12b      	bne.n	800fed0 <__swbuf_r+0x70>
 800fe78:	686c      	ldr	r4, [r5, #4]
 800fe7a:	69a3      	ldr	r3, [r4, #24]
 800fe7c:	60a3      	str	r3, [r4, #8]
 800fe7e:	89a3      	ldrh	r3, [r4, #12]
 800fe80:	071a      	lsls	r2, r3, #28
 800fe82:	d52f      	bpl.n	800fee4 <__swbuf_r+0x84>
 800fe84:	6923      	ldr	r3, [r4, #16]
 800fe86:	b36b      	cbz	r3, 800fee4 <__swbuf_r+0x84>
 800fe88:	6923      	ldr	r3, [r4, #16]
 800fe8a:	6820      	ldr	r0, [r4, #0]
 800fe8c:	1ac0      	subs	r0, r0, r3
 800fe8e:	6963      	ldr	r3, [r4, #20]
 800fe90:	b2f6      	uxtb	r6, r6
 800fe92:	4283      	cmp	r3, r0
 800fe94:	4637      	mov	r7, r6
 800fe96:	dc04      	bgt.n	800fea2 <__swbuf_r+0x42>
 800fe98:	4621      	mov	r1, r4
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	f000 f93c 	bl	8010118 <_fflush_r>
 800fea0:	bb30      	cbnz	r0, 800fef0 <__swbuf_r+0x90>
 800fea2:	68a3      	ldr	r3, [r4, #8]
 800fea4:	3b01      	subs	r3, #1
 800fea6:	60a3      	str	r3, [r4, #8]
 800fea8:	6823      	ldr	r3, [r4, #0]
 800feaa:	1c5a      	adds	r2, r3, #1
 800feac:	6022      	str	r2, [r4, #0]
 800feae:	701e      	strb	r6, [r3, #0]
 800feb0:	6963      	ldr	r3, [r4, #20]
 800feb2:	3001      	adds	r0, #1
 800feb4:	4283      	cmp	r3, r0
 800feb6:	d004      	beq.n	800fec2 <__swbuf_r+0x62>
 800feb8:	89a3      	ldrh	r3, [r4, #12]
 800feba:	07db      	lsls	r3, r3, #31
 800febc:	d506      	bpl.n	800fecc <__swbuf_r+0x6c>
 800febe:	2e0a      	cmp	r6, #10
 800fec0:	d104      	bne.n	800fecc <__swbuf_r+0x6c>
 800fec2:	4621      	mov	r1, r4
 800fec4:	4628      	mov	r0, r5
 800fec6:	f000 f927 	bl	8010118 <_fflush_r>
 800feca:	b988      	cbnz	r0, 800fef0 <__swbuf_r+0x90>
 800fecc:	4638      	mov	r0, r7
 800fece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fed0:	4b0a      	ldr	r3, [pc, #40]	; (800fefc <__swbuf_r+0x9c>)
 800fed2:	429c      	cmp	r4, r3
 800fed4:	d101      	bne.n	800feda <__swbuf_r+0x7a>
 800fed6:	68ac      	ldr	r4, [r5, #8]
 800fed8:	e7cf      	b.n	800fe7a <__swbuf_r+0x1a>
 800feda:	4b09      	ldr	r3, [pc, #36]	; (800ff00 <__swbuf_r+0xa0>)
 800fedc:	429c      	cmp	r4, r3
 800fede:	bf08      	it	eq
 800fee0:	68ec      	ldreq	r4, [r5, #12]
 800fee2:	e7ca      	b.n	800fe7a <__swbuf_r+0x1a>
 800fee4:	4621      	mov	r1, r4
 800fee6:	4628      	mov	r0, r5
 800fee8:	f000 f81a 	bl	800ff20 <__swsetup_r>
 800feec:	2800      	cmp	r0, #0
 800feee:	d0cb      	beq.n	800fe88 <__swbuf_r+0x28>
 800fef0:	f04f 37ff 	mov.w	r7, #4294967295
 800fef4:	e7ea      	b.n	800fecc <__swbuf_r+0x6c>
 800fef6:	bf00      	nop
 800fef8:	0801257c 	.word	0x0801257c
 800fefc:	0801259c 	.word	0x0801259c
 800ff00:	0801255c 	.word	0x0801255c

0800ff04 <__ascii_wctomb>:
 800ff04:	b149      	cbz	r1, 800ff1a <__ascii_wctomb+0x16>
 800ff06:	2aff      	cmp	r2, #255	; 0xff
 800ff08:	bf85      	ittet	hi
 800ff0a:	238a      	movhi	r3, #138	; 0x8a
 800ff0c:	6003      	strhi	r3, [r0, #0]
 800ff0e:	700a      	strbls	r2, [r1, #0]
 800ff10:	f04f 30ff 	movhi.w	r0, #4294967295
 800ff14:	bf98      	it	ls
 800ff16:	2001      	movls	r0, #1
 800ff18:	4770      	bx	lr
 800ff1a:	4608      	mov	r0, r1
 800ff1c:	4770      	bx	lr
	...

0800ff20 <__swsetup_r>:
 800ff20:	4b32      	ldr	r3, [pc, #200]	; (800ffec <__swsetup_r+0xcc>)
 800ff22:	b570      	push	{r4, r5, r6, lr}
 800ff24:	681d      	ldr	r5, [r3, #0]
 800ff26:	4606      	mov	r6, r0
 800ff28:	460c      	mov	r4, r1
 800ff2a:	b125      	cbz	r5, 800ff36 <__swsetup_r+0x16>
 800ff2c:	69ab      	ldr	r3, [r5, #24]
 800ff2e:	b913      	cbnz	r3, 800ff36 <__swsetup_r+0x16>
 800ff30:	4628      	mov	r0, r5
 800ff32:	f000 f985 	bl	8010240 <__sinit>
 800ff36:	4b2e      	ldr	r3, [pc, #184]	; (800fff0 <__swsetup_r+0xd0>)
 800ff38:	429c      	cmp	r4, r3
 800ff3a:	d10f      	bne.n	800ff5c <__swsetup_r+0x3c>
 800ff3c:	686c      	ldr	r4, [r5, #4]
 800ff3e:	89a3      	ldrh	r3, [r4, #12]
 800ff40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ff44:	0719      	lsls	r1, r3, #28
 800ff46:	d42c      	bmi.n	800ffa2 <__swsetup_r+0x82>
 800ff48:	06dd      	lsls	r5, r3, #27
 800ff4a:	d411      	bmi.n	800ff70 <__swsetup_r+0x50>
 800ff4c:	2309      	movs	r3, #9
 800ff4e:	6033      	str	r3, [r6, #0]
 800ff50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ff54:	81a3      	strh	r3, [r4, #12]
 800ff56:	f04f 30ff 	mov.w	r0, #4294967295
 800ff5a:	e03e      	b.n	800ffda <__swsetup_r+0xba>
 800ff5c:	4b25      	ldr	r3, [pc, #148]	; (800fff4 <__swsetup_r+0xd4>)
 800ff5e:	429c      	cmp	r4, r3
 800ff60:	d101      	bne.n	800ff66 <__swsetup_r+0x46>
 800ff62:	68ac      	ldr	r4, [r5, #8]
 800ff64:	e7eb      	b.n	800ff3e <__swsetup_r+0x1e>
 800ff66:	4b24      	ldr	r3, [pc, #144]	; (800fff8 <__swsetup_r+0xd8>)
 800ff68:	429c      	cmp	r4, r3
 800ff6a:	bf08      	it	eq
 800ff6c:	68ec      	ldreq	r4, [r5, #12]
 800ff6e:	e7e6      	b.n	800ff3e <__swsetup_r+0x1e>
 800ff70:	0758      	lsls	r0, r3, #29
 800ff72:	d512      	bpl.n	800ff9a <__swsetup_r+0x7a>
 800ff74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff76:	b141      	cbz	r1, 800ff8a <__swsetup_r+0x6a>
 800ff78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ff7c:	4299      	cmp	r1, r3
 800ff7e:	d002      	beq.n	800ff86 <__swsetup_r+0x66>
 800ff80:	4630      	mov	r0, r6
 800ff82:	f7ff fb31 	bl	800f5e8 <_free_r>
 800ff86:	2300      	movs	r3, #0
 800ff88:	6363      	str	r3, [r4, #52]	; 0x34
 800ff8a:	89a3      	ldrh	r3, [r4, #12]
 800ff8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ff90:	81a3      	strh	r3, [r4, #12]
 800ff92:	2300      	movs	r3, #0
 800ff94:	6063      	str	r3, [r4, #4]
 800ff96:	6923      	ldr	r3, [r4, #16]
 800ff98:	6023      	str	r3, [r4, #0]
 800ff9a:	89a3      	ldrh	r3, [r4, #12]
 800ff9c:	f043 0308 	orr.w	r3, r3, #8
 800ffa0:	81a3      	strh	r3, [r4, #12]
 800ffa2:	6923      	ldr	r3, [r4, #16]
 800ffa4:	b94b      	cbnz	r3, 800ffba <__swsetup_r+0x9a>
 800ffa6:	89a3      	ldrh	r3, [r4, #12]
 800ffa8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ffac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ffb0:	d003      	beq.n	800ffba <__swsetup_r+0x9a>
 800ffb2:	4621      	mov	r1, r4
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	f000 fa09 	bl	80103cc <__smakebuf_r>
 800ffba:	89a0      	ldrh	r0, [r4, #12]
 800ffbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ffc0:	f010 0301 	ands.w	r3, r0, #1
 800ffc4:	d00a      	beq.n	800ffdc <__swsetup_r+0xbc>
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	60a3      	str	r3, [r4, #8]
 800ffca:	6963      	ldr	r3, [r4, #20]
 800ffcc:	425b      	negs	r3, r3
 800ffce:	61a3      	str	r3, [r4, #24]
 800ffd0:	6923      	ldr	r3, [r4, #16]
 800ffd2:	b943      	cbnz	r3, 800ffe6 <__swsetup_r+0xc6>
 800ffd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ffd8:	d1ba      	bne.n	800ff50 <__swsetup_r+0x30>
 800ffda:	bd70      	pop	{r4, r5, r6, pc}
 800ffdc:	0781      	lsls	r1, r0, #30
 800ffde:	bf58      	it	pl
 800ffe0:	6963      	ldrpl	r3, [r4, #20]
 800ffe2:	60a3      	str	r3, [r4, #8]
 800ffe4:	e7f4      	b.n	800ffd0 <__swsetup_r+0xb0>
 800ffe6:	2000      	movs	r0, #0
 800ffe8:	e7f7      	b.n	800ffda <__swsetup_r+0xba>
 800ffea:	bf00      	nop
 800ffec:	200001ac 	.word	0x200001ac
 800fff0:	0801257c 	.word	0x0801257c
 800fff4:	0801259c 	.word	0x0801259c
 800fff8:	0801255c 	.word	0x0801255c

0800fffc <abort>:
 800fffc:	b508      	push	{r3, lr}
 800fffe:	2006      	movs	r0, #6
 8010000:	f000 fa54 	bl	80104ac <raise>
 8010004:	2001      	movs	r0, #1
 8010006:	f7f1 fb35 	bl	8001674 <_exit>
	...

0801000c <__sflush_r>:
 801000c:	898a      	ldrh	r2, [r1, #12]
 801000e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010012:	4605      	mov	r5, r0
 8010014:	0710      	lsls	r0, r2, #28
 8010016:	460c      	mov	r4, r1
 8010018:	d458      	bmi.n	80100cc <__sflush_r+0xc0>
 801001a:	684b      	ldr	r3, [r1, #4]
 801001c:	2b00      	cmp	r3, #0
 801001e:	dc05      	bgt.n	801002c <__sflush_r+0x20>
 8010020:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010022:	2b00      	cmp	r3, #0
 8010024:	dc02      	bgt.n	801002c <__sflush_r+0x20>
 8010026:	2000      	movs	r0, #0
 8010028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801002c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801002e:	2e00      	cmp	r6, #0
 8010030:	d0f9      	beq.n	8010026 <__sflush_r+0x1a>
 8010032:	2300      	movs	r3, #0
 8010034:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010038:	682f      	ldr	r7, [r5, #0]
 801003a:	602b      	str	r3, [r5, #0]
 801003c:	d032      	beq.n	80100a4 <__sflush_r+0x98>
 801003e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010040:	89a3      	ldrh	r3, [r4, #12]
 8010042:	075a      	lsls	r2, r3, #29
 8010044:	d505      	bpl.n	8010052 <__sflush_r+0x46>
 8010046:	6863      	ldr	r3, [r4, #4]
 8010048:	1ac0      	subs	r0, r0, r3
 801004a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801004c:	b10b      	cbz	r3, 8010052 <__sflush_r+0x46>
 801004e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010050:	1ac0      	subs	r0, r0, r3
 8010052:	2300      	movs	r3, #0
 8010054:	4602      	mov	r2, r0
 8010056:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010058:	6a21      	ldr	r1, [r4, #32]
 801005a:	4628      	mov	r0, r5
 801005c:	47b0      	blx	r6
 801005e:	1c43      	adds	r3, r0, #1
 8010060:	89a3      	ldrh	r3, [r4, #12]
 8010062:	d106      	bne.n	8010072 <__sflush_r+0x66>
 8010064:	6829      	ldr	r1, [r5, #0]
 8010066:	291d      	cmp	r1, #29
 8010068:	d82c      	bhi.n	80100c4 <__sflush_r+0xb8>
 801006a:	4a2a      	ldr	r2, [pc, #168]	; (8010114 <__sflush_r+0x108>)
 801006c:	40ca      	lsrs	r2, r1
 801006e:	07d6      	lsls	r6, r2, #31
 8010070:	d528      	bpl.n	80100c4 <__sflush_r+0xb8>
 8010072:	2200      	movs	r2, #0
 8010074:	6062      	str	r2, [r4, #4]
 8010076:	04d9      	lsls	r1, r3, #19
 8010078:	6922      	ldr	r2, [r4, #16]
 801007a:	6022      	str	r2, [r4, #0]
 801007c:	d504      	bpl.n	8010088 <__sflush_r+0x7c>
 801007e:	1c42      	adds	r2, r0, #1
 8010080:	d101      	bne.n	8010086 <__sflush_r+0x7a>
 8010082:	682b      	ldr	r3, [r5, #0]
 8010084:	b903      	cbnz	r3, 8010088 <__sflush_r+0x7c>
 8010086:	6560      	str	r0, [r4, #84]	; 0x54
 8010088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801008a:	602f      	str	r7, [r5, #0]
 801008c:	2900      	cmp	r1, #0
 801008e:	d0ca      	beq.n	8010026 <__sflush_r+0x1a>
 8010090:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010094:	4299      	cmp	r1, r3
 8010096:	d002      	beq.n	801009e <__sflush_r+0x92>
 8010098:	4628      	mov	r0, r5
 801009a:	f7ff faa5 	bl	800f5e8 <_free_r>
 801009e:	2000      	movs	r0, #0
 80100a0:	6360      	str	r0, [r4, #52]	; 0x34
 80100a2:	e7c1      	b.n	8010028 <__sflush_r+0x1c>
 80100a4:	6a21      	ldr	r1, [r4, #32]
 80100a6:	2301      	movs	r3, #1
 80100a8:	4628      	mov	r0, r5
 80100aa:	47b0      	blx	r6
 80100ac:	1c41      	adds	r1, r0, #1
 80100ae:	d1c7      	bne.n	8010040 <__sflush_r+0x34>
 80100b0:	682b      	ldr	r3, [r5, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d0c4      	beq.n	8010040 <__sflush_r+0x34>
 80100b6:	2b1d      	cmp	r3, #29
 80100b8:	d001      	beq.n	80100be <__sflush_r+0xb2>
 80100ba:	2b16      	cmp	r3, #22
 80100bc:	d101      	bne.n	80100c2 <__sflush_r+0xb6>
 80100be:	602f      	str	r7, [r5, #0]
 80100c0:	e7b1      	b.n	8010026 <__sflush_r+0x1a>
 80100c2:	89a3      	ldrh	r3, [r4, #12]
 80100c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100c8:	81a3      	strh	r3, [r4, #12]
 80100ca:	e7ad      	b.n	8010028 <__sflush_r+0x1c>
 80100cc:	690f      	ldr	r7, [r1, #16]
 80100ce:	2f00      	cmp	r7, #0
 80100d0:	d0a9      	beq.n	8010026 <__sflush_r+0x1a>
 80100d2:	0793      	lsls	r3, r2, #30
 80100d4:	680e      	ldr	r6, [r1, #0]
 80100d6:	bf08      	it	eq
 80100d8:	694b      	ldreq	r3, [r1, #20]
 80100da:	600f      	str	r7, [r1, #0]
 80100dc:	bf18      	it	ne
 80100de:	2300      	movne	r3, #0
 80100e0:	eba6 0807 	sub.w	r8, r6, r7
 80100e4:	608b      	str	r3, [r1, #8]
 80100e6:	f1b8 0f00 	cmp.w	r8, #0
 80100ea:	dd9c      	ble.n	8010026 <__sflush_r+0x1a>
 80100ec:	6a21      	ldr	r1, [r4, #32]
 80100ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80100f0:	4643      	mov	r3, r8
 80100f2:	463a      	mov	r2, r7
 80100f4:	4628      	mov	r0, r5
 80100f6:	47b0      	blx	r6
 80100f8:	2800      	cmp	r0, #0
 80100fa:	dc06      	bgt.n	801010a <__sflush_r+0xfe>
 80100fc:	89a3      	ldrh	r3, [r4, #12]
 80100fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010102:	81a3      	strh	r3, [r4, #12]
 8010104:	f04f 30ff 	mov.w	r0, #4294967295
 8010108:	e78e      	b.n	8010028 <__sflush_r+0x1c>
 801010a:	4407      	add	r7, r0
 801010c:	eba8 0800 	sub.w	r8, r8, r0
 8010110:	e7e9      	b.n	80100e6 <__sflush_r+0xda>
 8010112:	bf00      	nop
 8010114:	20400001 	.word	0x20400001

08010118 <_fflush_r>:
 8010118:	b538      	push	{r3, r4, r5, lr}
 801011a:	690b      	ldr	r3, [r1, #16]
 801011c:	4605      	mov	r5, r0
 801011e:	460c      	mov	r4, r1
 8010120:	b913      	cbnz	r3, 8010128 <_fflush_r+0x10>
 8010122:	2500      	movs	r5, #0
 8010124:	4628      	mov	r0, r5
 8010126:	bd38      	pop	{r3, r4, r5, pc}
 8010128:	b118      	cbz	r0, 8010132 <_fflush_r+0x1a>
 801012a:	6983      	ldr	r3, [r0, #24]
 801012c:	b90b      	cbnz	r3, 8010132 <_fflush_r+0x1a>
 801012e:	f000 f887 	bl	8010240 <__sinit>
 8010132:	4b14      	ldr	r3, [pc, #80]	; (8010184 <_fflush_r+0x6c>)
 8010134:	429c      	cmp	r4, r3
 8010136:	d11b      	bne.n	8010170 <_fflush_r+0x58>
 8010138:	686c      	ldr	r4, [r5, #4]
 801013a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801013e:	2b00      	cmp	r3, #0
 8010140:	d0ef      	beq.n	8010122 <_fflush_r+0xa>
 8010142:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010144:	07d0      	lsls	r0, r2, #31
 8010146:	d404      	bmi.n	8010152 <_fflush_r+0x3a>
 8010148:	0599      	lsls	r1, r3, #22
 801014a:	d402      	bmi.n	8010152 <_fflush_r+0x3a>
 801014c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801014e:	f000 f915 	bl	801037c <__retarget_lock_acquire_recursive>
 8010152:	4628      	mov	r0, r5
 8010154:	4621      	mov	r1, r4
 8010156:	f7ff ff59 	bl	801000c <__sflush_r>
 801015a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801015c:	07da      	lsls	r2, r3, #31
 801015e:	4605      	mov	r5, r0
 8010160:	d4e0      	bmi.n	8010124 <_fflush_r+0xc>
 8010162:	89a3      	ldrh	r3, [r4, #12]
 8010164:	059b      	lsls	r3, r3, #22
 8010166:	d4dd      	bmi.n	8010124 <_fflush_r+0xc>
 8010168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801016a:	f000 f908 	bl	801037e <__retarget_lock_release_recursive>
 801016e:	e7d9      	b.n	8010124 <_fflush_r+0xc>
 8010170:	4b05      	ldr	r3, [pc, #20]	; (8010188 <_fflush_r+0x70>)
 8010172:	429c      	cmp	r4, r3
 8010174:	d101      	bne.n	801017a <_fflush_r+0x62>
 8010176:	68ac      	ldr	r4, [r5, #8]
 8010178:	e7df      	b.n	801013a <_fflush_r+0x22>
 801017a:	4b04      	ldr	r3, [pc, #16]	; (801018c <_fflush_r+0x74>)
 801017c:	429c      	cmp	r4, r3
 801017e:	bf08      	it	eq
 8010180:	68ec      	ldreq	r4, [r5, #12]
 8010182:	e7da      	b.n	801013a <_fflush_r+0x22>
 8010184:	0801257c 	.word	0x0801257c
 8010188:	0801259c 	.word	0x0801259c
 801018c:	0801255c 	.word	0x0801255c

08010190 <std>:
 8010190:	2300      	movs	r3, #0
 8010192:	b510      	push	{r4, lr}
 8010194:	4604      	mov	r4, r0
 8010196:	e9c0 3300 	strd	r3, r3, [r0]
 801019a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801019e:	6083      	str	r3, [r0, #8]
 80101a0:	8181      	strh	r1, [r0, #12]
 80101a2:	6643      	str	r3, [r0, #100]	; 0x64
 80101a4:	81c2      	strh	r2, [r0, #14]
 80101a6:	6183      	str	r3, [r0, #24]
 80101a8:	4619      	mov	r1, r3
 80101aa:	2208      	movs	r2, #8
 80101ac:	305c      	adds	r0, #92	; 0x5c
 80101ae:	f7fd fb69 	bl	800d884 <memset>
 80101b2:	4b05      	ldr	r3, [pc, #20]	; (80101c8 <std+0x38>)
 80101b4:	6263      	str	r3, [r4, #36]	; 0x24
 80101b6:	4b05      	ldr	r3, [pc, #20]	; (80101cc <std+0x3c>)
 80101b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80101ba:	4b05      	ldr	r3, [pc, #20]	; (80101d0 <std+0x40>)
 80101bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80101be:	4b05      	ldr	r3, [pc, #20]	; (80101d4 <std+0x44>)
 80101c0:	6224      	str	r4, [r4, #32]
 80101c2:	6323      	str	r3, [r4, #48]	; 0x30
 80101c4:	bd10      	pop	{r4, pc}
 80101c6:	bf00      	nop
 80101c8:	080104e5 	.word	0x080104e5
 80101cc:	08010507 	.word	0x08010507
 80101d0:	0801053f 	.word	0x0801053f
 80101d4:	08010563 	.word	0x08010563

080101d8 <_cleanup_r>:
 80101d8:	4901      	ldr	r1, [pc, #4]	; (80101e0 <_cleanup_r+0x8>)
 80101da:	f000 b8af 	b.w	801033c <_fwalk_reent>
 80101de:	bf00      	nop
 80101e0:	08010119 	.word	0x08010119

080101e4 <__sfmoreglue>:
 80101e4:	b570      	push	{r4, r5, r6, lr}
 80101e6:	2268      	movs	r2, #104	; 0x68
 80101e8:	1e4d      	subs	r5, r1, #1
 80101ea:	4355      	muls	r5, r2
 80101ec:	460e      	mov	r6, r1
 80101ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80101f2:	f7ff fa65 	bl	800f6c0 <_malloc_r>
 80101f6:	4604      	mov	r4, r0
 80101f8:	b140      	cbz	r0, 801020c <__sfmoreglue+0x28>
 80101fa:	2100      	movs	r1, #0
 80101fc:	e9c0 1600 	strd	r1, r6, [r0]
 8010200:	300c      	adds	r0, #12
 8010202:	60a0      	str	r0, [r4, #8]
 8010204:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010208:	f7fd fb3c 	bl	800d884 <memset>
 801020c:	4620      	mov	r0, r4
 801020e:	bd70      	pop	{r4, r5, r6, pc}

08010210 <__sfp_lock_acquire>:
 8010210:	4801      	ldr	r0, [pc, #4]	; (8010218 <__sfp_lock_acquire+0x8>)
 8010212:	f000 b8b3 	b.w	801037c <__retarget_lock_acquire_recursive>
 8010216:	bf00      	nop
 8010218:	200062e1 	.word	0x200062e1

0801021c <__sfp_lock_release>:
 801021c:	4801      	ldr	r0, [pc, #4]	; (8010224 <__sfp_lock_release+0x8>)
 801021e:	f000 b8ae 	b.w	801037e <__retarget_lock_release_recursive>
 8010222:	bf00      	nop
 8010224:	200062e1 	.word	0x200062e1

08010228 <__sinit_lock_acquire>:
 8010228:	4801      	ldr	r0, [pc, #4]	; (8010230 <__sinit_lock_acquire+0x8>)
 801022a:	f000 b8a7 	b.w	801037c <__retarget_lock_acquire_recursive>
 801022e:	bf00      	nop
 8010230:	200062e2 	.word	0x200062e2

08010234 <__sinit_lock_release>:
 8010234:	4801      	ldr	r0, [pc, #4]	; (801023c <__sinit_lock_release+0x8>)
 8010236:	f000 b8a2 	b.w	801037e <__retarget_lock_release_recursive>
 801023a:	bf00      	nop
 801023c:	200062e2 	.word	0x200062e2

08010240 <__sinit>:
 8010240:	b510      	push	{r4, lr}
 8010242:	4604      	mov	r4, r0
 8010244:	f7ff fff0 	bl	8010228 <__sinit_lock_acquire>
 8010248:	69a3      	ldr	r3, [r4, #24]
 801024a:	b11b      	cbz	r3, 8010254 <__sinit+0x14>
 801024c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010250:	f7ff bff0 	b.w	8010234 <__sinit_lock_release>
 8010254:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010258:	6523      	str	r3, [r4, #80]	; 0x50
 801025a:	4b13      	ldr	r3, [pc, #76]	; (80102a8 <__sinit+0x68>)
 801025c:	4a13      	ldr	r2, [pc, #76]	; (80102ac <__sinit+0x6c>)
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	62a2      	str	r2, [r4, #40]	; 0x28
 8010262:	42a3      	cmp	r3, r4
 8010264:	bf04      	itt	eq
 8010266:	2301      	moveq	r3, #1
 8010268:	61a3      	streq	r3, [r4, #24]
 801026a:	4620      	mov	r0, r4
 801026c:	f000 f820 	bl	80102b0 <__sfp>
 8010270:	6060      	str	r0, [r4, #4]
 8010272:	4620      	mov	r0, r4
 8010274:	f000 f81c 	bl	80102b0 <__sfp>
 8010278:	60a0      	str	r0, [r4, #8]
 801027a:	4620      	mov	r0, r4
 801027c:	f000 f818 	bl	80102b0 <__sfp>
 8010280:	2200      	movs	r2, #0
 8010282:	60e0      	str	r0, [r4, #12]
 8010284:	2104      	movs	r1, #4
 8010286:	6860      	ldr	r0, [r4, #4]
 8010288:	f7ff ff82 	bl	8010190 <std>
 801028c:	68a0      	ldr	r0, [r4, #8]
 801028e:	2201      	movs	r2, #1
 8010290:	2109      	movs	r1, #9
 8010292:	f7ff ff7d 	bl	8010190 <std>
 8010296:	68e0      	ldr	r0, [r4, #12]
 8010298:	2202      	movs	r2, #2
 801029a:	2112      	movs	r1, #18
 801029c:	f7ff ff78 	bl	8010190 <std>
 80102a0:	2301      	movs	r3, #1
 80102a2:	61a3      	str	r3, [r4, #24]
 80102a4:	e7d2      	b.n	801024c <__sinit+0xc>
 80102a6:	bf00      	nop
 80102a8:	080121e4 	.word	0x080121e4
 80102ac:	080101d9 	.word	0x080101d9

080102b0 <__sfp>:
 80102b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102b2:	4607      	mov	r7, r0
 80102b4:	f7ff ffac 	bl	8010210 <__sfp_lock_acquire>
 80102b8:	4b1e      	ldr	r3, [pc, #120]	; (8010334 <__sfp+0x84>)
 80102ba:	681e      	ldr	r6, [r3, #0]
 80102bc:	69b3      	ldr	r3, [r6, #24]
 80102be:	b913      	cbnz	r3, 80102c6 <__sfp+0x16>
 80102c0:	4630      	mov	r0, r6
 80102c2:	f7ff ffbd 	bl	8010240 <__sinit>
 80102c6:	3648      	adds	r6, #72	; 0x48
 80102c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80102cc:	3b01      	subs	r3, #1
 80102ce:	d503      	bpl.n	80102d8 <__sfp+0x28>
 80102d0:	6833      	ldr	r3, [r6, #0]
 80102d2:	b30b      	cbz	r3, 8010318 <__sfp+0x68>
 80102d4:	6836      	ldr	r6, [r6, #0]
 80102d6:	e7f7      	b.n	80102c8 <__sfp+0x18>
 80102d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80102dc:	b9d5      	cbnz	r5, 8010314 <__sfp+0x64>
 80102de:	4b16      	ldr	r3, [pc, #88]	; (8010338 <__sfp+0x88>)
 80102e0:	60e3      	str	r3, [r4, #12]
 80102e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80102e6:	6665      	str	r5, [r4, #100]	; 0x64
 80102e8:	f000 f847 	bl	801037a <__retarget_lock_init_recursive>
 80102ec:	f7ff ff96 	bl	801021c <__sfp_lock_release>
 80102f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80102f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80102f8:	6025      	str	r5, [r4, #0]
 80102fa:	61a5      	str	r5, [r4, #24]
 80102fc:	2208      	movs	r2, #8
 80102fe:	4629      	mov	r1, r5
 8010300:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010304:	f7fd fabe 	bl	800d884 <memset>
 8010308:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801030c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010310:	4620      	mov	r0, r4
 8010312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010314:	3468      	adds	r4, #104	; 0x68
 8010316:	e7d9      	b.n	80102cc <__sfp+0x1c>
 8010318:	2104      	movs	r1, #4
 801031a:	4638      	mov	r0, r7
 801031c:	f7ff ff62 	bl	80101e4 <__sfmoreglue>
 8010320:	4604      	mov	r4, r0
 8010322:	6030      	str	r0, [r6, #0]
 8010324:	2800      	cmp	r0, #0
 8010326:	d1d5      	bne.n	80102d4 <__sfp+0x24>
 8010328:	f7ff ff78 	bl	801021c <__sfp_lock_release>
 801032c:	230c      	movs	r3, #12
 801032e:	603b      	str	r3, [r7, #0]
 8010330:	e7ee      	b.n	8010310 <__sfp+0x60>
 8010332:	bf00      	nop
 8010334:	080121e4 	.word	0x080121e4
 8010338:	ffff0001 	.word	0xffff0001

0801033c <_fwalk_reent>:
 801033c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010340:	4606      	mov	r6, r0
 8010342:	4688      	mov	r8, r1
 8010344:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010348:	2700      	movs	r7, #0
 801034a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801034e:	f1b9 0901 	subs.w	r9, r9, #1
 8010352:	d505      	bpl.n	8010360 <_fwalk_reent+0x24>
 8010354:	6824      	ldr	r4, [r4, #0]
 8010356:	2c00      	cmp	r4, #0
 8010358:	d1f7      	bne.n	801034a <_fwalk_reent+0xe>
 801035a:	4638      	mov	r0, r7
 801035c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010360:	89ab      	ldrh	r3, [r5, #12]
 8010362:	2b01      	cmp	r3, #1
 8010364:	d907      	bls.n	8010376 <_fwalk_reent+0x3a>
 8010366:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801036a:	3301      	adds	r3, #1
 801036c:	d003      	beq.n	8010376 <_fwalk_reent+0x3a>
 801036e:	4629      	mov	r1, r5
 8010370:	4630      	mov	r0, r6
 8010372:	47c0      	blx	r8
 8010374:	4307      	orrs	r7, r0
 8010376:	3568      	adds	r5, #104	; 0x68
 8010378:	e7e9      	b.n	801034e <_fwalk_reent+0x12>

0801037a <__retarget_lock_init_recursive>:
 801037a:	4770      	bx	lr

0801037c <__retarget_lock_acquire_recursive>:
 801037c:	4770      	bx	lr

0801037e <__retarget_lock_release_recursive>:
 801037e:	4770      	bx	lr

08010380 <__swhatbuf_r>:
 8010380:	b570      	push	{r4, r5, r6, lr}
 8010382:	460e      	mov	r6, r1
 8010384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010388:	2900      	cmp	r1, #0
 801038a:	b096      	sub	sp, #88	; 0x58
 801038c:	4614      	mov	r4, r2
 801038e:	461d      	mov	r5, r3
 8010390:	da08      	bge.n	80103a4 <__swhatbuf_r+0x24>
 8010392:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010396:	2200      	movs	r2, #0
 8010398:	602a      	str	r2, [r5, #0]
 801039a:	061a      	lsls	r2, r3, #24
 801039c:	d410      	bmi.n	80103c0 <__swhatbuf_r+0x40>
 801039e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103a2:	e00e      	b.n	80103c2 <__swhatbuf_r+0x42>
 80103a4:	466a      	mov	r2, sp
 80103a6:	f000 f903 	bl	80105b0 <_fstat_r>
 80103aa:	2800      	cmp	r0, #0
 80103ac:	dbf1      	blt.n	8010392 <__swhatbuf_r+0x12>
 80103ae:	9a01      	ldr	r2, [sp, #4]
 80103b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80103b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80103b8:	425a      	negs	r2, r3
 80103ba:	415a      	adcs	r2, r3
 80103bc:	602a      	str	r2, [r5, #0]
 80103be:	e7ee      	b.n	801039e <__swhatbuf_r+0x1e>
 80103c0:	2340      	movs	r3, #64	; 0x40
 80103c2:	2000      	movs	r0, #0
 80103c4:	6023      	str	r3, [r4, #0]
 80103c6:	b016      	add	sp, #88	; 0x58
 80103c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080103cc <__smakebuf_r>:
 80103cc:	898b      	ldrh	r3, [r1, #12]
 80103ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80103d0:	079d      	lsls	r5, r3, #30
 80103d2:	4606      	mov	r6, r0
 80103d4:	460c      	mov	r4, r1
 80103d6:	d507      	bpl.n	80103e8 <__smakebuf_r+0x1c>
 80103d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80103dc:	6023      	str	r3, [r4, #0]
 80103de:	6123      	str	r3, [r4, #16]
 80103e0:	2301      	movs	r3, #1
 80103e2:	6163      	str	r3, [r4, #20]
 80103e4:	b002      	add	sp, #8
 80103e6:	bd70      	pop	{r4, r5, r6, pc}
 80103e8:	ab01      	add	r3, sp, #4
 80103ea:	466a      	mov	r2, sp
 80103ec:	f7ff ffc8 	bl	8010380 <__swhatbuf_r>
 80103f0:	9900      	ldr	r1, [sp, #0]
 80103f2:	4605      	mov	r5, r0
 80103f4:	4630      	mov	r0, r6
 80103f6:	f7ff f963 	bl	800f6c0 <_malloc_r>
 80103fa:	b948      	cbnz	r0, 8010410 <__smakebuf_r+0x44>
 80103fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010400:	059a      	lsls	r2, r3, #22
 8010402:	d4ef      	bmi.n	80103e4 <__smakebuf_r+0x18>
 8010404:	f023 0303 	bic.w	r3, r3, #3
 8010408:	f043 0302 	orr.w	r3, r3, #2
 801040c:	81a3      	strh	r3, [r4, #12]
 801040e:	e7e3      	b.n	80103d8 <__smakebuf_r+0xc>
 8010410:	4b0d      	ldr	r3, [pc, #52]	; (8010448 <__smakebuf_r+0x7c>)
 8010412:	62b3      	str	r3, [r6, #40]	; 0x28
 8010414:	89a3      	ldrh	r3, [r4, #12]
 8010416:	6020      	str	r0, [r4, #0]
 8010418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801041c:	81a3      	strh	r3, [r4, #12]
 801041e:	9b00      	ldr	r3, [sp, #0]
 8010420:	6163      	str	r3, [r4, #20]
 8010422:	9b01      	ldr	r3, [sp, #4]
 8010424:	6120      	str	r0, [r4, #16]
 8010426:	b15b      	cbz	r3, 8010440 <__smakebuf_r+0x74>
 8010428:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801042c:	4630      	mov	r0, r6
 801042e:	f000 f8d1 	bl	80105d4 <_isatty_r>
 8010432:	b128      	cbz	r0, 8010440 <__smakebuf_r+0x74>
 8010434:	89a3      	ldrh	r3, [r4, #12]
 8010436:	f023 0303 	bic.w	r3, r3, #3
 801043a:	f043 0301 	orr.w	r3, r3, #1
 801043e:	81a3      	strh	r3, [r4, #12]
 8010440:	89a0      	ldrh	r0, [r4, #12]
 8010442:	4305      	orrs	r5, r0
 8010444:	81a5      	strh	r5, [r4, #12]
 8010446:	e7cd      	b.n	80103e4 <__smakebuf_r+0x18>
 8010448:	080101d9 	.word	0x080101d9

0801044c <_malloc_usable_size_r>:
 801044c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010450:	1f18      	subs	r0, r3, #4
 8010452:	2b00      	cmp	r3, #0
 8010454:	bfbc      	itt	lt
 8010456:	580b      	ldrlt	r3, [r1, r0]
 8010458:	18c0      	addlt	r0, r0, r3
 801045a:	4770      	bx	lr

0801045c <_raise_r>:
 801045c:	291f      	cmp	r1, #31
 801045e:	b538      	push	{r3, r4, r5, lr}
 8010460:	4604      	mov	r4, r0
 8010462:	460d      	mov	r5, r1
 8010464:	d904      	bls.n	8010470 <_raise_r+0x14>
 8010466:	2316      	movs	r3, #22
 8010468:	6003      	str	r3, [r0, #0]
 801046a:	f04f 30ff 	mov.w	r0, #4294967295
 801046e:	bd38      	pop	{r3, r4, r5, pc}
 8010470:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010472:	b112      	cbz	r2, 801047a <_raise_r+0x1e>
 8010474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010478:	b94b      	cbnz	r3, 801048e <_raise_r+0x32>
 801047a:	4620      	mov	r0, r4
 801047c:	f000 f830 	bl	80104e0 <_getpid_r>
 8010480:	462a      	mov	r2, r5
 8010482:	4601      	mov	r1, r0
 8010484:	4620      	mov	r0, r4
 8010486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801048a:	f000 b817 	b.w	80104bc <_kill_r>
 801048e:	2b01      	cmp	r3, #1
 8010490:	d00a      	beq.n	80104a8 <_raise_r+0x4c>
 8010492:	1c59      	adds	r1, r3, #1
 8010494:	d103      	bne.n	801049e <_raise_r+0x42>
 8010496:	2316      	movs	r3, #22
 8010498:	6003      	str	r3, [r0, #0]
 801049a:	2001      	movs	r0, #1
 801049c:	e7e7      	b.n	801046e <_raise_r+0x12>
 801049e:	2400      	movs	r4, #0
 80104a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80104a4:	4628      	mov	r0, r5
 80104a6:	4798      	blx	r3
 80104a8:	2000      	movs	r0, #0
 80104aa:	e7e0      	b.n	801046e <_raise_r+0x12>

080104ac <raise>:
 80104ac:	4b02      	ldr	r3, [pc, #8]	; (80104b8 <raise+0xc>)
 80104ae:	4601      	mov	r1, r0
 80104b0:	6818      	ldr	r0, [r3, #0]
 80104b2:	f7ff bfd3 	b.w	801045c <_raise_r>
 80104b6:	bf00      	nop
 80104b8:	200001ac 	.word	0x200001ac

080104bc <_kill_r>:
 80104bc:	b538      	push	{r3, r4, r5, lr}
 80104be:	4d07      	ldr	r5, [pc, #28]	; (80104dc <_kill_r+0x20>)
 80104c0:	2300      	movs	r3, #0
 80104c2:	4604      	mov	r4, r0
 80104c4:	4608      	mov	r0, r1
 80104c6:	4611      	mov	r1, r2
 80104c8:	602b      	str	r3, [r5, #0]
 80104ca:	f7f1 f8c3 	bl	8001654 <_kill>
 80104ce:	1c43      	adds	r3, r0, #1
 80104d0:	d102      	bne.n	80104d8 <_kill_r+0x1c>
 80104d2:	682b      	ldr	r3, [r5, #0]
 80104d4:	b103      	cbz	r3, 80104d8 <_kill_r+0x1c>
 80104d6:	6023      	str	r3, [r4, #0]
 80104d8:	bd38      	pop	{r3, r4, r5, pc}
 80104da:	bf00      	nop
 80104dc:	200062dc 	.word	0x200062dc

080104e0 <_getpid_r>:
 80104e0:	f7f1 b8b0 	b.w	8001644 <_getpid>

080104e4 <__sread>:
 80104e4:	b510      	push	{r4, lr}
 80104e6:	460c      	mov	r4, r1
 80104e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104ec:	f000 f894 	bl	8010618 <_read_r>
 80104f0:	2800      	cmp	r0, #0
 80104f2:	bfab      	itete	ge
 80104f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80104f6:	89a3      	ldrhlt	r3, [r4, #12]
 80104f8:	181b      	addge	r3, r3, r0
 80104fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80104fe:	bfac      	ite	ge
 8010500:	6563      	strge	r3, [r4, #84]	; 0x54
 8010502:	81a3      	strhlt	r3, [r4, #12]
 8010504:	bd10      	pop	{r4, pc}

08010506 <__swrite>:
 8010506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801050a:	461f      	mov	r7, r3
 801050c:	898b      	ldrh	r3, [r1, #12]
 801050e:	05db      	lsls	r3, r3, #23
 8010510:	4605      	mov	r5, r0
 8010512:	460c      	mov	r4, r1
 8010514:	4616      	mov	r6, r2
 8010516:	d505      	bpl.n	8010524 <__swrite+0x1e>
 8010518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801051c:	2302      	movs	r3, #2
 801051e:	2200      	movs	r2, #0
 8010520:	f000 f868 	bl	80105f4 <_lseek_r>
 8010524:	89a3      	ldrh	r3, [r4, #12]
 8010526:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801052a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801052e:	81a3      	strh	r3, [r4, #12]
 8010530:	4632      	mov	r2, r6
 8010532:	463b      	mov	r3, r7
 8010534:	4628      	mov	r0, r5
 8010536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801053a:	f000 b817 	b.w	801056c <_write_r>

0801053e <__sseek>:
 801053e:	b510      	push	{r4, lr}
 8010540:	460c      	mov	r4, r1
 8010542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010546:	f000 f855 	bl	80105f4 <_lseek_r>
 801054a:	1c43      	adds	r3, r0, #1
 801054c:	89a3      	ldrh	r3, [r4, #12]
 801054e:	bf15      	itete	ne
 8010550:	6560      	strne	r0, [r4, #84]	; 0x54
 8010552:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010556:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801055a:	81a3      	strheq	r3, [r4, #12]
 801055c:	bf18      	it	ne
 801055e:	81a3      	strhne	r3, [r4, #12]
 8010560:	bd10      	pop	{r4, pc}

08010562 <__sclose>:
 8010562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010566:	f000 b813 	b.w	8010590 <_close_r>
	...

0801056c <_write_r>:
 801056c:	b538      	push	{r3, r4, r5, lr}
 801056e:	4d07      	ldr	r5, [pc, #28]	; (801058c <_write_r+0x20>)
 8010570:	4604      	mov	r4, r0
 8010572:	4608      	mov	r0, r1
 8010574:	4611      	mov	r1, r2
 8010576:	2200      	movs	r2, #0
 8010578:	602a      	str	r2, [r5, #0]
 801057a:	461a      	mov	r2, r3
 801057c:	f7f1 f8a1 	bl	80016c2 <_write>
 8010580:	1c43      	adds	r3, r0, #1
 8010582:	d102      	bne.n	801058a <_write_r+0x1e>
 8010584:	682b      	ldr	r3, [r5, #0]
 8010586:	b103      	cbz	r3, 801058a <_write_r+0x1e>
 8010588:	6023      	str	r3, [r4, #0]
 801058a:	bd38      	pop	{r3, r4, r5, pc}
 801058c:	200062dc 	.word	0x200062dc

08010590 <_close_r>:
 8010590:	b538      	push	{r3, r4, r5, lr}
 8010592:	4d06      	ldr	r5, [pc, #24]	; (80105ac <_close_r+0x1c>)
 8010594:	2300      	movs	r3, #0
 8010596:	4604      	mov	r4, r0
 8010598:	4608      	mov	r0, r1
 801059a:	602b      	str	r3, [r5, #0]
 801059c:	f7f1 f8ad 	bl	80016fa <_close>
 80105a0:	1c43      	adds	r3, r0, #1
 80105a2:	d102      	bne.n	80105aa <_close_r+0x1a>
 80105a4:	682b      	ldr	r3, [r5, #0]
 80105a6:	b103      	cbz	r3, 80105aa <_close_r+0x1a>
 80105a8:	6023      	str	r3, [r4, #0]
 80105aa:	bd38      	pop	{r3, r4, r5, pc}
 80105ac:	200062dc 	.word	0x200062dc

080105b0 <_fstat_r>:
 80105b0:	b538      	push	{r3, r4, r5, lr}
 80105b2:	4d07      	ldr	r5, [pc, #28]	; (80105d0 <_fstat_r+0x20>)
 80105b4:	2300      	movs	r3, #0
 80105b6:	4604      	mov	r4, r0
 80105b8:	4608      	mov	r0, r1
 80105ba:	4611      	mov	r1, r2
 80105bc:	602b      	str	r3, [r5, #0]
 80105be:	f7f1 f8a8 	bl	8001712 <_fstat>
 80105c2:	1c43      	adds	r3, r0, #1
 80105c4:	d102      	bne.n	80105cc <_fstat_r+0x1c>
 80105c6:	682b      	ldr	r3, [r5, #0]
 80105c8:	b103      	cbz	r3, 80105cc <_fstat_r+0x1c>
 80105ca:	6023      	str	r3, [r4, #0]
 80105cc:	bd38      	pop	{r3, r4, r5, pc}
 80105ce:	bf00      	nop
 80105d0:	200062dc 	.word	0x200062dc

080105d4 <_isatty_r>:
 80105d4:	b538      	push	{r3, r4, r5, lr}
 80105d6:	4d06      	ldr	r5, [pc, #24]	; (80105f0 <_isatty_r+0x1c>)
 80105d8:	2300      	movs	r3, #0
 80105da:	4604      	mov	r4, r0
 80105dc:	4608      	mov	r0, r1
 80105de:	602b      	str	r3, [r5, #0]
 80105e0:	f7f1 f8a7 	bl	8001732 <_isatty>
 80105e4:	1c43      	adds	r3, r0, #1
 80105e6:	d102      	bne.n	80105ee <_isatty_r+0x1a>
 80105e8:	682b      	ldr	r3, [r5, #0]
 80105ea:	b103      	cbz	r3, 80105ee <_isatty_r+0x1a>
 80105ec:	6023      	str	r3, [r4, #0]
 80105ee:	bd38      	pop	{r3, r4, r5, pc}
 80105f0:	200062dc 	.word	0x200062dc

080105f4 <_lseek_r>:
 80105f4:	b538      	push	{r3, r4, r5, lr}
 80105f6:	4d07      	ldr	r5, [pc, #28]	; (8010614 <_lseek_r+0x20>)
 80105f8:	4604      	mov	r4, r0
 80105fa:	4608      	mov	r0, r1
 80105fc:	4611      	mov	r1, r2
 80105fe:	2200      	movs	r2, #0
 8010600:	602a      	str	r2, [r5, #0]
 8010602:	461a      	mov	r2, r3
 8010604:	f7f1 f8a0 	bl	8001748 <_lseek>
 8010608:	1c43      	adds	r3, r0, #1
 801060a:	d102      	bne.n	8010612 <_lseek_r+0x1e>
 801060c:	682b      	ldr	r3, [r5, #0]
 801060e:	b103      	cbz	r3, 8010612 <_lseek_r+0x1e>
 8010610:	6023      	str	r3, [r4, #0]
 8010612:	bd38      	pop	{r3, r4, r5, pc}
 8010614:	200062dc 	.word	0x200062dc

08010618 <_read_r>:
 8010618:	b538      	push	{r3, r4, r5, lr}
 801061a:	4d07      	ldr	r5, [pc, #28]	; (8010638 <_read_r+0x20>)
 801061c:	4604      	mov	r4, r0
 801061e:	4608      	mov	r0, r1
 8010620:	4611      	mov	r1, r2
 8010622:	2200      	movs	r2, #0
 8010624:	602a      	str	r2, [r5, #0]
 8010626:	461a      	mov	r2, r3
 8010628:	f7f1 f82e 	bl	8001688 <_read>
 801062c:	1c43      	adds	r3, r0, #1
 801062e:	d102      	bne.n	8010636 <_read_r+0x1e>
 8010630:	682b      	ldr	r3, [r5, #0]
 8010632:	b103      	cbz	r3, 8010636 <_read_r+0x1e>
 8010634:	6023      	str	r3, [r4, #0]
 8010636:	bd38      	pop	{r3, r4, r5, pc}
 8010638:	200062dc 	.word	0x200062dc

0801063c <_init>:
 801063c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801063e:	bf00      	nop
 8010640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010642:	bc08      	pop	{r3}
 8010644:	469e      	mov	lr, r3
 8010646:	4770      	bx	lr

08010648 <_fini>:
 8010648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801064a:	bf00      	nop
 801064c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801064e:	bc08      	pop	{r3}
 8010650:	469e      	mov	lr, r3
 8010652:	4770      	bx	lr
