INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ACM/ACM.srcs/sources_1/new/ACM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ACM/ACM.srcs/sources_1/imports/lab1/ALU/ALU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ACM/ACM.srcs/sim_1/imports/Vivado/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ACM/ACM.srcs/sources_1/imports/lab1/Register/Register.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ACM/ACM.srcs/sim_1/new/ACM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACM_tb
