# Info: [9566]: Logging session transcript to file Z:/ECE327/lab3/precision.log
# Error: [3029]: Failure parsing file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware/.precision.ini: Missing section "ApplInfo".
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista y22lai@ECE-RTOS18 Service Pack 1 6.01.7601 x86
//  
//  Start time Wed Jun 10 12:18:32 2015
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file Z:/ECE327/lab3/precision.log
# Info: [9575]: Results directory: Z:/ECE327/lab3/uw_tmp/
# Info: [9569]: Moving session transcript to file Z:/ECE327/lab3/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: "USING DESIGN ARCH"
# Info: [3021]: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
# Info: [618]: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "Z:/ECE327/lab3/mem.vhd" ...
# Info: [42502]: Analyzing input file "Z:/ECE327/lab3/lab3.vhd" ...
# Info: [42502]: Analyzing input file "Z:/ECE327/lab3/lib_lab3.vhd" ...
# Info: [42502]: Analyzing input file "Z:/ECE327/lab3/top_lab3.vhd" ...
# Info: [641]: Current working directory: Z:/ECE327/lab3/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:28:35
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 14:34:50
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.top_lab3(main): Pre-processing...
# Info: [44506]: Module work.uw_uart(main): Pre-processing...
# Info: [44506]: Module work.UARTS(RTL): Pre-processing...
# Info: [45143]: "Z:/ECE327/lab3/lib_lab3.vhd", line 135: Enumerated type TxFSM_State with 5 elements encoded as onehot.
# Info: [45144]: Encodings for TxFSM_State values.
# Info: [40000]: value                              	                   TxFSM_State[4-0]
# Info: [40000]: Idle                               	                         ----1
# Info: [40000]: Load_Tx                            	                         ---1-
# Info: [40000]: Shift_TX                           	                         --1--
# Info: [40000]: Parity_Tx                          	                         -1---
# Info: [40000]: Stop_Tx                            	                         1----
# Info: [45143]: "Z:/ECE327/lab3/lib_lab3.vhd", line 138: Enumerated type RxFSM_State with 8 elements encoded as onehot.
# Info: [45144]: Encodings for RxFSM_State values.
# Info: [40000]: value                              	                   RxFSM_State[7-0]
# Info: [40000]: Idle                               	                      -------1
# Info: [40000]: Start_Rx                           	                      ------1-
# Info: [40000]: Shift_RX                           	                      -----1--
# Info: [40000]: Edge_Rx                            	                      ----1---
# Info: [40000]: Parity_Rx                          	                      ---1----
# Info: [40000]: Parity_2                           	                      --1-----
# Info: [40000]: Stop_Rx                            	                      -1------
# Info: [40000]: RxOVF                              	                      1-------
# Info: [40000]: FSM: Removing state for un-assigned literal      01000
# Info: [45144]: Extracted FSM in module work.UARTS(RTL), with state variable = TxFSM[4:0], async set/reset state(s) = 00001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           Idle	                              00001	                            00
# Info: [40000]: FSM:	    1	        Load_Tx	                              00010	                            01
# Info: [40000]: FSM:	    2	       Shift_TX	                              00100	                            10
# Info: [40000]: FSM:	    3	        Stop_Tx	                              10000	                            11
# Info: [40000]: FSM: Removing state for un-assigned literal   00010000
# Info: [45144]: Extracted FSM in module work.UARTS(RTL), with state variable = RxFSM[7:0], async set/reset state(s) = 00000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           Idle	                           00000001	                       0000001
# Info: [40000]: FSM:	    1	       Start_Rx	                           00000010	                       0000010
# Info: [40000]: FSM:	    2	        Edge_Rx	                           00001000	                       0000100
# Info: [40000]: FSM:	    3	       Shift_RX	                           00000100	                       0001000
# Info: [40000]: FSM:	    4	       Parity_2	                           00100000	                       0010000
# Info: [40000]: FSM:	    5	        Stop_Rx	                           01000000	                       0100000
# Info: [40000]: FSM:	    6	          RxOVF	                           10000000	                       1000000
# Info: [44506]: Module work.lab3(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
# Warning: [45729]: "Z:/ECE327/lab3/lab3.vhd", line 24: signal in_data has never been used.
# Warning: [45729]: "Z:/ECE327/lab3/lib_lab3.vhd", line 459: signal txbusy has never been used.
# Warning: [45729]: "Z:/ECE327/lab3/lib_lab3.vhd", line 460: signal rts has never been used.
# Warning: [45730]: "Z:/ECE327/lab3/lib_lab3.vhd", line 462: signal lab3out[7:0] has no drivers, will be treated as don't care.
# Warning: [45731]: "Z:/ECE327/lab3/lab3.vhd", line 11: Output port o_data has never been assigned a value.
# Info: [44508]: Module work.UARTS(RTL): Compiling...
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(9) with TxDivisor(9)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(7) with TxDivisor(7)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(4) with TxDivisor(4)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(3) with TxDivisor(3)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(1) with TxDivisor(1)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register TxDivisor(0) with TxDivisor(0)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(10) with RxDivisor(10)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(8) with RxDivisor(8)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(7) with RxDivisor(7)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(6) with RxDivisor(6)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(4) with RxDivisor(4)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(3) with RxDivisor(3)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(2) with RxDivisor(2)
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Sharing register RxDivisor(0) with RxDivisor(0)
# Info: [44838]: "Z:/ECE327/lab3/lib_lab3.vhd", line 221: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_11" inferred for node "RxDiv".
# Info: [44838]: "Z:/ECE327/lab3/lib_lab3.vhd", line 243: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_12" inferred for node "TxDiv".
# Info: [44838]: "Z:/ECE327/lab3/lib_lab3.vhd", line 289: Macro Modgen_Counter "counter_dn_sload_aclear_clock_clk_en_cnt_en_0_4" inferred for node "TxBitCnt".
# Info: [44838]: "Z:/ECE327/lab3/lib_lab3.vhd", line 373: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "RxBitCnt".
# Info: [44508]: Module work.uw_uart(main): Compiling...
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[2]
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[1]
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[0]
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[2]
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[1]
# Info: [44812]: "Z:/ECE327/lab3/lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[0]
# Info: [44838]: "Z:/ECE327/lab3/lib_lab3.vhd", line 529: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_16" inferred for node "waitcount".
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
# Info: [44508]: Module work.lab3(main): Compiling...
# Info: [44523]: Root Module work.top_lab3(main): Compiling...
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[9] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[5] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[1] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[10] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[6] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[2] to constant 0
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 319: Optimizing state bit(s) RxFSM[4] to constant 0
# Warning: [45732]: "Z:/ECE327/lab3/lib_lab3.vhd", line 460: Net rts is unused after optimization
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 553: Optimizing state bit(s) sdout[7:4] to constant 1
# Warning: [45581]: "Z:/ECE327/lab3/lib_lab3.vhd", line 553: No Set/Reset assignment to signal sdout[3]. Please check if this was not intended.
# Warning: [45733]: "Z:/ECE327/lab3/lib_lab3.vhd", line 519: Optimizing state bit(s) mdata[7:4] to constant 1
# Warning: [45732]: "Z:/ECE327/lab3/lab3.vhd", line 10: Net i_data[7:0] is unused after optimization
# Warning: [45733]: "Z:/ECE327/lab3/top_lab3.vhd", line 17: Optimizing state bit(s) o_sevenseg[15] to constant 1
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 8, Inferred (Modgen/Selcounter/AddSub) : 5 (5 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 3.8 secs.
# Info: [44856]: Total lines of RTL compiled: 731.
# Info: [44513]: Overall running time 8.0 secs.
# Info: [641]: Current working directory: Z:/ECE327/lab3/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: -- Saving the design database in uw_tmp/top_lab3_gate.xdb
# Info: [3026]: Writing file: uw_tmp/top_lab3_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: [641]: Current working directory: Z:/ECE327/lab3/uw_tmp/.
# Info: [4552]: 1 Instances are flattened in hierarchical block .work.top_lab3.main.
# Info: [15002]: Optimizing design view:.work.UARTS.RTL_unfold_1370
# Info: [15002]: Optimizing design view:.work.top_lab3.main
# Warning: [1621]: Port result(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port result(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1619]: The internal tri-state driving net result(0) is being replaced by a buffer because a high-impedance 'Z' state cannot be propagated across logic being driven by the net. This may not match simulation behavior.
# Info: [1620]: Number of tristates replaced by buffers: 1.
# Info: [12041]: -- Running timing characterization...
# Info: [15002]: Optimizing design view:.work.UARTS.RTL_unfold_1370
# Info: [15112]: 1 DFFs were moved to top level for I/O mapping.
# Info: [15111]: 1 I/O registers on critical path unpacked.
# Info: -- Saving the design database in Z:/ECE327/lab3/uw_tmp/top_lab3.xdb
# Info: [3026]: Writing file: Z:/ECE327/lab3/uw_tmp/top_lab3.edf.
# Info: Info, Writing xrf file 'Z:/ECE327/lab3/uw_tmp/top_lab3.xrf'
# Info: [3026]: Writing file: Z:/ECE327/lab3/uw_tmp/top_lab3.xrf.
# Info: -- Writing file Z:/ECE327/lab3/uw_tmp/top_lab3.tcl
# Info: exq_pr_compile_project gen_vcf top_lab3 1
# Info: [644]: Finished synthesizing design.
# Info: [11019]: Total CPU time taken for synthesis: 1.3 secs.
# Info: [11020]: Overall running time 4.6 secs.
# Info: Z:/ECE327/lab3/uw_tmp/precision_tech.sdc
# Info: -- Saving the design database in uw_tmp/top_lab3_logic.xdb
# Info: [3026]: Writing file: uw_tmp/top_lab3_logic.vhd.
# Info: Info, Writing xrf file 'uw_tmp/top_lab3_logic.xrf'
# Info: [3026]: Writing file: uw_tmp/top_lab3_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: clk
# Info: -- Saving the design database in uw_tmp/top_lab3_logic.xdb
# Info: [3026]: Writing file: uw_tmp/top_lab3_logic.v.
# Info: Warning, Moving uw_tmp/top_lab3_logic.xrf to uw_tmp/mgc_old_top_lab3_logic.xrf as uw_tmp/top_lab3_logic.xrf exists
# Info: [3026]: Writing file: uw_tmp/top_lab3_logic.xrf.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** logic synthesis succeeded ***
