//DR_1600_PhyV_0x59_DM_1_ODI_0_RTTNOM_0_RTTWR_0_HDTCTRL_0x4_ODTIMP_60_RK_1_CH_2_RSVD00_0x00_TRAINTYPE_1_SIZE_S1GB
//2021-12-23 22:30:13
DDR_INFO("DR_1600_PhyV_0x59_DM_1_ODI_0_RTTNOM_0_RTTWR_0_HDTCTRL_0x4_ODTIMP_60_RK_1_CH_2_RSVD00_0x00_TRAINTYPE_1_SIZE_S1GB\n");
CFG_DDR_CLK(FREQ_DDR_1600);
//cfg_ddr_clk(1600)DDR_INFO("ddr3_init start");
DDR_INFO("ddr3 init start...");
DDR_INFO("ddrc init start...");
//DDR_R32(0xf3020080);
//DDR_W32(0xf3020080, 0xdeafdead);
//SET pwrokin_aon 1
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x1);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_STAT_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MSTR_OFF, 0x40201);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MRCTRL0_OFF, 0x1010);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MRCTRL1_OFF, 0xfe0b);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x8);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_HWLPCTL_OFF, 0xc30000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCFG0_OFF, 0x62293110);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCFG1_OFF, 0x782);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCTL_OFF, 0x300);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONADDR0_OFF, 0x1000cd2);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONADDR1_OFF, 0x501f675);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_CRCPARCTL0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_CRCPARCTL1_OFF, 0x1001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DIMMCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP0_OFF, 0x1f1f1f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP1_OFF, 0x80808);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP4_OFF, 0x1f1f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP5_OFF, 0x70f0707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP6_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP7_OFF, 0xf0f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP8_OFF, 0x3f3f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP9_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP10_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP11_OFF, 0x7);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ODTMAP_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SCHED_OFF, 0x6eb01e02);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SCHED1_OFF, 0x26);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFHPR1_OFF, 0x51004bb2);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFLPR1_OFF, 0x42009265);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFWR1_OFF, 0x360020eb);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG0_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBGCMD_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTLSTATIC_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_POISONCFG_OFF, 0x10010);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCCFG_OFF, 0x101);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGR_0_OFF, 0x601b);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGW_0_OFF, 0x500a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCTRL_0_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGQOS0_0_OFF, 0x110007);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MSTR_OFF, 0x81040001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRTMG_OFF, 0x60906);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL0_OFF, 0xd13070);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL1_OFF, 0x56003a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHTMG_OFF, 0xcb90008c);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHTMG1_OFF, 0x2e0000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT0_OFF, 0xc00100c4);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT1_OFF, 0x4f000d);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT2_OFF, 0x4606);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT3_OFF, 0xc440001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT4_OFF, 0x180000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT5_OFF, 0x90058);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT6_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT7_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RANKCTL_OFF, 0xe005);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG0_OFF, 0xa101a0e);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG1_OFF, 0xa0314);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG2_OFF, 0x4060307);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG3_OFF, 0x6006);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG4_OFF, 0x6020306);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG5_OFF, 0x4040302);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG6_OFF, 0xe000d);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG7_OFF, 0x404);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG8_OFF, 0x2c0b);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG9_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG10_OFF, 0xe0007);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG11_OFF, 0x7f01001b);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG12_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG13_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG14_OFF, 0x8a6);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG15_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL0_OFF, 0x800020);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL1_OFF, 0x70);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ODTCFG_OFF, 0x600060c);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG0_OFF, 0x5868203);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG1_OFF, 0x80404);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFILPCFG0_OFF, 0x3a10100);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFILPCFG1_OFF, 0xc1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD0_OFF, 0x80400018);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD1_OFF, 0x36005a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD2_OFF, 0x80000000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG2_OFF, 0x603);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG3_OFF, 0x8);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBICTL_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIPHYMSTR_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCPARCFG0_OFF, 0xb03033);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGR_0_OFF, 0x12b7);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGW_0_OFF, 0x50bb);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG_OFF, 0x10001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG1_OFF, 0x10001);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x64);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x81);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x80);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x80);
DDR_INFO("ddrc init end...");
DDR_INFO("ddrc rstn release start...");
CFG_RST(DDR_AXI_RSTN, 0x1);
CFG_RST(DDR_CORE_RSTN, 0x1);
DDR_INFO("ddrc rstn release end...");
DDR_INFO("disable_refresh_powerdown_dfidramclk start...");
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x2, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x0);
DDR_INFO("disable_refresh_powerdown_dfidramclk end...");
DDR_INFO("disable_dfi_init_complete_en start...");
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x3e8);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x10);
DDR_INFO("disable_dfi_init_complete_en end...");
DDR_INFO("phy_init start...");
DDR_INFO("TYPE: DDR3, 1600, train1d");
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P0_OFF, 0x3f1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB0_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB1_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB2_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB3_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB4_ATXSLEWRATE_OFF, 0xfb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB5_ATXSLEWRATE_OFF, 0xfb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB6_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB7_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB8_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB9_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLCTRL2_P0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P0_OFF, 0x212);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DLLGAINCTL_P0_OFF, 0x61);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P0_OFF, 0x208);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFF, 0x61f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB0_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB1_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB2_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB3_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB4_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB5_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB6_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB7_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB8_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB9_ATXIMPEDANCE_OFF, 0x3d);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIMODE_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFICAMODE_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALDRVSTR0_OFF, 0x11);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALVREFS_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALUCLKINFO_P0_OFF, 0x190);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P0_OFF, 0x230);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFF, 0x581);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P0_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT0_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT1_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT2_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT3_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT4_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT5_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT6_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT7_OFF, 0xf000);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_MASTERX4CONFIG_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_ACX4ANIBDIS_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLCTRL1_P0_OFF, 0x20);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLTESTMODE_P0_OFF, 0x124);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_MEMRESETL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_DDR3_1D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_DDR3_1D);
DDR_INFO("DDR3_DT_1600_TRAIN1D: set_msgblock");
DDR_W32(APB_DDRPHY_BASE+0x54000*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54001*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54002*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54003*4, 0x640);
DDR_W32(APB_DDRPHY_BASE+0x54004*4, 0x2);
DDR_W32(APB_DDRPHY_BASE+0x54005*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54006*4, 0x159);
DDR_W32(APB_DDRPHY_BASE+0x54007*4, 0x2000);
DDR_W32(APB_DDRPHY_BASE+0x54008*4, 0x101);
DDR_W32(APB_DDRPHY_BASE+0x54009*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400b*4, 0x31f);
DDR_W32(APB_DDRPHY_BASE+0x5400c*4, 0x4);
DDR_W32(APB_DDRPHY_BASE+0x5400d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54010*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54011*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54012*4, 0x1);
DDR_W32(APB_DDRPHY_BASE+0x54013*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54014*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54015*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54016*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54017*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54018*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54019*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54020*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54021*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54022*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54023*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54024*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54025*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54026*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54027*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54028*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54029*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402f*4, 0xf70);
DDR_W32(APB_DDRPHY_BASE+0x54030*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54031*4, 0x18);
DDR_W32(APB_DDRPHY_BASE+0x54032*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54033*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54034*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54035*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54036*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54037*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54038*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54039*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403a*4, 0x1221);
DDR_W32(APB_DDRPHY_BASE+0x5403b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54040*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54041*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54042*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54043*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54044*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54045*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54046*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54047*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54048*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54049*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5404f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54050*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54051*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54052*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54053*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54054*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54055*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54056*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54057*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54058*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54059*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5405f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54060*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54061*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54062*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54063*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54064*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54065*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54066*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54067*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54068*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54069*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5406f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54070*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54071*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54072*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54073*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54074*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54075*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54076*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54077*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54078*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54079*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5407f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54080*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54081*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54082*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54083*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54084*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54085*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54086*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54087*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54088*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54089*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5408f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54090*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54091*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54092*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54093*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54094*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54095*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54096*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54097*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54098*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54099*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5409f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540a9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540aa*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ab*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ac*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ad*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ae*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540af*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540b9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ba*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540bb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540bc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540bd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540be*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540bf*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540c9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ca*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540cb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540cc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540cd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ce*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540cf*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540d9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540da*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540db*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540dc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540dd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540de*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540df*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540e9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ea*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540eb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ec*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ed*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ee*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ef*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540f9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540fa*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540fb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540fc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540fd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540fe*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x540ff*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54100*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54101*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54102*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54103*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54104*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54105*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54106*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54107*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54108*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54109*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5410f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54110*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54111*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54112*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54113*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54114*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54115*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54116*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54117*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54118*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54119*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5411f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54120*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54121*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54122*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54123*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54124*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54125*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54126*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54127*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54128*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54129*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5412f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54130*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54131*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54132*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54133*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54134*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54135*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54136*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54137*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54138*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54139*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5413f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54140*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54141*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54142*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54143*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54144*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54145*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54146*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54147*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54148*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54149*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5414f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54150*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54151*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54152*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54153*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54154*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54155*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54156*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54157*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54158*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54159*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5415f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54160*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54161*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54162*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54163*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54164*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54165*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54166*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54167*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54168*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54169*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5416f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54170*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54171*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54172*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54173*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54174*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54175*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54176*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54177*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54178*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54179*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5417f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54180*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54181*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54182*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54183*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54184*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54185*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54186*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54187*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54188*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54189*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5418f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54190*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54191*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54192*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54193*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54194*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54195*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54196*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54197*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54198*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54199*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419b*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5419f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541a9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541aa*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ab*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ac*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ad*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ae*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541af*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541b9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ba*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541bb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541bc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541bd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541be*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541bf*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541c9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ca*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541cb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541cc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541cd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ce*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541cf*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541d9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541da*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541db*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541dc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541dd*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541de*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541df*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541e9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ea*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541eb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ec*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ed*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ee*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541ef*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f0*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f1*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f2*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f3*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f4*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f5*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f6*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f7*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f8*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541f9*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541fa*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541fb*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x541fc*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_DDR3_1D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
dwc_ddrphy_phyinit_userCustom_H_readMsgBlock(0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S1_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S2_OFF, 0x10e);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S1_OFF, 0x480);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S0_OFF, 0x44);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S0_OFF, 0x14f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S0_OFF, 0x4f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S1_OFF, 0x45a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S2_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S0_OFF, 0x40c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S0_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S2_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S2_OFF, 0x78);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S0_OFF, 0x549);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S0_OFF, 0xd49);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S0_OFF, 0x94a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S0_OFF, 0x441);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S0_OFF, 0x42);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S2_OFF, 0x58);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S0_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S1_OFF, 0x8138);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S0_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S2_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_SEQUENCEROVERRIDE_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_STARTVECTOR0B0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_STARTVECTOR0B15_OFF, 0x2b);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P0_OFF, 0x32);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P0_OFF, 0x64);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P0_OFF, 0x3e8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P0_OFF, 0x2c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG1_OFF, 0x173);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG2_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG3_OFF, 0x6110);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG4_OFF, 0x2152);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG5_OFF, 0xdfbd);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG6_OFF, 0xffff);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG7_OFF, 0x6152);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALZAP_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x19);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DRTUB0_UCCLKHCLKENABLES_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_INFO("phy_init end...");
DDR_INFO("dfi_init start...");
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFISTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x0);
DDR_INFO("dfi_init end...");
DDR_INFO("timing_reg_update_after_training_ddr3 start...");
timing_reg_update_after_training();
DDR_INFO("timing_reg_update_after_training_ddr3 end...");
DDR_INFO("enable_dfi_init_complete_en_and_disable_selfref_sw start...");
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x5, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_INFO("enable_dfi_init_complete_en_and_disable_selfref_sw end...");
DDR_INFO("wait_mission_mode start...");
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_STAT_OFF, 0x7, 0x1, 0x3e8);
DDR_INFO("wait_mission_mode end...");
DDR_INFO("set_back_registers_in_step4 start...");
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_MP_PCTRL_0_OFF, 0x0, 0x1, 0x1);
DDR_INFO("set_back_registers_in_step4 end...");
DDR_INFO("ddr3 init done.");
DDR_INFO("ddr3_init end");
//WR_RD_DDR_CHECK();
//SYS_TB_CTRL_STOP_SIM: 
