#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb  4 14:48:35 2020
# Process ID: 11488
# Current directory: D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11036 D:\TimeController\Vivado_Projects\MainProjects\High ResolutionMode\ST_TEST\ST_TEST.xpr
# Log file: D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST/vivado.log
# Journal file: D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST/ST_TEST.xpr}
INFO: [Project 1-313] Project file moved from 'D:/SInglePhotons/Vivado Projects/SERDES_OVERSAMPLE/ST_TEST' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/TimeController/Vivado_Projects/HW_IP/SDDR_ST'; using path 'D:/SInglePhotons/HW_IP/SDDR_ST' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SInglePhotons/HW_IP/SDDR_ST'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 860.066 ; gain = 207.867
update_compile_order -fileset sources_1
open_bd_design {D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST/ST_TEST.srcs/sources_1/bd/ST_TEST/ST_TEST.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DATA0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - UTIL0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DELAY0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DELAY1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DEBUG
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DUTIL
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- cri.nz:user:SDDR_ST:1.0 - SDDR_ST_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_1
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_2
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:module_ref:METAH:1.0 - METAH_0
Adding component instance block -- xilinx.com:module_ref:METAH:1.0 - METAH_1
Adding component instance block -- xilinx.com:module_ref:METAH:1.0 - METAH_2
Adding component instance block -- xilinx.com:module_ref:METAH:1.0 - METAH_3
Adding component instance block -- xilinx.com:module_ref:METAH:1.0 - METAH_4
Adding component instance block -- xilinx.com:module_ref:SHUFFLYBOI:1.0 - SHUFFLYBOI_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:module_ref:clock_splitter:1.0 - clock_splitter_0
Adding component instance block -- xilinx.com:module_ref:CLOCK_DELAY:1.0 - CLOCK_DELAY_0
Adding component instance block -- xilinx.com:module_ref:IDEL_CTRL:1.0 - IDEL_CTRL_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /selectio_wiz_3/in_delay_reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /selectio_wiz_2/in_delay_reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /selectio_wiz_1/in_delay_reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /selectio_wiz_0/in_delay_reset(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK1(undef) and /METAH_0/SYNC_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /UTIL0/gpio_io_o(undef) and /SDDR_ST_0/RESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK3(undef) and /METAH_1/SYNC_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out5(clk) and /SDDR_ST_0/MCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /selectio_wiz_0/ref_clock(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK5(undef) and /METAH_2/SYNC_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK7(undef) and /METAH_3/SYNC_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /METAH_0/OUTP(undef) and /selectio_wiz_0/io_reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /METAH_1/OUTP(undef) and /selectio_wiz_1/io_reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /METAH_2/OUTP(undef) and /selectio_wiz_2/io_reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /METAH_3/OUTP(undef) and /selectio_wiz_3/io_reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK0(undef) and /selectio_wiz_0/clk_in(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK2(undef) and /selectio_wiz_1/clk_in(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK4(undef) and /selectio_wiz_2/clk_in(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clock_splitter_0/CLK6(undef) and /selectio_wiz_3/clk_in(clk)
Successfully read diagram <ST_TEST> from BD file <D:/TimeController/Vivado_Projects/MainProjects/High ResolutionMode/ST_TEST/ST_TEST.srcs/sources_1/bd/ST_TEST/ST_TEST.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.031 ; gain = 97.723
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:54:35 2020...
