Protel Design System Design Rule Check
PCB File : F:\project\project\新工程\简易示波器\hardware\PCB1.pcbdoc
Date     : 2025/7/24
Time     : 22:07:33

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) ((InNet('PD0') OR InNet('GND') OR InNet('3.3V') OR InNet('PD1') OR InNet('$1N3764') OR InNet('$1N4985') OR InNet('$1N4983') OR InNet('NRST') OR InNet('$1N8215') OR InNet('$1N7428') OR InNet('+5V') OR InNet('AGND') OR InNet('-5V') OR InNet('$1N7417') OR InNet('3V3') OR InNet('$1N9080') OR InNet('$1N9081') OR InNet('VBAT1') OR InNet('$1N9083') OR InNet('$1N3118') OR InNet('$1N3144') OR InNet('VBAT') OR InNet('$1N2700') OR InNet('$1N7921') OR InNet('PA2') OR InNet('PA3') OR InNet('PA4') OR InNet('PA5') OR InNet('PA6') OR InNet('$1N5468') OR InNet('$1N5472') OR InNet('$1N5608') OR InNet('$1N5280') OR InNet('$1N5593') OR InNet('BOOT1') OR InNet('BOOT0') OR InNet('$1N5306') OR InNet('$1N7431') OR InNet('D-') OR InNet('DN') OR InNet('D+') OR InNet('DP') OR InNet('$1N7412') OR InNet('$1N7434') OR InNet('PB0') OR InNet('PB1') OR InNet('PB2') OR InNet('$1N7426') OR InNet('PB3') OR InNet('PB4') OR InNet('$1N8720') OR InNet('$1N8718') OR InNet('$1N8207') OR InNet('$1N7427') OR InNet('PB6') OR InNet('PB7') OR InNet('PB5') OR InNet('PA7') OR InNet('PC13') OR InNet('PC14') OR InNet('PC15') OR InNet('PA0') OR InNet('PA1') OR InNet('PB10') OR InNet('PB11') OR InNet('PB12') OR InNet('PB13') OR InNet('PB14') OR InNet('PB15') OR InNet('PA8') OR InNet('PA9') OR InNet('PA10') OR InNet('PA11') OR InNet('PA12') OR InNet('PA13') OR InNet('PA14') OR InNet('PA15') OR InNet('PB8') OR InNet('PB9'))),(All)
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad H1-5(5920mil,4476.487mil) on Multi-Layer And Polygon Track (5920mil,4432.922mil)(5920mil,4443.123mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad H1-6(5920mil,4376.487mil) on Multi-Layer And Polygon Track (5953.364mil,4376.487mil)(5963.565mil,4376.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad H2-1(6075mil,3806.487mil) on Multi-Layer And Polygon Track (6110.333mil,3806.487mil)(6120.533mil,3806.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad H2-2(6075mil,3906.487mil) on Multi-Layer And Polygon Track (6110.333mil,3906.487mil)(6120.533mil,3906.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad LED3-1(5245.005mil,3210.012mil) on Top Layer And Polygon Track (5245.005mil,3184.164mil)(5245.005mil,3194.364mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad LED4-2(4790.087mil,3206.109mil) on Top Layer And Polygon Track (4790.087mil,3221.757mil)(4790.087mil,3231.957mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad R14-1(4469.66mil,4106.487mil) on Top Layer And Track (4469.66mil,4103.947mil)(4469.66mil,4106.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad R15-2(4915.34mil,4106.487mil) on Top Layer And Track (4915.34mil,4091.487mil)(4915.34mil,4106.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad R18-1(3975.34mil,5317.167mil) on Top Layer And Polygon Track (3948.232mil,5317.167mil)(3958.432mil,5317.167mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad RF1-4(3933.8mil,6325.887mil) on Multi-Layer And Polygon Track (3933.8mil,6250.837mil)(3933.8mil,6261.037mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad RF1-4(3933.8mil,6325.887mil) on Multi-Layer And Polygon Track (3933.8mil,6390.737mil)(3933.8mil,6400.937mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad SW2-3(5708.54mil,4547.907mil) on Top Layer And Polygon Track (5659.07mil,4547.907mil)(5669.27mil,4547.907mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad TP5-1(5450mil,5471.487mil) on Multi-Layer And Track (5335mil,5586.487mil)(5450mil,5471.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad U12-7(4880mil,5626.487mil) on Multi-Layer And Track (4887.56mil,5626.487mil)(5012.56mil,5501.487mil) on Top Layer 
   Violation between Clearance Constraint: (2.973mil < 6mil) Between Pad U13-2(5335mil,5626.487mil) on Multi-Layer And Track (5335mil,5586.487mil)(5450mil,5471.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad U13-6(5435mil,5926.487mil) on Multi-Layer And Polygon Track (5395.373mil,5926.487mil)(5405.573mil,5926.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Pad U3-14(5545mil,4231.487mil) on Multi-Layer And Polygon Track (5545mil,4262.883mil)(5545mil,4273.083mil) on Bottom Layer 
   Violation between Clearance Constraint: (1.729mil < 6mil) Between Pad X1-2(4365mil,4640.027mil) on Multi-Layer And Track (4362.444mil,4601.487mil)(4917.48mil,4601.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (2.871mil < 6mil) Between Polygon Track (5920mil,4409.851mil)(5920mil,4420.051mil) on Bottom Layer And Polygon Track (5920mil,4432.922mil)(5920mil,4443.123mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (3453.204mil,4801.796mil)(3483.204mil,4801.796mil) on Top Layer And Track (3483.204mil,4801.796mil)(3652.895mil,4971.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Track (3483.204mil,4801.796mil)(3652.895mil,4971.487mil) on Top Layer And Via (3652.895mil,4971.487mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (3666.575mil,4376.92mil)(4041.575mil,4751.92mil) on Bottom Layer And Track (4041.575mil,4751.92mil)(4596.575mil,4751.92mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4422.56mil,5497.408mil)(4422.56mil,5566.487mil) on Top Layer And Track (4422.56mil,5497.408mil)(4460.826mil,5459.142mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4422.56mil,5497.408mil)(4422.56mil,5566.487mil) on Top Layer And Track (4422.56mil,5566.487mil)(4422.56mil,5656.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4422.56mil,5497.408mil)(4422.56mil,5566.487mil) on Top Layer And Track (4422.56mil,5566.487mil)(4542.56mil,5566.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4801.73mil,4209.167mil)(4904.41mil,4106.487mil) on Top Layer And Track (4915.34mil,4091.487mil)(4915.34mil,4106.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4802.68mil,4658.217mil)(4863.718mil,4658.217mil) on Top Layer And Track (4863.718mil,4655.205mil)(4863.718mil,4658.217mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4887.56mil,5626.487mil)(5012.56mil,5501.487mil) on Top Layer And Track (5012.56mil,5456.487mil)(5012.56mil,5501.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (4904.41mil,4106.487mil)(4915.34mil,4106.487mil) on Top Layer And Track (4915.34mil,4091.487mil)(4915.34mil,4106.487mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (5201.96mil,4835.387mil)(5216.677mil,4850.104mil) on Top Layer And Track (5216.677mil,4850.104mil)(5216.677mil,5129.81mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 4mil) Between Track (5335mil,5586.487mil)(5335mil,5626.487mil) on Bottom Layer And Track (5335mil,5586.487mil)(5450mil,5471.487mil) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 6mil) Between Track (5478.54mil,4480.067mil)(5478.54mil,4600.067mil) on Bottom Layer And Via (5478.54mil,4480.067mil) from Top Layer to Bottom Layer 
Rule Violations :32

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (106.3mil > 100mil) Pad SW7-6(3548.46mil,4101.332mil) on Multi-Layer Actual Slot Hole Width = 106.3mil
   Violation between Hole Size Constraint: (106.3mil > 100mil) Pad SW7-7(3981.53mil,4101.332mil) on Multi-Layer Actual Slot Hole Width = 106.3mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad TP10-1(3172.5mil,6330.987mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad TP7-1(6080.5mil,6330.987mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad TP8-1(6080.5mil,3303.987mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad TP9-1(3172.5mil,3303.987mil) on Multi-Layer Actual Hole Size = 126mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.822mil < 10mil) Between Pad C2-1(5659.787mil,4824.814mil) on Top Layer And Via (5620.571mil,4852.376mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.822mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.821mil < 10mil) Between Pad C2-2(5659.787mil,4879.934mil) on Top Layer And Via (5620.571mil,4852.376mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.821mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.148mil < 10mil) Between Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer And Via (4441.46mil,4575.067mil) from Top Layer to Bottom Layer [Bottom Solder Mask Layer] Mask Sliver [7.148mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.329mil < 10mil) Between Pad C4-1(5350.891mil,4824.814mil) on Top Layer And Via (5313.54mil,4795.067mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.329mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.132mil < 10mil) Between Pad C4-2(5350.891mil,4879.934mil) on Top Layer And Via (5355.339mil,4914.814mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [3.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.752mil < 10mil) Between Pad C8-1(5582.56mil,4879.938mil) on Top Layer And Via (5620.571mil,4852.376mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.753mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.75mil < 10mil) Between Pad C8-2(5582.56mil,4824.818mil) on Top Layer And Via (5620.571mil,4852.376mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.751mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.257mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Via (5989.674mil,4750.175mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [3.257mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.454mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Via (6019.66mil,4726.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.454mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.586mil < 10mil) Between Pad Q1-1(3748.365mil,5040.857mil) on Top Layer And Via (3710mil,5041.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [8.586mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.655mil < 10mil) Between Pad Q1-2(3673.566mil,5040.857mil) on Top Layer And Via (3710mil,5041.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.85mil < 10mil) Between Pad Q2-2(3669.135mil,4568.072mil) on Top Layer And Via (3699.135mil,4598.072mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.671mil < 10mil) Between Pad R12-2(4460.826mil,5532.132mil) on Top Layer And Via (4485.801mil,5494.771mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.671mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.702mil < 10mil) Between Pad R13-2(4460.826mil,5678.113mil) on Top Layer And Via (4485mil,5641.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.456mil < 10mil) Between Pad R19-1(4460.826mil,5605.122mil) on Top Layer And Via (4485mil,5641.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.456mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.453mil < 10mil) Between Pad R3-1(3742.671mil,5116.487mil) on Top Layer And Via (3780mil,5122.547mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.626mil < 10mil) Between Pad R4-1(3741.992mil,4875.246mil) on Top Layer And Via (3709.382mil,4901.957mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [2.626mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.709mil < 10mil) Between Pad R6-1(3677.671mil,4717.388mil) on Top Layer And Via (3708.352mil,4686.147mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [3.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.295mil < 10mil) Between Pad R6-2(3736.992mil,4717.388mil) on Top Layer And Via (3708.352mil,4686.147mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [2.295mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.065mil < 10mil) Between Pad R8-1(4460.826mil,5459.142mil) on Top Layer And Via (4485.801mil,5494.771mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.39mil < 10mil) Between Pad R8-2(4520.146mil,5459.142mil) on Top Layer And Via (4485.801mil,5494.771mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.175mil < 10mil) Between Pad SW2-2(5401.46mil,4725.067mil) on Top Layer And Via (5341.46mil,4695.067mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.175mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.582mil < 10mil) Between Pad SW2-2(5401.46mil,4725.067mil) on Top Layer And Via (5343.54mil,4735.067mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [2.582mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-1(4861.73mil,4599.167mil) on Top Layer And Pad U2-2(4881.42mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-10(5038.9mil,4599.167mil) on Top Layer And Pad U2-11(5058.58mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-10(5038.9mil,4599.167mil) on Top Layer And Pad U2-9(5019.21mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-11(5058.58mil,4599.167mil) on Top Layer And Pad U2-12(5078.27mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.341mil < 10mil) Between Pad U2-11(5058.58mil,4599.167mil) on Top Layer And Via (5038.9mil,4554.167mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.633mil < 10mil) Between Pad U2-12(5078.27mil,4599.167mil) on Top Layer And Via (5082.661mil,4548.39mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.633mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.288mil < 10mil) Between Pad U2-12(5078.27mil,4599.167mil) on Top Layer And Via (5107.32mil,4632.907mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-13(5137.32mil,4658.217mil) on Top Layer And Pad U2-14(5137.32mil,4677.907mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.679mil < 10mil) Between Pad U2-13(5137.32mil,4658.217mil) on Top Layer And Via (5107.32mil,4632.907mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.679mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-14(5137.32mil,4677.907mil) on Top Layer And Pad U2-15(5137.32mil,4697.587mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-15(5137.32mil,4697.587mil) on Top Layer And Pad U2-16(5137.32mil,4717.277mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-16(5137.32mil,4717.277mil) on Top Layer And Pad U2-17(5137.32mil,4736.957mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-17(5137.32mil,4736.957mil) on Top Layer And Pad U2-18(5137.32mil,4756.647mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-18(5137.32mil,4756.647mil) on Top Layer And Pad U2-19(5137.32mil,4776.327mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.649mil < 10mil) Between Pad U2-18(5137.32mil,4756.647mil) on Top Layer And Via (5186.06mil,4765.067mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.649mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-19(5137.32mil,4776.327mil) on Top Layer And Pad U2-20(5137.32mil,4796.017mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.705mil < 10mil) Between Pad U2-19(5137.32mil,4776.327mil) on Top Layer And Via (5186.06mil,4765.067mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.705mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-2(4881.42mil,4599.167mil) on Top Layer And Pad U2-3(4901.1mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-20(5137.32mil,4796.017mil) on Top Layer And Pad U2-21(5137.32mil,4815.697mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-21(5137.32mil,4815.697mil) on Top Layer And Pad U2-22(5137.32mil,4835.387mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-22(5137.32mil,4835.387mil) on Top Layer And Pad U2-23(5137.32mil,4855.067mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-23(5137.32mil,4855.067mil) on Top Layer And Pad U2-24(5137.32mil,4874.757mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.459mil < 10mil) Between Pad U2-23(5137.32mil,4855.067mil) on Top Layer And Via (5083.54mil,4846.647mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.459mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-25(5078.27mil,4933.807mil) on Top Layer And Pad U2-26(5058.58mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-26(5058.58mil,4933.807mil) on Top Layer And Pad U2-27(5038.9mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-27(5038.9mil,4933.807mil) on Top Layer And Pad U2-28(5019.21mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-28(5019.21mil,4933.807mil) on Top Layer And Pad U2-29(4999.53mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-29(4999.53mil,4933.807mil) on Top Layer And Pad U2-30(4979.84mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-29(4999.53mil,4933.807mil) on Top Layer And Via (4979.84mil,4888.807mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-3(4901.1mil,4599.167mil) on Top Layer And Pad U2-4(4920.79mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.06mil < 10mil) Between Pad U2-3(4901.1mil,4599.167mil) on Top Layer And Via (4897.444mil,4651.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-30(4979.84mil,4933.807mil) on Top Layer And Pad U2-31(4960.16mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-31(4960.16mil,4933.807mil) on Top Layer And Pad U2-32(4940.47mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.341mil < 10mil) Between Pad U2-31(4960.16mil,4933.807mil) on Top Layer And Via (4979.84mil,4888.807mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-32(4940.47mil,4933.807mil) on Top Layer And Pad U2-33(4920.79mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-33(4920.79mil,4933.807mil) on Top Layer And Pad U2-34(4901.1mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-33(4920.79mil,4933.807mil) on Top Layer And Via (4901.1mil,4888.807mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-34(4901.1mil,4933.807mil) on Top Layer And Pad U2-35(4881.42mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-35(4881.42mil,4933.807mil) on Top Layer And Pad U2-36(4861.73mil,4933.807mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.341mil < 10mil) Between Pad U2-35(4881.42mil,4933.807mil) on Top Layer And Via (4901.1mil,4888.807mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-37(4802.68mil,4874.757mil) on Top Layer And Pad U2-38(4802.68mil,4855.067mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-38(4802.68mil,4855.067mil) on Top Layer And Pad U2-39(4802.68mil,4835.387mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-38(4802.68mil,4855.067mil) on Top Layer And Via (4847.68mil,4874.757mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-39(4802.68mil,4835.387mil) on Top Layer And Pad U2-40(4802.68mil,4815.697mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-4(4920.79mil,4599.167mil) on Top Layer And Pad U2-5(4940.47mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-40(4802.68mil,4815.697mil) on Top Layer And Pad U2-41(4802.68mil,4796.017mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-41(4802.68mil,4796.017mil) on Top Layer And Pad U2-42(4802.68mil,4776.327mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-42(4802.68mil,4776.327mil) on Top Layer And Pad U2-43(4802.68mil,4756.647mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.322mil < 10mil) Between Pad U2-42(4802.68mil,4776.327mil) on Top Layer And Via (4849.997mil,4771.486mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [2.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-43(4802.68mil,4756.647mil) on Top Layer And Pad U2-44(4802.68mil,4736.957mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-43(4802.68mil,4756.647mil) on Top Layer And Via (4847.68mil,4736.957mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.175mil < 10mil) Between Pad U2-43(4802.68mil,4756.647mil) on Top Layer And Via (4849.997mil,4771.486mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.175mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-44(4802.68mil,4736.957mil) on Top Layer And Pad U2-45(4802.68mil,4717.277mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-45(4802.68mil,4717.277mil) on Top Layer And Pad U2-46(4802.68mil,4697.587mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.341mil < 10mil) Between Pad U2-45(4802.68mil,4717.277mil) on Top Layer And Via (4847.68mil,4736.957mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-46(4802.68mil,4697.587mil) on Top Layer And Pad U2-47(4802.68mil,4677.907mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-47(4802.68mil,4677.907mil) on Top Layer And Pad U2-48(4802.68mil,4658.217mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-5(4940.47mil,4599.167mil) on Top Layer And Pad U2-6(4960.16mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-5(4940.47mil,4599.167mil) on Top Layer And Via (4960.16mil,4644.167mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-6(4960.16mil,4599.167mil) on Top Layer And Pad U2-7(4979.84mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.122mil < 10mil) Between Pad U2-7(4979.84mil,4599.167mil) on Top Layer And Pad U2-8(4999.53mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.341mil < 10mil) Between Pad U2-7(4979.84mil,4599.167mil) on Top Layer And Via (4960.16mil,4644.167mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.112mil < 10mil) Between Pad U2-8(4999.53mil,4599.167mil) on Top Layer And Pad U2-9(5019.21mil,4599.167mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.348mil < 10mil) Between Pad U2-9(5019.21mil,4599.167mil) on Top Layer And Via (5038.9mil,4554.167mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [7.348mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.544mil < 10mil) Between Pad U3-2(4345mil,4231.487mil) on Multi-Layer And Via (4290mil,4216.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.544mil] / [Bottom Solder Mask Layer] Mask Sliver [9.544mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.461mil < 10mil) Between Pad U6-10(3882.3mil,5071.487mil) on Top Layer And Via (3942.56mil,5071.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [5.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.178mil < 10mil) Between Pad U6-13(3882.3mil,4921.487mil) on Top Layer And Via (3828.352mil,4896.147mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.716mil < 10mil) Between Pad U6-14(3882.3mil,4871.487mil) on Top Layer And Via (3828.352mil,4896.147mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [8.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.872mil < 10mil) Between Pad USB1-1(3290.97mil,4954.023mil) on Top Layer And Pad USB1-13(3269.317mil,4998.311mil) on Multi-Layer [Top Solder Mask Layer] Mask Sliver [7.872mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.908mil < 10mil) Between Pad USB1-1(3290.97mil,4954.023mil) on Top Layer And Pad USB1-2(3290.97mil,4922.523mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.908mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.92mil < 10mil) Between Pad USB1-10(3290.97mil,4759.133mil) on Top Layer And Pad USB1-11(3290.97mil,4733.543mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [4.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad USB1-10(3290.97mil,4759.133mil) on Top Layer And Pad USB1-9(3290.97mil,4778.823mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.898mil < 10mil) Between Pad USB1-11(3290.97mil,4733.543mil) on Top Layer And Pad USB1-12(3290.97mil,4702.053mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [5.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.686mil < 10mil) Between Pad USB1-11(3290.97mil,4733.543mil) on Top Layer And Via (3290.971mil,4702.053mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [4.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.872mil < 10mil) Between Pad USB1-12(3290.97mil,4702.053mil) on Top Layer And Pad USB1-14(3269.316mil,4657.759mil) on Multi-Layer [Top Solder Mask Layer] Mask Sliver [7.872mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.834mil < 10mil) Between Pad USB1-14(3269.316mil,4657.759mil) on Multi-Layer And Via (3290.971mil,4702.053mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.834mil] / [Bottom Solder Mask Layer] Mask Sliver [6.834mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.92mil < 10mil) Between Pad USB1-2(3290.97mil,4922.523mil) on Top Layer And Pad USB1-3(3290.97mil,4896.933mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [4.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad USB1-3(3290.97mil,4896.933mil) on Top Layer And Pad USB1-4(3290.97mil,4877.243mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad USB1-4(3290.97mil,4877.243mil) on Top Layer And Pad USB1-5(3290.97mil,4857.563mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad USB1-5(3290.97mil,4857.563mil) on Top Layer And Pad USB1-6(3290.97mil,4837.883mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad USB1-6(3290.97mil,4837.883mil) on Top Layer And Pad USB1-7(3290.97mil,4818.193mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad USB1-7(3290.97mil,4818.193mil) on Top Layer And Pad USB1-8(3290.97mil,4798.513mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad USB1-8(3290.97mil,4798.513mil) on Top Layer And Pad USB1-9(3290.97mil,4778.823mil) on Top Layer [Top Solder Mask Layer] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.41mil < 10mil) Between Pad X1-1(4365mil,4832.947mil) on Multi-Layer And Via (4402.444mil,4801.487mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [1.41mil] / [Bottom Solder Mask Layer] Mask Sliver [1.41mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.607mil < 10mil) Between Via (4847.68mil,4736.957mil) from Top Layer to Bottom Layer And Via (4849.997mil,4771.486mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [6.607mil] / [Bottom Solder Mask Layer] Mask Sliver [6.607mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.109mil < 10mil) Between Via (5350.891mil,4877.964mil) from Top Layer to Bottom Layer And Via (5355.339mil,4914.814mil) from Top Layer to Bottom Layer [Top Solder Mask Layer] Mask Sliver [9.109mil] / [Bottom Solder Mask Layer] Mask Sliver [9.109mil]
Rule Violations :109

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (3387.593mil,5250.731mil) on Bottom Silkscreen Layer And Pad C9-2(3402.56mil,5266.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (3387.593mil,5282.227mil) on Bottom Silkscreen Layer And Pad C9-2(3402.56mil,5266.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (3392.593mil,5050.731mil) on Bottom Silkscreen Layer And Pad C7-2(3407.56mil,5066.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (3392.593mil,5082.227mil) on Bottom Silkscreen Layer And Pad C7-2(3407.56mil,5066.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (3472.643mil,5250.749mil) on Bottom Silkscreen Layer And Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (3472.643mil,5282.246mil) on Bottom Silkscreen Layer And Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (3477.643mil,5050.749mil) on Bottom Silkscreen Layer And Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (3477.643mil,5082.246mil) on Bottom Silkscreen Layer And Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (3667.49mil,4784.316mil) on Top Silkscreen Layer And Pad C6-2(3682.457mil,4800.056mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (3667.49mil,4815.812mil) on Top Silkscreen Layer And Pad C6-2(3682.457mil,4800.056mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (4327.477mil,4905.731mil) on Bottom Silkscreen Layer And Pad C1-2(4342.444mil,4921.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (4327.477mil,4937.227mil) on Bottom Silkscreen Layer And Pad C1-2(4342.444mil,4921.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (4332.477mil,4540.731mil) on Bottom Silkscreen Layer And Pad C3-2(4347.444mil,4556.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (4332.477mil,4572.227mil) on Bottom Silkscreen Layer And Pad C3-2(4347.444mil,4556.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (4412.527mil,4905.749mil) on Bottom Silkscreen Layer And Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (4412.527mil,4937.246mil) on Bottom Silkscreen Layer And Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (4417.527mil,4540.749mil) on Bottom Silkscreen Layer And Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (4417.527mil,4572.246mil) on Bottom Silkscreen Layer And Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (4599.244mil,3197.086mil) on Top Silkscreen Layer And Pad C24-2(4615mil,3212.053mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (4599.262mil,3282.136mil) on Top Silkscreen Layer And Pad C24-1(4615mil,3267.173mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (4630.74mil,3197.086mil) on Top Silkscreen Layer And Pad C24-2(4615mil,3212.053mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (4630.759mil,3282.136mil) on Top Silkscreen Layer And Pad C24-1(4615mil,3267.173mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (4687.103mil,3197.086mil) on Top Silkscreen Layer And Pad C25-2(4702.859mil,3212.053mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (4687.121mil,3282.136mil) on Top Silkscreen Layer And Pad C25-1(4702.859mil,3267.173mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (4718.599mil,3197.086mil) on Top Silkscreen Layer And Pad C25-2(4702.859mil,3212.053mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (4718.618mil,3282.136mil) on Top Silkscreen Layer And Pad C25-1(4702.859mil,3267.173mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.077mil < 10mil) Between Arc (4836.586mil,4598.771mil) on Top Silkscreen Layer And Pad U2-1(4861.73mil,4599.167mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (5335.151mil,4894.901mil) on Top Silkscreen Layer And Pad C4-2(5350.891mil,4879.934mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (5366.647mil,4894.901mil) on Top Silkscreen Layer And Pad C4-2(5350.891mil,4879.934mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.81mil < 10mil) Between Arc (5430mil,3976.487mil) on Top Silkscreen Layer And Pad SW6-2(5356.46mil,3985.067mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.21mil < 10mil) Between Arc (5432.4mil,3814.087mil) on Top Silkscreen Layer And Pad SW6-1(5356.46mil,3807.907mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [9.21mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (5489.58mil,4809.851mil) on Top Silkscreen Layer And Pad C5-1(5505.339mil,4824.814mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (5489.599mil,4894.901mil) on Top Silkscreen Layer And Pad C5-2(5505.339mil,4879.934mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (5521.077mil,4809.851mil) on Top Silkscreen Layer And Pad C5-1(5505.339mil,4824.814mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (5521.095mil,4894.901mil) on Top Silkscreen Layer And Pad C5-2(5505.339mil,4879.934mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.088mil < 10mil) Between Arc (5566.804mil,4809.851mil) on Top Silkscreen Layer And Pad C8-2(5582.56mil,4824.818mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.81mil < 10mil) Between Arc (5590mil,3816.487mil) on Top Silkscreen Layer And Pad SW6-3(5663.54mil,3807.907mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Arc (5598.3mil,4809.851mil) on Top Silkscreen Layer And Pad C8-2(5582.56mil,4824.818mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (5644.028mil,4809.851mil) on Top Silkscreen Layer And Pad C2-1(5659.787mil,4824.814mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.069mil < 10mil) Between Arc (5675.525mil,4809.851mil) on Top Silkscreen Layer And Pad C2-1(5659.787mil,4824.814mil) on Top Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.13mil < 10mil) Between Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer And Text "C1" (4471.925mil,4897.189mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [3.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer And Track (4381.035mil,4893.551mil)(4412.53mil,4893.551mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer And Track (4381.035mil,4949.444mil)(4412.53mil,4949.444mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C1-1(4397.564mil,4921.487mil) on Bottom Layer And Track (4424.725mil,4905.749mil)(4424.725mil,4937.247mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C1-2(4342.444mil,4921.487mil) on Bottom Layer And Track (4315.279mil,4905.729mil)(4315.279mil,4937.226mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C1-2(4342.444mil,4921.487mil) on Bottom Layer And Track (4327.475mil,4893.533mil)(4358.97mil,4893.533mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C1-2(4342.444mil,4921.487mil) on Bottom Layer And Track (4327.475mil,4949.425mil)(4358.97mil,4949.425mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.532mil < 10mil) Between Pad C2-1(5659.787mil,4824.814mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C2-1(5659.787mil,4824.814mil) on Top Layer And Track (5631.83mil,4809.848mil)(5631.83mil,4841.343mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C2-1(5659.787mil,4824.814mil) on Top Layer And Track (5644.027mil,4797.653mil)(5675.525mil,4797.653mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C2-1(5659.787mil,4824.814mil) on Top Layer And Track (5687.723mil,4809.848mil)(5687.723mil,4841.343mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(4197.52mil,5576.487mil) on Top Layer And Text "C22" (4100mil,5556.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C22-1(4197.52mil,5576.487mil) on Top Layer And Track (4186.693mil,5545.778mil)(4273.401mil,5545.778mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C22-1(4197.52mil,5576.487mil) on Top Layer And Track (4186.693mil,5607.196mil)(4273.401mil,5607.196mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.346mil < 10mil) Between Pad C22-1(4197.52mil,5576.487mil) on Top Layer And Track (4222.52mil,5546.912mil)(4222.52mil,5606.062mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C22-2(4262.48mil,5576.487mil) on Top Layer And Track (4186.693mil,5545.778mil)(4273.401mil,5545.778mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C22-2(4262.48mil,5576.487mil) on Top Layer And Track (4186.693mil,5607.196mil)(4273.401mil,5607.196mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(4197.48mil,5661.487mil) on Top Layer And Text "C23" (4095.695mil,5637.187mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C23-1(4197.48mil,5661.487mil) on Top Layer And Track (4186.653mil,5630.778mil)(4273.361mil,5630.778mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C23-1(4197.48mil,5661.487mil) on Top Layer And Track (4186.653mil,5692.196mil)(4273.361mil,5692.196mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.346mil < 10mil) Between Pad C23-1(4197.48mil,5661.487mil) on Top Layer And Track (4222.48mil,5631.912mil)(4222.48mil,5691.062mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C23-2(4262.44mil,5661.487mil) on Top Layer And Track (4186.653mil,5630.778mil)(4273.361mil,5630.778mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C23-2(4262.44mil,5661.487mil) on Top Layer And Track (4186.653mil,5692.196mil)(4273.361mil,5692.196mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(4615mil,3267.173mil) on Top Layer And Text "C24" (4590.702mil,3382.634mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C24-1(4615mil,3267.173mil) on Top Layer And Track (4587.064mil,3250.644mil)(4587.064mil,3282.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C24-1(4615mil,3267.173mil) on Top Layer And Track (4599.262mil,3294.334mil)(4630.76mil,3294.334mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C24-1(4615mil,3267.173mil) on Top Layer And Track (4642.957mil,3250.644mil)(4642.957mil,3282.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C24-2(4615mil,3212.053mil) on Top Layer And Track (4587.046mil,3197.084mil)(4587.046mil,3228.579mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C24-2(4615mil,3212.053mil) on Top Layer And Track (4599.242mil,3184.888mil)(4630.739mil,3184.888mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C24-2(4615mil,3212.053mil) on Top Layer And Track (4642.938mil,3197.084mil)(4642.938mil,3228.579mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(4702.859mil,3267.173mil) on Top Layer And Text "C25" (4678.561mil,3381.434mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C25-1(4702.859mil,3267.173mil) on Top Layer And Track (4674.923mil,3250.644mil)(4674.923mil,3282.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C25-1(4702.859mil,3267.173mil) on Top Layer And Track (4687.121mil,3294.334mil)(4718.619mil,3294.334mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C25-1(4702.859mil,3267.173mil) on Top Layer And Track (4730.816mil,3250.644mil)(4730.816mil,3282.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C25-2(4702.859mil,3212.053mil) on Top Layer And Track (4674.905mil,3197.084mil)(4674.905mil,3228.579mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C25-2(4702.859mil,3212.053mil) on Top Layer And Track (4687.101mil,3184.888mil)(4718.598mil,3184.888mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C25-2(4702.859mil,3212.053mil) on Top Layer And Track (4730.797mil,3197.084mil)(4730.797mil,3228.579mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer And Text "C3" (4487.925mil,4532.189mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer And Track (4386.035mil,4528.551mil)(4417.53mil,4528.551mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer And Track (4386.035mil,4584.444mil)(4417.53mil,4584.444mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C3-1(4402.564mil,4556.487mil) on Bottom Layer And Track (4429.725mil,4540.749mil)(4429.725mil,4572.247mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C3-2(4347.444mil,4556.487mil) on Bottom Layer And Track (4320.279mil,4540.729mil)(4320.279mil,4572.226mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C3-2(4347.444mil,4556.487mil) on Bottom Layer And Track (4332.475mil,4528.533mil)(4363.97mil,4528.533mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C3-2(4347.444mil,4556.487mil) on Bottom Layer And Track (4332.475mil,4584.425mil)(4363.97mil,4584.425mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C4-2(5350.891mil,4879.934mil) on Top Layer And Track (5322.953mil,4863.408mil)(5322.953mil,4894.903mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C4-2(5350.891mil,4879.934mil) on Top Layer And Track (5335.152mil,4907.099mil)(5366.649mil,4907.099mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C4-2(5350.891mil,4879.934mil) on Top Layer And Track (5378.845mil,4863.408mil)(5378.845mil,4894.903mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.532mil < 10mil) Between Pad C5-1(5505.339mil,4824.814mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C5-1(5505.339mil,4824.814mil) on Top Layer And Track (5477.382mil,4809.848mil)(5477.382mil,4841.343mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C5-1(5505.339mil,4824.814mil) on Top Layer And Track (5489.579mil,4797.653mil)(5521.077mil,4797.653mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C5-1(5505.339mil,4824.814mil) on Top Layer And Track (5533.275mil,4809.848mil)(5533.275mil,4841.343mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C5-2(5505.339mil,4879.934mil) on Top Layer And Track (5477.401mil,4863.408mil)(5477.401mil,4894.903mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C5-2(5505.339mil,4879.934mil) on Top Layer And Track (5489.6mil,4907.099mil)(5521.097mil,4907.099mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C5-2(5505.339mil,4879.934mil) on Top Layer And Track (5533.293mil,4863.408mil)(5533.293mil,4894.903mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C6-1(3737.577mil,4800.056mil) on Top Layer And Track (3721.048mil,4772.099mil)(3752.544mil,4772.099mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(3682.457mil,4800.056mil) on Top Layer And Text "C6" (3598.293mil,4775.755mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C6-2(3682.457mil,4800.056mil) on Top Layer And Track (3655.293mil,4784.317mil)(3655.293mil,4815.814mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C6-2(3682.457mil,4800.056mil) on Top Layer And Track (3667.488mil,4772.118mil)(3698.983mil,4772.118mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C6-2(3682.457mil,4800.056mil) on Top Layer And Track (3667.488mil,4828.01mil)(3698.983mil,4828.01mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer And Text "C7" (3548.041mil,5042.189mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer And Track (3446.151mil,5038.551mil)(3477.646mil,5038.551mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer And Track (3446.151mil,5094.444mil)(3477.646mil,5094.444mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C7-1(3462.68mil,5066.487mil) on Bottom Layer And Track (3489.841mil,5050.749mil)(3489.841mil,5082.247mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C7-2(3407.56mil,5066.487mil) on Bottom Layer And Track (3380.395mil,5050.729mil)(3380.395mil,5082.226mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C7-2(3407.56mil,5066.487mil) on Bottom Layer And Track (3392.591mil,5038.533mil)(3424.086mil,5038.533mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C7-2(3407.56mil,5066.487mil) on Bottom Layer And Track (3392.591mil,5094.425mil)(3424.086mil,5094.425mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.536mil < 10mil) Between Pad C8-2(5582.56mil,4824.818mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C8-2(5582.56mil,4824.818mil) on Top Layer And Track (5554.606mil,4809.849mil)(5554.606mil,4841.344mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C8-2(5582.56mil,4824.818mil) on Top Layer And Track (5566.802mil,4797.653mil)(5598.299mil,4797.653mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C8-2(5582.56mil,4824.818mil) on Top Layer And Track (5610.498mil,4809.849mil)(5610.498mil,4841.344mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer And Text "C9" (3541.841mil,5242.189mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.22mil < 10mil) Between Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer And Track (3441.151mil,5238.551mil)(3472.646mil,5238.551mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.24mil < 10mil) Between Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer And Track (3441.151mil,5294.444mil)(3472.646mil,5294.444mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.413mil < 10mil) Between Pad C9-1(3457.68mil,5266.487mil) on Bottom Layer And Track (3484.841mil,5250.749mil)(3484.841mil,5282.247mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.417mil < 10mil) Between Pad C9-2(3402.56mil,5266.487mil) on Bottom Layer And Track (3375.395mil,5250.729mil)(3375.395mil,5282.226mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [6.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C9-2(3402.56mil,5266.487mil) on Bottom Layer And Track (3387.591mil,5238.533mil)(3419.086mil,5238.533mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C9-2(3402.56mil,5266.487mil) on Bottom Layer And Track (3387.591mil,5294.425mil)(3419.086mil,5294.425mil) on Bottom Silkscreen Layer [Bottom Silkscreen Layer] to [Bottom Solder Mask Layer] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5948.369mil,4785.432mil)(5961.363mil,4772.438mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5948.369mil,4785.432mil)(5961.755mil,4785.432mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5948.369mil,4785.432mil)(5961.755mil,4798.818mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5961.363mil,4772.438mil)(5961.755mil,4772.438mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5961.755mil,4772.438mil)(5961.755mil,4799.211mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (5961.755mil,4798.818mil)(5961.755mil,4799.211mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad LED1-2(5984.552mil,4785.18mil) on Top Layer And Track (6007.82mil,4756.693mil)(6007.82mil,4814.958mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Text "LED2" (5785.378mil,4678.386mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5894.431mil,4684.923mil)(5894.431mil,4688.861mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5894.431mil,4684.923mil)(5906.24mil,4673.11mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5894.431mil,4688.861mil)(5894.431mil,4716.418mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5894.431mil,4716.418mil)(5894.431mil,4720.361mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.64mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5894.431mil,4720.361mil)(5906.24mil,4732.17mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.363mil,4689.737mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.755mil,4702.731mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(5921.602mil,4702.469mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.755mil,4716.117mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.363mil,4689.737mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.755mil,4702.731mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5948.369mil,4702.731mil)(5961.755mil,4716.117mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5961.363mil,4689.737mil)(5961.755mil,4689.737mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5961.755mil,4689.737mil)(5961.755mil,4716.51mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (5961.755mil,4716.117mil)(5961.755mil,4716.51mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad LED2-2(5984.552mil,4702.479mil) on Top Layer And Track (6007.82mil,4673.992mil)(6007.82mil,4732.257mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Text "LED3" (5269.088mil,3299.183mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.567mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5215.217mil,3296.23mil)(5273.482mil,3296.23mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5230.964mil,3250.165mil)(5231.357mil,3250.165mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5230.964mil,3250.165mil)(5257.737mil,3250.165mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5231.357mil,3250.165mil)(5244.743mil,3236.779mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5244.743mil,3236.779mil)(5244.743mil,3250.165mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5244.743mil,3236.779mil)(5257.737mil,3249.773mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED3-2(5244.995mil,3272.962mil) on Top Layer And Track (5257.737mil,3249.773mil)(5257.737mil,3250.165mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Text "LED4" (4765.993mil,3406.483mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.397mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4760.718mil,3284.421mil)(4772.531mil,3296.23mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4772.531mil,3296.23mil)(4776.469mil,3296.23mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4776.469mil,3296.23mil)(4804.026mil,3296.23mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4777.345mil,3229.298mil)(4790.339mil,3242.292mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4790.339mil,3228.906mil)(4790.339mil,3242.292mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4790.339mil,3242.292mil)(4803.725mil,3228.906mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4804.026mil,3296.23mil)(4807.969mil,3296.23mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.64mil < 10mil) Between Pad LED4-1(4790.077mil,3269.059mil) on Top Layer And Track (4807.969mil,3296.23mil)(4819.778mil,3284.421mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED4-2(4790.087mil,3206.109mil) on Top Layer And Track (4777.345mil,3228.906mil)(4777.345mil,3229.298mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED4-2(4790.087mil,3206.109mil) on Top Layer And Track (4777.345mil,3228.906mil)(4804.118mil,3228.906mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad LED4-2(4790.087mil,3206.109mil) on Top Layer And Track (4777.345mil,3229.298mil)(4790.339mil,3242.292mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.096mil < 10mil) Between Pad LED4-2(4790.087mil,3206.109mil) on Top Layer And Track (4790.339mil,3228.906mil)(4790.339mil,3242.292mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad Q1-1(3748.365mil,5040.857mil) on Top Layer And Track (3693.037mil,5030.078mil)(3728.894mil,5030.078mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad Q1-1(3748.365mil,5040.857mil) on Top Layer And Track (3771.052mil,4972.896mil)(3771.052mil,5030.078mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.808mil < 10mil) Between Pad Q1-2(3673.566mil,5040.857mil) on Top Layer And Text "Q1" (3653.979mil,4980.477mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.808mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad Q1-2(3673.566mil,5040.857mil) on Top Layer And Track (3650.878mil,4972.896mil)(3650.878mil,5030.078mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad Q1-2(3673.566mil,5040.857mil) on Top Layer And Track (3693.037mil,5030.078mil)(3728.894mil,5030.078mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad Q1-3(3710.965mil,4962.117mil) on Top Layer And Track (3650.878mil,4972.896mil)(3691.494mil,4972.896mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.692mil < 10mil) Between Pad Q1-3(3710.965mil,4962.117mil) on Top Layer And Track (3730.438mil,4972.896mil)(3771.052mil,4972.896mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad Q2-1(3743.936mil,4568.072mil) on Top Layer And Track (3686.698mil,4554.29mil)(3726.372mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad Q2-1(3743.936mil,4568.072mil) on Top Layer And Track (3761.501mil,4554.29mil)(3763.622mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.223mil < 10mil) Between Pad Q2-1(3743.936mil,4568.072mil) on Top Layer And Track (3763.622mil,4503.109mil)(3763.622mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.106mil < 10mil) Between Pad Q2-2(3669.135mil,4568.072mil) on Top Layer And Text "Q2" (3652.557mil,4501.887mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.106mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad Q2-2(3669.135mil,4568.072mil) on Top Layer And Track (3649.45mil,4503.109mil)(3649.45mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad Q2-2(3669.135mil,4568.072mil) on Top Layer And Track (3649.45mil,4554.29mil)(3651.57mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad Q2-2(3669.135mil,4568.072mil) on Top Layer And Track (3686.698mil,4554.29mil)(3726.372mil,4554.29mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad Q2-3(3706.535mil,4490.102mil) on Top Layer And Track (3649.45mil,4503.109mil)(3688.972mil,4503.109mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad Q2-3(3706.535mil,4490.102mil) on Top Layer And Track (3724.099mil,4503.109mil)(3763.622mil,4503.109mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R1-1(6065.34mil,4626.487mil) on Top Layer And Track (6040.469mil,4600.479mil)(6040.469mil,4652.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(6065.34mil,4626.487mil) on Top Layer And Track (6040.469mil,4600.479mil)(6078.22mil,4600.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(6065.34mil,4626.487mil) on Top Layer And Track (6040.469mil,4652.495mil)(6078.22mil,4652.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(4520.146mil,5751.103mil) on Top Layer And Track (4507.266mil,5725.095mil)(4545.017mil,5725.095mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(4520.146mil,5751.103mil) on Top Layer And Track (4507.266mil,5777.111mil)(4545.017mil,5777.111mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R11-2(4520.146mil,5751.103mil) on Top Layer And Track (4545.017mil,5725.095mil)(4545.017mil,5777.111mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(6124.66mil,4626.487mil) on Top Layer And Text "R1" (6193.531mil,4650.787mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(6124.66mil,4626.487mil) on Top Layer And Track (6111.78mil,4600.479mil)(6149.531mil,4600.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(6124.66mil,4626.487mil) on Top Layer And Track (6111.78mil,4652.495mil)(6149.531mil,4652.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R1-2(6124.66mil,4626.487mil) on Top Layer And Track (6149.531mil,4600.479mil)(6149.531mil,4652.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(4520.146mil,5532.132mil) on Top Layer And Track (4507.266mil,5506.124mil)(4545.017mil,5506.124mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(4520.146mil,5532.132mil) on Top Layer And Track (4507.266mil,5558.14mil)(4545.017mil,5558.14mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R12-1(4520.146mil,5532.132mil) on Top Layer And Track (4545.017mil,5506.124mil)(4545.017mil,5558.14mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(4460.826mil,5532.132mil) on Top Layer And Text "R12" (4363.088mil,5512.178mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(4520.146mil,5678.113mil) on Top Layer And Track (4507.266mil,5652.105mil)(4545.017mil,5652.105mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(4520.146mil,5678.113mil) on Top Layer And Track (4507.266mil,5704.12mil)(4545.017mil,5704.12mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(4772.47mil,5528.74mil) on Top Layer And Track (4759.59mil,5502.732mil)(4797.341mil,5502.732mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(4772.47mil,5528.74mil) on Top Layer And Track (4759.59mil,5554.748mil)(4797.341mil,5554.748mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R17-2(4772.47mil,5528.74mil) on Top Layer And Track (4797.341mil,5502.732mil)(4797.341mil,5554.748mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(3975.34mil,5317.167mil) on Top Layer And Track (3949.332mil,5292.296mil)(3949.332mil,5330.047mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R18-1(3975.34mil,5317.167mil) on Top Layer And Track (3949.332mil,5292.296mil)(4001.348mil,5292.296mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(3975.34mil,5317.167mil) on Top Layer And Track (4001.348mil,5292.296mil)(4001.348mil,5330.047mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3975.34mil,5376.487mil) on Top Layer And Text "R18" (3870mil,5366.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(3975.34mil,5376.487mil) on Top Layer And Track (3949.332mil,5363.607mil)(3949.332mil,5401.358mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R18-2(3975.34mil,5376.487mil) on Top Layer And Track (3949.332mil,5401.358mil)(4001.348mil,5401.358mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(3975.34mil,5376.487mil) on Top Layer And Track (4001.348mil,5363.607mil)(4001.348mil,5401.358mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(4772.47mil,5381.487mil) on Top Layer And Track (4759.59mil,5355.479mil)(4797.341mil,5355.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(4772.47mil,5381.487mil) on Top Layer And Track (4759.59mil,5407.495mil)(4797.341mil,5407.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R20-2(4772.47mil,5381.487mil) on Top Layer And Track (4797.341mil,5355.479mil)(4797.341mil,5407.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(5983.734mil,4627.752mil) on Top Layer And Track (5970.855mil,4601.744mil)(6008.605mil,4601.744mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(5983.734mil,4627.752mil) on Top Layer And Track (5970.855mil,4653.761mil)(6008.605mil,4653.761mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R2-1(5983.734mil,4627.752mil) on Top Layer And Track (6008.605mil,4601.744mil)(6008.605mil,4653.761mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(5924.414mil,4627.752mil) on Top Layer And Text "R2" (5844.543mil,4603.453mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R2-2(5924.414mil,4627.752mil) on Top Layer And Track (5899.543mil,4601.744mil)(5899.543mil,4653.761mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(5924.414mil,4627.752mil) on Top Layer And Track (5899.543mil,4601.744mil)(5937.294mil,4601.744mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(5924.414mil,4627.752mil) on Top Layer And Track (5899.543mil,4653.761mil)(5937.294mil,4653.761mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(5759.66mil,5859.142mil) on Top Layer And Text "R23" (5650.889mil,5834.842mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R23-1(5759.66mil,5859.142mil) on Top Layer And Track (5734.789mil,5833.134mil)(5734.789mil,5885.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(5759.66mil,5859.142mil) on Top Layer And Track (5734.789mil,5833.134mil)(5772.54mil,5833.134mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(5759.66mil,5859.142mil) on Top Layer And Track (5734.789mil,5885.15mil)(5772.54mil,5885.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(5818.98mil,5859.142mil) on Top Layer And Track (5806.1mil,5833.134mil)(5843.851mil,5833.134mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(5818.98mil,5859.142mil) on Top Layer And Track (5806.1mil,5885.15mil)(5843.851mil,5885.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R23-2(5818.98mil,5859.142mil) on Top Layer And Track (5843.851mil,5833.134mil)(5843.851mil,5885.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5759.66mil,5591.487mil) on Top Layer And Text "R24" (5649.689mil,5567.187mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R24-1(5759.66mil,5591.487mil) on Top Layer And Track (5734.789mil,5565.479mil)(5734.789mil,5617.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(5759.66mil,5591.487mil) on Top Layer And Track (5734.789mil,5565.479mil)(5772.54mil,5565.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(5759.66mil,5591.487mil) on Top Layer And Track (5734.789mil,5617.495mil)(5772.54mil,5617.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(5818.98mil,5591.487mil) on Top Layer And Track (5806.1mil,5565.479mil)(5843.851mil,5565.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(5818.98mil,5591.487mil) on Top Layer And Track (5806.1mil,5617.495mil)(5843.851mil,5617.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R24-2(5818.98mil,5591.487mil) on Top Layer And Track (5843.851mil,5565.479mil)(5843.851mil,5617.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(5818.98mil,5792.228mil) on Top Layer And Track (5806.1mil,5766.22mil)(5843.851mil,5766.22mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(5818.98mil,5792.228mil) on Top Layer And Track (5806.1mil,5818.236mil)(5843.851mil,5818.236mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R25-1(5818.98mil,5792.228mil) on Top Layer And Track (5843.851mil,5766.22mil)(5843.851mil,5818.236mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(5759.66mil,5792.228mil) on Top Layer And Text "R25" (5650.889mil,5767.928mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R25-2(5759.66mil,5792.228mil) on Top Layer And Track (5734.789mil,5766.22mil)(5734.789mil,5818.236mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(5759.66mil,5792.228mil) on Top Layer And Track (5734.789mil,5766.22mil)(5772.54mil,5766.22mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(5759.66mil,5792.228mil) on Top Layer And Track (5734.789mil,5818.236mil)(5772.54mil,5818.236mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(5818.98mil,5725.315mil) on Top Layer And Track (5806.1mil,5699.306mil)(5843.851mil,5699.306mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-1(5818.98mil,5725.315mil) on Top Layer And Track (5806.1mil,5751.323mil)(5843.851mil,5751.323mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R26-1(5818.98mil,5725.315mil) on Top Layer And Track (5843.851mil,5699.306mil)(5843.851mil,5751.323mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(5759.66mil,5725.315mil) on Top Layer And Text "R26" (5652.089mil,5701.015mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R26-2(5759.66mil,5725.315mil) on Top Layer And Track (5734.789mil,5699.306mil)(5734.789mil,5751.323mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-2(5759.66mil,5725.315mil) on Top Layer And Track (5734.789mil,5699.306mil)(5772.54mil,5699.306mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R26-2(5759.66mil,5725.315mil) on Top Layer And Track (5734.789mil,5751.323mil)(5772.54mil,5751.323mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(5759.66mil,5658.401mil) on Top Layer And Text "R27" (5650.889mil,5634.101mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R27-1(5759.66mil,5658.401mil) on Top Layer And Track (5734.789mil,5632.393mil)(5734.789mil,5684.409mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(5759.66mil,5658.401mil) on Top Layer And Track (5734.789mil,5632.393mil)(5772.54mil,5632.393mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(5759.66mil,5658.401mil) on Top Layer And Track (5734.789mil,5684.409mil)(5772.54mil,5684.409mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(3742.671mil,5116.487mil) on Top Layer And Track (3729.791mil,5090.479mil)(3767.543mil,5090.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(3742.671mil,5116.487mil) on Top Layer And Track (3729.791mil,5142.495mil)(3767.543mil,5142.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R3-1(3742.671mil,5116.487mil) on Top Layer And Track (3767.543mil,5090.479mil)(3767.543mil,5142.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3683.352mil,5116.487mil) on Top Layer And Text "R3" (3603.481mil,5092.187mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R3-2(3683.352mil,5116.487mil) on Top Layer And Track (3658.481mil,5090.479mil)(3658.481mil,5142.495mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3683.352mil,5116.487mil) on Top Layer And Track (3658.481mil,5090.479mil)(3696.231mil,5090.479mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(3741.992mil,4875.246mil) on Top Layer And Track (3729.111mil,4849.238mil)(3766.863mil,4849.238mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(3741.992mil,4875.246mil) on Top Layer And Track (3729.111mil,4901.254mil)(3766.863mil,4901.254mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R4-1(3741.992mil,4875.246mil) on Top Layer And Track (3766.863mil,4849.238mil)(3766.863mil,4901.254mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3682.671mil,4875.246mil) on Top Layer And Text "R4" (3601.601mil,4850.946mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R4-2(3682.671mil,4875.246mil) on Top Layer And Track (3657.8mil,4849.238mil)(3657.8mil,4901.254mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3682.671mil,4875.246mil) on Top Layer And Track (3657.8mil,4849.238mil)(3695.552mil,4849.238mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3682.671mil,4875.246mil) on Top Layer And Track (3657.8mil,4901.254mil)(3695.552mil,4901.254mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3678.352mil,4641.147mil) on Top Layer And Text "R5" (3598.481mil,4616.847mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R5-1(3678.352mil,4641.147mil) on Top Layer And Track (3653.481mil,4615.139mil)(3653.481mil,4667.155mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(3678.352mil,4641.147mil) on Top Layer And Track (3653.481mil,4615.139mil)(3691.231mil,4615.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3737.671mil,4641.147mil) on Top Layer And Track (3724.791mil,4615.139mil)(3762.543mil,4615.139mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(3737.671mil,4641.147mil) on Top Layer And Track (3724.791mil,4667.155mil)(3762.543mil,4667.155mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R5-2(3737.671mil,4641.147mil) on Top Layer And Track (3762.543mil,4615.139mil)(3762.543mil,4667.155mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3677.671mil,4717.388mil) on Top Layer And Text "R6" (3599.001mil,4693.088mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R6-1(3677.671mil,4717.388mil) on Top Layer And Track (3652.8mil,4691.38mil)(3652.8mil,4743.396mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3677.671mil,4717.388mil) on Top Layer And Track (3652.8mil,4691.38mil)(3690.552mil,4691.38mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(3677.671mil,4717.388mil) on Top Layer And Track (3652.8mil,4743.396mil)(3690.552mil,4743.396mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3736.992mil,4717.388mil) on Top Layer And Track (3724.111mil,4691.38mil)(3761.863mil,4691.38mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(3736.992mil,4717.388mil) on Top Layer And Track (3724.111mil,4743.396mil)(3761.863mil,4743.396mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R6-2(3736.992mil,4717.388mil) on Top Layer And Track (3761.863mil,4691.38mil)(3761.863mil,4743.396mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(5733.062mil,4820.524mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(5733.062mil,4820.524mil) on Top Layer And Track (5707.054mil,4795.653mil)(5707.054mil,4833.404mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R7-1(5733.062mil,4820.524mil) on Top Layer And Track (5707.054mil,4795.653mil)(5759.07mil,4795.653mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(5733.062mil,4820.524mil) on Top Layer And Track (5759.07mil,4795.653mil)(5759.07mil,4833.404mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.995mil < 10mil) Between Pad R7-2(5733.062mil,4879.844mil) on Top Layer And Text "R7" (5757.362mil,4907.715mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [8.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(5733.062mil,4879.844mil) on Top Layer And Track (5707.054mil,4866.964mil)(5707.054mil,4904.715mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R7-2(5733.062mil,4879.844mil) on Top Layer And Track (5707.054mil,4904.715mil)(5759.07mil,4904.715mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(5733.062mil,4879.844mil) on Top Layer And Track (5759.07mil,4866.964mil)(5759.07mil,4904.715mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(4460.826mil,5459.142mil) on Top Layer And Text "R8" (4380.955mil,5434.842mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R8-1(4460.826mil,5459.142mil) on Top Layer And Track (4435.955mil,5433.134mil)(4435.955mil,5485.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(4460.826mil,5459.142mil) on Top Layer And Track (4435.955mil,5433.134mil)(4473.706mil,5433.134mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(4460.826mil,5459.142mil) on Top Layer And Track (4435.955mil,5485.15mil)(4473.706mil,5485.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(4520.146mil,5459.142mil) on Top Layer And Track (4507.266mil,5433.134mil)(4545.017mil,5433.134mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(4520.146mil,5459.142mil) on Top Layer And Track (4507.266mil,5485.15mil)(4545.017mil,5485.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R8-2(4520.146mil,5459.142mil) on Top Layer And Track (4545.017mil,5433.134mil)(4545.017mil,5485.15mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R9-1(3393.885mil,4873.037mil) on Top Layer And Track (3369.014mil,4847.029mil)(3369.014mil,4899.045mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3393.885mil,4873.037mil) on Top Layer And Track (3369.014mil,4847.029mil)(3406.765mil,4847.029mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3393.885mil,4873.037mil) on Top Layer And Track (3369.014mil,4899.045mil)(3406.765mil,4899.045mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3453.205mil,4873.037mil) on Top Layer And Text "R9" (3531.876mil,4897.337mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3453.205mil,4873.037mil) on Top Layer And Track (3440.325mil,4847.029mil)(3478.076mil,4847.029mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3453.205mil,4873.037mil) on Top Layer And Track (3440.325mil,4899.045mil)(3478.076mil,4899.045mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.995mil < 10mil) Between Pad R9-2(3453.205mil,4873.037mil) on Top Layer And Track (3478.076mil,4847.029mil)(3478.076mil,4899.045mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [5.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.798mil < 10mil) Between Pad SW6-1(5356.46mil,3807.907mil) on Top Layer And Track (5394.995mil,3776.487mil)(5624.995mil,3776.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad SW6-2(5356.46mil,3985.067mil) on Top Layer And Track (5391.88mil,3946.443mil)(5391.88mil,3952.344mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.798mil < 10mil) Between Pad SW6-2(5356.46mil,3985.067mil) on Top Layer And Track (5394.995mil,4016.487mil)(5624.995mil,4016.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.798mil < 10mil) Between Pad SW6-3(5663.54mil,3807.907mil) on Top Layer And Track (5394.995mil,3776.487mil)(5624.995mil,3776.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.86mil < 10mil) Between Pad SW7-D(3666.57mil,4376.923mil) on Multi-Layer And Track (3532.712mil,4337.552mil)(3997.278mil,4337.552mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.86mil < 10mil) Between Pad SW7-E(3863.42mil,4376.923mil) on Multi-Layer And Track (3532.712mil,4337.552mil)(3997.278mil,4337.552mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U10-1(3600mil,5636.487mil) on Multi-Layer And Track (3550mil,5686.856mil)(3950mil,5686.856mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U10-4(3900mil,5636.487mil) on Multi-Layer And Track (3930mil,4882.274mil)(3930mil,6102.747mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.915mil < 10mil) Between Pad U11-2(4314.846mil,5446.486mil) on Top Layer And Track (4330.33mil,5400.201mil)(4330.593mil,5390.783mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.361mil < 10mil) Between Pad U11-2(4314.846mil,5446.486mil) on Top Layer And Track (4330.444mil,5502.635mil)(4330.707mil,5493.217mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [4.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-1(4861.73mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-10(5038.9mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-12(5078.27mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-13(5137.32mil,4658.217mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-14(5137.32mil,4677.907mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-15(5137.32mil,4697.587mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-16(5137.32mil,4717.277mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-17(5137.32mil,4736.957mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-18(5137.32mil,4756.647mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-19(5137.32mil,4776.327mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-20(5137.32mil,4796.017mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-20(5137.32mil,4796.017mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.837mil < 10mil) Between Pad U2-21(5137.32mil,4815.697mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [1.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-21(5137.32mil,4815.697mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-22(5137.32mil,4835.387mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-23(5137.32mil,4855.067mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.844mil < 10mil) Between Pad U2-24(5137.32mil,4874.757mil) on Top Layer And Track (5100mil,4635.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-25(5078.27mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-26(5058.58mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-27(5038.9mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-28(5019.21mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-29(4999.53mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-3(4901.1mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-30(4979.84mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-31(4960.16mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-33(4920.79mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.747mil < 10mil) Between Pad U2-35(4881.42mil,4933.807mil) on Top Layer And Track (4839mil,4897.987mil)(4869mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [7.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-35(4881.42mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-36(4861.73mil,4933.807mil) on Top Layer And Track (4839mil,4897.987mil)(4869mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.351mil < 10mil) Between Pad U2-36(4861.73mil,4933.807mil) on Top Layer And Track (4856mil,4897.987mil)(5100mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.844mil < 10mil) Between Pad U2-37(4802.68mil,4874.757mil) on Top Layer And Track (4839mil,4635.987mil)(4839mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-4(4920.79mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.837mil < 10mil) Between Pad U2-40(4802.68mil,4815.697mil) on Top Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [1.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.844mil < 10mil) Between Pad U2-40(4802.68mil,4815.697mil) on Top Layer And Track (4839mil,4635.987mil)(4839mil,4897.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [2.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-44(4802.68mil,4736.957mil) on Top Layer And Text "U2" (4721.153mil,4741.198mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-5(4940.47mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-6(4960.16mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-7(4979.84mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-8(4999.53mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.351mil < 10mil) Between Pad U2-9(5019.21mil,4599.167mil) on Top Layer And Track (4839mil,4635.987mil)(5100mil,4635.987mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [3.351mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(4245mil,4231.487mil) on Multi-Layer And Text "U3" (4138.002mil,4207.186mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(4250mil,5236.487mil) on Multi-Layer And Text "U4" (4141.802mil,5212.186mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.6mil < 10mil) Between Pad U5-1(5765mil,3616.487mil) on Multi-Layer And Text "SWD" (5605mil,3596.487mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.769mil < 10mil) Between Pad U8-2(5084.217mil,3566.487mil) on Top Layer And Text "U8" (4950.26mil,3542.187mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [6.769mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-14(3103.96mil,4657.763mil) on Multi-Layer And Track (3007.466mil,4648.035mil)(3065.457mil,4648.035mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-14(3103.96mil,4657.763mil) on Multi-Layer And Track (3142.467mil,4648.035mil)(3220.969mil,4648.035mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(4365mil,4832.947mil) on Multi-Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer [Top Silkscreen Layer] to [Top Solder Mask Layer] clearance [0mil]
Rule Violations :351

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (5795mil,4761.487mil) on Top Silkscreen Layer And Track (4008.74mil,4803.534mil)(6055.984mil,4803.534mil) on Top Silkscreen Layer Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.373mil < 10mil) Between Text "R14" (4311.369mil,4082.187mil) on Top Silkscreen Layer And Track (4385.469mil,4080.479mil)(4385.469mil,4132.495mil) on Top Silkscreen Layer Silk Text to Silk Clearance [2.373mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02