Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/F_if
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/F_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                       9         9         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/rst_assertion
                     FIFO.sv(135)                       0          1
/FIFO_top/dut/full_assertion
                     FIFO.sv(136)                       0          1
/FIFO_top/dut/almostfull_assertion
                     FIFO.sv(137)                       0          1
/FIFO_top/dut/almostempty_assertion
                     FIFO.sv(138)                       0          1
/FIFO_top/dut/empty_assertion
                     FIFO.sv(139)                       0          1
/FIFO_top/dut/underflow_assertion
                     FIFO.sv(140)                       0          1
/FIFO_top/dut/overflow_assertion
                     FIFO.sv(141)                       0          1
/FIFO_top/dut/rd_ptr_assertion
                     FIFO.sv(142)                       0          1
/FIFO_top/dut/wr_ptr_assertion
                     FIFO.sv(143)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    39                                      1033     Count coming in to IF
    39              1                         63     	if (!rst_n) begin
    45              1                        479     	else if (wr_en && count < FIFO_DEPTH) begin
    51              1                        491     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                       491     Count coming in to IF
    53              1                         11     		if (full && wr_en)
    55              1                        480     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                       937     Count coming in to IF
    61              1                         63     	if (!rst_n) begin
    64              1                        407     	else if (rd_en && count != 0) begin
    69              1                        467     	else begin //added this else as underflow is a sequential signal not combinational
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                       467     Count coming in to IF
    70              1                         84     		if ((empty && rd_en))
    72              1                        383     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                       920     Count coming in to IF
    78              1                         63     	if (!rst_n) begin
    81              1                        857     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                       857     Count coming in to IF
    82              1                        235     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    84              1                        201     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    86              1                         46     		else if ( ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
    88              1                          8     		else if ( ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
                                             367     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                       518     Count coming in to IF
    93              1                         10     assign full = (count == FIFO_DEPTH)? 1 : 0;
    93              2                        508     assign full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                       518     Count coming in to IF
    94              1                         86     assign empty = (count == 0)? 1 : 0;
    94              2                        432     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                       518     Count coming in to IF
    96              1                         25     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
    96              2                        493     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                       518     Count coming in to IF
    97              1                        122     assign almostempty = (count == 1)? 1 : 0;
    97              2                        396     assign almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        24         0   100.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       45 Item    1  (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
        wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               (count < 8)                   
  Row   3:          1  (count < 8)_0         wr_en                         
  Row   4:          1  (count < 8)_1         wr_en                         

----------------Focused Condition View-------------------
Line       53 Item    1  (full && wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        full         Y
       wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  full_0                -                             
  Row   2:          1  full_1                wr_en                         
  Row   3:          1  wr_en_0               full                          
  Row   4:          1  wr_en_1               full                          

----------------Focused Condition View-------------------
Line       64 Item    1  (rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count != 0)                  
  Row   3:          1  (count != 0)_0        rd_en                         
  Row   4:          1  (count != 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       70 Item    1  (empty && rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       empty         Y
       rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  empty_0               -                             
  Row   2:          1  empty_1               rd_en                         
  Row   3:          1  rd_en_0               empty                         
  Row   4:          1  rd_en_1               empty                         

----------------Focused Condition View-------------------
Line       82 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       84 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       86 Item    1  ((rd_en && wr_en) && empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (empty && wr_en)              
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (empty && rd_en)              
  Row   5:          1  empty_0               (rd_en && wr_en)              
  Row   6:          1  empty_1               (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       88 Item    1  ((rd_en && wr_en) && full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (full && wr_en)               
  Row   3:          1  wr_en_0               rd_en                         
  Row   4:          1  wr_en_1               (full && rd_en)               
  Row   5:          1  full_0                (rd_en && wr_en)              
  Row   6:          1  full_1                (rd_en && wr_en)              

----------------Focused Condition View-------------------
Line       93 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       97 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                       9         9         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/rst_cover                  FIFO   Verilog  SVA  FIFO.sv(145)      31 Covered   
/FIFO_top/dut/full_cover                 FIFO   Verilog  SVA  FIFO.sv(146)      18 Covered   
/FIFO_top/dut/almostfull_cover           FIFO   Verilog  SVA  FIFO.sv(147)      40 Covered   
/FIFO_top/dut/almostempty_cover          FIFO   Verilog  SVA  FIFO.sv(148)     229 Covered   
/FIFO_top/dut/empty_cover                FIFO   Verilog  SVA  FIFO.sv(149)     222 Covered   
/FIFO_top/dut/underflow_cover            FIFO   Verilog  SVA  FIFO.sv(150)      91 Covered   
/FIFO_top/dut/overflow_cover             FIFO   Verilog  SVA  FIFO.sv(151)      11 Covered   
/FIFO_top/dut/rd_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(152)     391 Covered   
/FIFO_top/dut/wr_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(153)     465 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      34        34         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_if.DUT F_if);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               logic [FIFO_WIDTH-1:0] data_in;
    12                                               logic clk, rst_n, wr_en, rd_en;
    13                                               logic [FIFO_WIDTH-1:0] data_out;
    14                                               logic wr_ack, overflow;
    15                                               logic full, empty, almostfull, almostempty, underflow;
    16                                                
    17                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    18                                               
    19                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    20                                               
    21                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    22                                               reg [max_fifo_addr:0] count;
    23                                               
    24              1                       2004     assign clk = F_if.clk;
    25              1                       1002     assign data_in = F_if.data_in;
    26              1                         65     assign rst_n = F_if.rst_n;
    27              1                        481     assign wr_en = F_if.wr_en;
    28              1                        546     assign rd_en = F_if.rd_en;
    29                                               assign F_if.data_out = data_out;
    30                                               assign F_if.wr_ack = wr_ack;
    31                                               assign F_if.overflow = overflow;
    32                                               assign F_if.full = full;
    33                                               assign F_if.empty = empty;
    34                                               assign F_if.almostfull = almostfull;
    35                                               assign F_if.almostempty = almostempty;
    36                                               assign F_if.underflow = underflow;
    37                                               
    38              1                       1033     always @(posedge clk or negedge rst_n) begin
    39                                               	if (!rst_n) begin
    40              1                         63     		wr_ptr <= 0;
    41              1                         63     		overflow <= 0;
    42              1                         63     		underflow <= 0;//underflow is sure to be low as no operations occur other than rst
    43              1                         63     		wr_ack <=0;//wr_ack is sure to be low as no operations occur other than rst
    44                                               	end
    45                                               	else if (wr_en && count < FIFO_DEPTH) begin
    46              1                        479     		mem[wr_ptr] <= data_in;
    47              1                        479     		wr_ack <= 1;
    48              1                        479     		wr_ptr <= wr_ptr + 1;
    49              1                        479     		overflow <= 0;//no overflow occurs if write happens
    50                                               	end
    51                                               	else begin 
    52              1                        491     		wr_ack <= 0; 
    53                                               		if (full && wr_en)
    54              1                         11     			overflow <= 1;
    55                                               		else
    56              1                        480     			overflow <= 0;
    57                                               	end
    58                                               end
    59                                               
    60              1                        937     always @(posedge clk or negedge rst_n) begin
    61                                               	if (!rst_n) begin
    62              1                         63     		rd_ptr <= 0;
    63                                               	end
    64                                               	else if (rd_en && count != 0) begin
    65              1                        407     		data_out <= mem[rd_ptr];
    66              1                        407     		rd_ptr <= rd_ptr + 1;
    67              1                        407     		underflow <= 0;//no underflow occurs if read happens
    68                                               	end
    69                                               	else begin //added this else as underflow is a sequential signal not combinational
    70                                               		if ((empty && rd_en))
    71              1                         84     			underflow <= 1;
    72                                               		else
    73              1                        383     			underflow <= 0;
    74                                               	end
    75                                               end
    76                                               
    77              1                        920     always @(posedge clk or negedge rst_n) begin
    78                                               	if (!rst_n) begin
    79              1                         63     		count <= 0;
    80                                               	end
    81                                               	else begin
    82                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    83              1                        235     			count <= count + 1;
    84                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    85              1                        201     			count <= count - 1;
    86                                               		else if ( ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
    87              1                         46     			count <= count + 1;	
    88                                               		else if ( ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
    89              1                          8     			count <= count - 1;	
    90                                               	end
    91                                               end
    92                                               
    93              1                        519     assign full = (count == FIFO_DEPTH)? 1 : 0;
    94              1                        519     assign empty = (count == 0)? 1 : 0;
    95                                               //assign underflow = (empty && rd_en)? 1 : 0; 
    96              1                        519     assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
    97              1                        519     assign almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /FIFO_top/tb
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/tb/#ublk#182146786#33/immed__34
                     FIFO_tb.sv(34)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        22         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    3                                                module FIFO_tb(FIFO_if.TEST F_if);
    4               1                          1     FIFO_transaction FIFO_tr = new();
    5                                                parameter FIFO_WIDTH = 16;
    6                                                parameter FIFO_DEPTH = 8;
    7                                                logic [FIFO_WIDTH-1:0] data_in;
    8                                                logic clk, rst_n, wr_en, rd_en;
    9                                                logic [FIFO_WIDTH-1:0] data_out;
    10                                               logic wr_ack, overflow;
    11                                               logic full, empty, almostfull, almostempty, underflow;
    12                                               
    13              1                       2004     assign clk = F_if.clk;
    14                                               assign F_if.data_in = data_in;
    15                                               assign F_if.rst_n = rst_n;
    16                                               assign F_if.wr_en = wr_en;
    17                                               assign F_if.rd_en = rd_en;
    18              1                        408     assign data_out = F_if.data_out;
    19              1                        485     assign wr_ack = F_if.wr_ack;
    20              1                         18     assign overflow = F_if.overflow;
    21              1                         22     assign full = F_if.full;
    22              1                        173     assign empty = F_if.empty;
    23              1                         52     assign almostfull = F_if.almostfull;
    24              1                        246     assign almostempty = F_if.almostempty;
    25              1                        138     assign underflow = F_if.underflow;
    26                                               
    27                                               initial begin   
    28              1                          1     data_in = 0;
    29              1                          1     rst_n = 0;
    30              1                          1     wr_en = 0;
    31              1                          1     rd_en = 0; 
    32              1                          1     @(negedge clk); 
    33              1                       1000     repeat(1000)begin   
    34                                               assert(FIFO_tr.randomize());
    35              1                       1000     data_in = FIFO_tr.data_in;
    36              1                       1000     rst_n = FIFO_tr.rst_n;
    37              1                       1000     wr_en = FIFO_tr.wr_en;
    38              1                       1000     rd_en = FIFO_tr.rd_en;  
    39              1                       1000     @(negedge clk); 
    40                                               end
    41              1                          1     test_finished=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/mon
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/mon

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    51                                      1001     Count coming in to IF
    51              1                          1        if(test_finished==1)begin
                                            1000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        25         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/mon --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    1                                                module FIFO_monitor(FIFO_if.MONITOR F_if);
    2                                                import FIFO_constraints::*;
    3                                                import FIFO_coverage_package::*;
    4                                                import FIFO_scoreboard_package::*;
    5                                                import shared_pkg::*;
    6               1                          1     FIFO_transaction FIFO_tr=new();
    7               1                          1     FIFO_coverage FIFO_cvr=new();
    8               1                          1     FIFO_scoreboard FIFO_scr=new();
    9                                                
    10                                               
    11                                               parameter FIFO_WIDTH = 16;
    12                                               parameter FIFO_DEPTH = 8;
    13                                               logic [FIFO_WIDTH-1:0] data_in;
    14                                               logic clk, rst_n, wr_en, rd_en;
    15                                               logic [FIFO_WIDTH-1:0] data_out;
    16                                               logic wr_ack, overflow;
    17                                               logic full, empty, almostfull, almostempty, underflow;
    18                                               
    19                                               initial begin
    20              1                          1         clk = 0;
    21              1                          1         forever
    22              1                       2003          #1 clk = ~clk;
    22              2                       2002     
    23                                                end    
    24                                               
    25                                               initial begin 
    26                                               
    27              1                          1         forever begin
    28              1                       1001       @(negedge clk);
    29              1                       1001       FIFO_tr.data_in = F_if.data_in;
    30              1                       1001       FIFO_tr.rst_n = F_if.rst_n;
    31              1                       1001       FIFO_tr.wr_en = F_if.wr_en;
    32              1                       1001       FIFO_tr.rd_en = F_if.rd_en;
    33              1                       1001       FIFO_tr.data_out = F_if.data_out;
    34              1                       1001       FIFO_tr.wr_ack = F_if.wr_ack;
    35              1                       1001       FIFO_tr.overflow = F_if.overflow;
    36              1                       1001       FIFO_tr.full = F_if.full;
    37              1                       1001       FIFO_tr.empty = F_if.empty;
    38              1                       1001       FIFO_tr.almostfull = F_if.almostfull;
    39              1                       1001       FIFO_tr.almostempty = F_if.almostempty;
    40              1                       1001       FIFO_tr.underflow = F_if.underflow;
    41                                                  fork
    42                                                 begin
    43              1                       1001        FIFO_cvr.sample_data(FIFO_tr);
    44                                                 end     
    45                                               
    46                                                  begin
    47              1                       1001         FIFO_scr.check_data (FIFO_tr);
    48                                                  end   
    49                                                join
    50                                               
    51                                                  if(test_finished==1)begin
    52              1                          1        $display("%t: at end of test error count is %0d and correct count = %0d", $time, error_count, correct_count);
    53              1                          1        $stop;    

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86         2        84     2.32%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/mon --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           0           0        0.00 
                                        almostfull           0           0        0.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           0           0        0.00 
                                    data_out[15-0]           0           0        0.00 
                                             empty           0           0        0.00 
                                              full           0           0        0.00 
                                          overflow           0           0        0.00 
                                             rd_en           0           0        0.00 
                                             rst_n           0           0        0.00 
                                         underflow           0           0        0.00 
                                            wr_ack           0           0        0.00 
                                             wr_en           0           0        0.00 

Total Node Count     =         43 
Toggled Node Count   =          1 
Untoggled Node Count =         42 

Toggle Coverage      =       2.32% (2 of 86 bins)

=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    1                                                module FIFO_top();
    2                                                 bit clk;
    3                                                
    4                                                 initial begin
    5               1                          1         clk = 0;
    6               1                          1         forever
    7               1                       2003          #1 clk = ~clk;
    7               2                       2002     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_constraints
=== Design Unit: work.FIFO_constraints
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_constraints --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_constraints_package.sv
    1                                                package FIFO_constraints;
    2                                                import shared_pkg::*;
    3                                                parameter FIFO_WIDTH = 16;
    4                                                parameter FIFO_DEPTH = 8;
    5                                                class FIFO_transaction;
    6                                                rand bit [FIFO_WIDTH-1:0] data_in;
    7                                                rand bit rst_n, wr_en, rd_en;
    8                                                logic [FIFO_WIDTH-1:0] data_out;
    9                                                logic wr_ack, overflow;
    10                                               logic full, empty, almostfull, almostempty, underflow;
    11                                               
    12                                               integer RD_EN_ON_DIST;
    13                                               integer WR_EN_ON_DIST;
    14                                               
    15                                               function new(int x=30,int y=70);
    16              1                          3      RD_EN_ON_DIST=x;
    17              1                          3      WR_EN_ON_DIST=y;


=================================================================================
=== Instance: /FIFO_scoreboard_package
=== Design Unit: work.FIFO_scoreboard_package
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        15         1    93.75%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard_package

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard_package.sv
------------------------------------IF Branch------------------------------------
    14                                      1001     Count coming in to IF
    14              1                         31     if(obj.rst_n===0) begin
    25              1                          8     else if(obj.wr_en===1 && obj.rd_en===1 && count===8)begin
    32              1                         46     else if(obj.wr_en===1 && obj.rd_en===1 && count===0)begin
    39              1                          3     else if(obj.wr_en===1 && count===8)begin
    44              1                         48     else if(obj.rd_en===1 && count===0)begin
    49              1                        198     else if(obj.wr_en===1 && obj.rd_en===1)begin
    56              1                        235     else if(obj.wr_en===1)begin
    63              1                        201     else if(obj.rd_en===1)begin
    70              1                        231     else begin
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      1001     Count coming in to IF
    75              1                        194     if(count === 0)begin
    81              1                         18     else if(count === 8)begin
    87              1                         41     else if(count === 7)begin
    93              1                        241     else if(count === 1)begin
    99              1                        507     else begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     1001     Count coming in to IF
    112             1                    ***0***      if(data_out_ref!== obj.data_out || 
    123             1                       1001      else
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      27        19         8    70.37%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard_package --

  File FIFO_scoreboard_package.sv
----------------Focused Condition View-------------------
Line       14 Item    1  (obj.rst_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.rst_n === 1'b0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.rst_n === 1'b0)_0  -                             
  Row   2:          1  (obj.rst_n === 1'b0)_1  -                             

----------------Focused Condition View-------------------
Line       25 Item    1  ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1) && (this.count === 8))
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.wr_en === 1'b1)         Y
  (obj.rd_en === 1'b1)         Y
    (this.count === 8)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.wr_en === 1'b1)_0  -                             
  Row   2:          1  (obj.wr_en === 1'b1)_1  ((obj.rd_en === 1'b1) && (this.count === 8))
  Row   3:          1  (obj.rd_en === 1'b1)_0  (obj.wr_en === 1'b1)          
  Row   4:          1  (obj.rd_en === 1'b1)_1  ((obj.wr_en === 1'b1) && (this.count === 8))
  Row   5:          1  (this.count === 8)_0    ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1))
  Row   6:          1  (this.count === 8)_1    ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1))

----------------Focused Condition View-------------------
Line       32 Item    1  ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1) && (this.count === 0))
Condition totals: 3 of 3 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.wr_en === 1'b1)         Y
  (obj.rd_en === 1'b1)         Y
    (this.count === 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.wr_en === 1'b1)_0  -                             
  Row   2:          1  (obj.wr_en === 1'b1)_1  ((obj.rd_en === 1'b1) && (this.count === 0))
  Row   3:          1  (obj.rd_en === 1'b1)_0  (obj.wr_en === 1'b1)          
  Row   4:          1  (obj.rd_en === 1'b1)_1  ((obj.wr_en === 1'b1) && (this.count === 0))
  Row   5:          1  (this.count === 0)_0    ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1))
  Row   6:          1  (this.count === 0)_1    ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1))

----------------Focused Condition View-------------------
Line       39 Item    1  ((obj.wr_en === 1'b1) && (this.count === 8))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.wr_en === 1'b1)         Y
    (this.count === 8)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.wr_en === 1'b1)_0  -                             
  Row   2:          1  (obj.wr_en === 1'b1)_1  (this.count === 8)            
  Row   3:          1  (this.count === 8)_0    (obj.wr_en === 1'b1)          
  Row   4:          1  (this.count === 8)_1    (obj.wr_en === 1'b1)          

----------------Focused Condition View-------------------
Line       44 Item    1  ((obj.rd_en === 1'b1) && (this.count === 0))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.rd_en === 1'b1)         Y
    (this.count === 0)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.rd_en === 1'b1)_0  -                             
  Row   2:          1  (obj.rd_en === 1'b1)_1  (this.count === 0)            
  Row   3:          1  (this.count === 0)_0    (obj.rd_en === 1'b1)          
  Row   4:          1  (this.count === 0)_1    (obj.rd_en === 1'b1)          

----------------Focused Condition View-------------------
Line       49 Item    1  ((obj.wr_en === 1'b1) && (obj.rd_en === 1'b1))
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.wr_en === 1'b1)         Y
  (obj.rd_en === 1'b1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.wr_en === 1'b1)_0  -                             
  Row   2:          1  (obj.wr_en === 1'b1)_1  (obj.rd_en === 1'b1)          
  Row   3:          1  (obj.rd_en === 1'b1)_0  (obj.wr_en === 1'b1)          
  Row   4:          1  (obj.rd_en === 1'b1)_1  (obj.wr_en === 1'b1)          

----------------Focused Condition View-------------------
Line       56 Item    1  (obj.wr_en === 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.wr_en === 1'b1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.wr_en === 1'b1)_0  -                             
  Row   2:          1  (obj.wr_en === 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (obj.rd_en === 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (obj.rd_en === 1'b1)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (obj.rd_en === 1'b1)_0  -                             
  Row   2:          1  (obj.rd_en === 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (this.count === 0)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.count === 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count === 0)_0  -                             
  Row   2:          1  (this.count === 0)_1  -                             

----------------Focused Condition View-------------------
Line       81 Item    1  (this.count === 8)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.count === 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count === 8)_0  -                             
  Row   2:          1  (this.count === 8)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (this.count === 7)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.count === 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count === 7)_0  -                             
  Row   2:          1  (this.count === 7)_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    1  (this.count === 1)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (this.count === 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count === 1)_0  -                             
  Row   2:          1  (this.count === 1)_1  -                             

----------------Focused Condition View-------------------
Line       112 Item    1  ((this.data_out_ref !== obj.data_out) || (this.wr_ack_ref !== obj.wr_ack) || (this.overflow_ref !== obj.overflow) || (this.full_ref !== obj.full) || (this.empty_ref !== obj.empty) || (this.almostfull_ref !== obj.almostfull) || (this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
        (this.data_out_ref !== obj.data_out)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref !== obj.wr_ack)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref !== obj.overflow)         N  '_1' not hit             Hit '_1'
                (this.full_ref !== obj.full)         N  '_1' not hit             Hit '_1'
              (this.empty_ref !== obj.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref !== obj.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref !== obj.almostempty)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref !== obj.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:          1  (this.data_out_ref !== obj.data_out)_0        ~((this.wr_ack_ref !== obj.wr_ack) || ((this.overflow_ref !== obj.overflow) || ((this.full_ref !== obj.full) || ((this.empty_ref !== obj.empty) || ((this.almostfull_ref !== obj.almostfull) || ((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow)))))))
  Row   2:    ***0***  (this.data_out_ref !== obj.data_out)_1        -                             
  Row   3:          1  (this.wr_ack_ref !== obj.wr_ack)_0            (~(this.data_out_ref !== obj.data_out) && ~((this.overflow_ref !== obj.overflow) || ((this.full_ref !== obj.full) || ((this.empty_ref !== obj.empty) || ((this.almostfull_ref !== obj.almostfull) || ((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow)))))))
  Row   4:    ***0***  (this.wr_ack_ref !== obj.wr_ack)_1            ~(this.data_out_ref !== obj.data_out)
  Row   5:          1  (this.overflow_ref !== obj.overflow)_0        (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~((this.full_ref !== obj.full) || ((this.empty_ref !== obj.empty) || ((this.almostfull_ref !== obj.almostfull) || ((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow))))))
  Row   6:    ***0***  (this.overflow_ref !== obj.overflow)_1        (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack))
  Row   7:          1  (this.full_ref !== obj.full)_0                (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~((this.empty_ref !== obj.empty) || ((this.almostfull_ref !== obj.almostfull) || ((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow)))))
  Row   8:    ***0***  (this.full_ref !== obj.full)_1                (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow))
  Row   9:          1  (this.empty_ref !== obj.empty)_0              (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~((this.almostfull_ref !== obj.almostfull) || ((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow))))
 Row   10:    ***0***  (this.empty_ref !== obj.empty)_1              (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full))
 Row   11:          1  (this.almostfull_ref !== obj.almostfull)_0    (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty) && ~((this.almostempty_ref !== obj.almostempty) || (this.underflow_ref !== obj.underflow)))
 Row   12:    ***0***  (this.almostfull_ref !== obj.almostfull)_1    (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty))
 Row   13:          1  (this.almostempty_ref !== obj.almostempty)_0  (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty) && ~(this.almostfull_ref !== obj.almostfull) && ~(this.underflow_ref !== obj.underflow))
 Row   14:    ***0***  (this.almostempty_ref !== obj.almostempty)_1  (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty) && ~(this.almostfull_ref !== obj.almostfull))
 Row   15:          1  (this.underflow_ref !== obj.underflow)_0      (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty) && ~(this.almostfull_ref !== obj.almostfull) && ~(this.almostempty_ref !== obj.almostempty))
 Row   16:    ***0***  (this.underflow_ref !== obj.underflow)_1      (~(this.data_out_ref !== obj.data_out) && ~(this.wr_ack_ref !== obj.wr_ack) && ~(this.overflow_ref !== obj.overflow) && ~(this.full_ref !== obj.full) && ~(this.empty_ref !== obj.empty) && ~(this.almostfull_ref !== obj.almostfull) && ~(this.almostempty_ref !== obj.almostempty))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      67        65         2    97.01%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard_package.sv
    1                                                package FIFO_scoreboard_package;
    2                                                import FIFO_constraints::*;
    3                                                import shared_pkg::*;
    4                                                parameter FIFO_WIDTH = 16;
    5                                                parameter FIFO_DEPTH = 8;
    6                                                class FIFO_scoreboard;
    7                                                logic [FIFO_WIDTH-1:0] data_out_ref;
    8                                                logic wr_ack_ref, overflow_ref;
    9                                                logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    10                                               bit [FIFO_WIDTH-1:0] FIFO_queue[$];
    11                                               integer count=0;
    12                                               
    13                                               function reference_model (FIFO_transaction obj);
    14                                               if(obj.rst_n===0) begin
    15              1                         31       overflow_ref=0;
    16              1                         31       full_ref=0;
    17              1                         31       empty_ref=1; 
    18              1                         31       almostfull_ref=0;
    19              1                         31       almostempty_ref=0; 
    20              1                         31       count=0;
    21              1                         31       wr_ack_ref=0;
    22              1                         31       FIFO_queue.delete();
    23              1                         31       underflow_ref=0;
    24                                               end
    25                                               else if(obj.wr_en===1 && obj.rd_en===1 && count===8)begin
    26              1                          8        data_out_ref=FIFO_queue.pop_back();
    27              1                          8        wr_ack_ref=0;
    28              1                          8        overflow_ref=1;
    29              1                          8        underflow_ref=0;
    30              1                          8        count=count-1;
    31                                               end
    32                                               else if(obj.wr_en===1 && obj.rd_en===1 && count===0)begin
    33              1                         46        FIFO_queue.push_front(obj.data_in);
    34              1                         46        wr_ack_ref=1;
    35              1                         46        overflow_ref=0;
    36              1                         46        underflow_ref=1;
    37              1                         46        count=count+1;
    38                                               end
    39                                               else if(obj.wr_en===1 && count===8)begin
    40              1                          3        wr_ack_ref=0;
    41              1                          3        overflow_ref=1;
    42              1                          3        underflow_ref=0;
    43                                               end
    44                                               else if(obj.rd_en===1 && count===0)begin
    45              1                         48        wr_ack_ref=0;
    46              1                         48        overflow_ref=0;  
    47              1                         48        underflow_ref=1;
    48                                               end
    49                                               else if(obj.wr_en===1 && obj.rd_en===1)begin
    50              1                        198        FIFO_queue.push_front(obj.data_in);
    51              1                        198        data_out_ref=FIFO_queue.pop_back();
    52              1                        198        wr_ack_ref=1;
    53              1                        198        overflow_ref=0;
    54              1                        198        underflow_ref=0;
    55                                               end
    56                                               else if(obj.wr_en===1)begin
    57              1                        235        FIFO_queue.push_front(obj.data_in);
    58              1                        235        count=count+1;
    59              1                        235        wr_ack_ref=1;
    60              1                        235        overflow_ref=0;
    61              1                        235        underflow_ref=0;
    62                                               end
    63                                               else if(obj.rd_en===1)begin
    64              1                        201        data_out_ref=FIFO_queue.pop_back();
    65              1                        201        count=count-1;
    66              1                        201        wr_ack_ref=0;
    67              1                        201        overflow_ref=0;
    68              1                        201        underflow_ref=0;
    69                                               end
    70                                               else begin
    71              1                        231        overflow_ref=0;
    72              1                        231        underflow_ref=0;
    73              1                        231        wr_ack_ref=0;
    74                                               end   
    75                                               if(count === 0)begin
    76              1                        194       full_ref=0;
    77              1                        194       empty_ref=1; 
    78              1                        194       almostfull_ref=0;
    79              1                        194       almostempty_ref=0; 
    80                                               end  
    81                                               else if(count === 8)begin
    82              1                         18       full_ref=1;
    83              1                         18       empty_ref=0; 
    84              1                         18       almostfull_ref=0;
    85              1                         18       almostempty_ref=0; 
    86                                               end  
    87                                               else if(count === 7)begin
    88              1                         41       full_ref=0;
    89              1                         41       empty_ref=0; 
    90              1                         41       almostfull_ref=1;
    91              1                         41       almostempty_ref=0; 
    92                                               end  
    93                                               else if(count === 1)begin
    94              1                        241       full_ref=0;
    95              1                        241       empty_ref=0; 
    96              1                        241       almostfull_ref=0;
    97              1                        241       almostempty_ref=1;
    98                                               end 
    99                                               else begin
    100             1                        507       full_ref=0;
    101             1                        507       empty_ref=0; 
    102             1                        507       almostfull_ref=0;
    103             1                        507       almostempty_ref=0; 
    104                                              end
    105                                               
    106                                              
    107                                              endfunction
    108                                              
    109                                              function check_data (FIFO_transaction obj);
    110                                              
    111             1                       1001      reference_model(obj);
    112                                               if(data_out_ref!== obj.data_out || 
    113                                                   (wr_ack_ref!== obj.wr_ack) || 
    114                                                   (overflow_ref!== obj.overflow) || 
    115                                                   (full_ref!== obj.full) || 
    116                                                   (empty_ref!== obj.empty) || 
    117                                                   (almostfull_ref!== obj.almostfull) || 
    118                                                   (almostempty_ref!== obj.almostempty) || 
    119                                                   (underflow_ref!== obj.underflow))begin
    120             1                    ***0***           error_count = error_count + 1;
    121             1                    ***0***            $display("%t: Error should be : %h,%h,%h,%h,%h,%h,%h,%h, but %h,%h,%h,%h,%h,%h,%h,%h,",$time,obj.data_out,obj.wr_ack,obj.overflow,obj.full,obj.empty,obj.almostfull,obj.almostempty,obj.underflow,data_out_ref,wr_ack_ref,overflow_ref,full_ref,empty_ref,almostfull_ref,almostempty_ref,underflow_ref);
    122                                                  end
    123                                               else
    124             1                       1001      correct_count = correct_count + 1;


=================================================================================
=== Instance: /FIFO_coverage_package
=== Design Unit: work.FIFO_coverage_package
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_package/FIFO_coverage/cvr_gp     100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       498          1          -    Covered              
        bin auto[1]                                       503          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       491          1          -    Covered              
        bin auto[1]                                       510          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       990          1          -    Covered              
        bin auto[1]                                        11          1          -    Covered              
    Coverpoint almostempty                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       760          1          -    Covered              
        bin auto[1]                                       241          1          -    Covered              
    Coverpoint empty                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       807          1          -    Covered              
        bin auto[1]                                       194          1          -    Covered              
    Coverpoint almostfull                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       960          1          -    Covered              
        bin auto[1]                                        41          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       907          1          -    Covered              
        bin auto[1]                                        94          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       983          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       522          1          -    Covered              
        bin auto[1]                                       479          1          -    Covered              
    Cross wr_ack_cvr                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 244          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 235          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  12          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                  12          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_wr_ack                           0                     -    ZERO                 
    Cross overflow_cvr                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   8          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   3          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 248          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 244          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_overflow                      0                     -    ZERO                 
    Cross full_cvr                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                 256          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  13          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 234          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 239          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
    Cross empty_cvr                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 111          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   9          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  70          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 252          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 143          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 174          1          -    Covered              
    Cross almostfull_cvr                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  15          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   2          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  15          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   9          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 241          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 252          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 232          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 235          1          -    Covered              
    Cross almostempty_cvr                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  96          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  36          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  40          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  69          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 160          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 218          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 207          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 175          1          -    Covered              
    Cross underflow_cvr                               100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  46          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 210          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  48          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 206          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 247          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_coverage_package --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage_package.sv
    1                                                package FIFO_coverage_package;
    2                                                import FIFO_constraints::*;
    3                                                import shared_pkg::*;
    4                                                parameter FIFO_WIDTH = 16;
    5                                                parameter FIFO_DEPTH = 8;
    6                                                class FIFO_coverage;
    7                                                logic [FIFO_WIDTH-1:0] data_in;
    8                                                logic rst_n, wr_en, rd_en;
    9                                                logic [FIFO_WIDTH-1:0] data_out;
    10                                               logic wr_ack, overflow;
    11                                               logic full, empty, almostfull, almostempty, underflow;
    12              1                          1     FIFO_transaction F_cvg_txn=new();
    13                                               
    14                                               covergroup cvr_gp;
    15                                               
    16                                               wr_en: coverpoint F_cvg_txn.wr_en;
    17                                               rd_en: coverpoint F_cvg_txn.rd_en;
    18                                               overflow: coverpoint F_cvg_txn.overflow;
    19                                               almostempty: coverpoint F_cvg_txn.almostempty;
    20                                               empty: coverpoint F_cvg_txn.empty;
    21                                               almostfull: coverpoint F_cvg_txn.almostfull;
    22                                               underflow: coverpoint F_cvg_txn.underflow;
    23                                               full: coverpoint F_cvg_txn.full;
    24                                               wr_ack: coverpoint F_cvg_txn.wr_ack;
    25                                               
    26                                               wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};}//no write achknowlege can happen if there is no write operation 
    27                                               overflow_cvr:cross wr_en, rd_en, overflow{illegal_bins write_overflow = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};}//no overflow can happen if there is no write operation
    28                                               full_cvr:cross wr_en, rd_en, full{illegal_bins read_full = binsof(rd_en) intersect {1} && binsof(full) intersect {1};}//the fifo can't be full if a read operation occured
    29                                               empty_cvr:cross wr_en, rd_en, empty;
    30                                               almostfull_cvr:cross wr_en, rd_en, almostfull;
    31                                               almostempty_cvr:cross wr_en, rd_en, almostempty;
    32                                               underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow can happen if there is no read operation
    33                                               endgroup
    34                                               
    35                                               function new();
    36              1                          1      cvr_gp=new;
    37                                               endfunction
    38                                               
    39                                               function void sample_data(FIFO_transaction F_txn);
    40              1                       1001      F_cvg_txn=F_txn;
    41              1                       1001      cvr_gp.sample();


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage_package/FIFO_coverage/cvr_gp     100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       498          1          -    Covered              
        bin auto[1]                                       503          1          -    Covered              
    Coverpoint rd_en                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       491          1          -    Covered              
        bin auto[1]                                       510          1          -    Covered              
    Coverpoint overflow                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       990          1          -    Covered              
        bin auto[1]                                        11          1          -    Covered              
    Coverpoint almostempty                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       760          1          -    Covered              
        bin auto[1]                                       241          1          -    Covered              
    Coverpoint empty                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       807          1          -    Covered              
        bin auto[1]                                       194          1          -    Covered              
    Coverpoint almostfull                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       960          1          -    Covered              
        bin auto[1]                                        41          1          -    Covered              
    Coverpoint underflow                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       907          1          -    Covered              
        bin auto[1]                                        94          1          -    Covered              
    Coverpoint full                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       983          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
    Coverpoint wr_ack                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                       522          1          -    Covered              
        bin auto[1]                                       479          1          -    Covered              
    Cross wr_ack_cvr                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 244          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 235          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                  12          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                  12          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_wr_ack                           0                     -    ZERO                 
    Cross overflow_cvr                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   8          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   3          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 248          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 244          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin write_overflow                      0                     -    ZERO                 
    Cross full_cvr                                    100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                 256          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 254          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  13          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 234          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   5          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 239          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 
    Cross empty_cvr                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                   4          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 111          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                   9          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  70          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 252          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 143          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 174          1          -    Covered              
    Cross almostfull_cvr                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  15          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   2          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  15          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                   9          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 241          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 252          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 232          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 235          1          -    Covered              
    Cross almostempty_cvr                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  96          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  36          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  40          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  69          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 160          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 218          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 207          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 175          1          -    Covered              
    Cross underflow_cvr                               100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  46          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 210          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  48          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 206          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 247          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 244          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin read_full                           0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/rst_cover                  FIFO   Verilog  SVA  FIFO.sv(145)      31 Covered   
/FIFO_top/dut/full_cover                 FIFO   Verilog  SVA  FIFO.sv(146)      18 Covered   
/FIFO_top/dut/almostfull_cover           FIFO   Verilog  SVA  FIFO.sv(147)      40 Covered   
/FIFO_top/dut/almostempty_cover          FIFO   Verilog  SVA  FIFO.sv(148)     229 Covered   
/FIFO_top/dut/empty_cover                FIFO   Verilog  SVA  FIFO.sv(149)     222 Covered   
/FIFO_top/dut/underflow_cover            FIFO   Verilog  SVA  FIFO.sv(150)      91 Covered   
/FIFO_top/dut/overflow_cover             FIFO   Verilog  SVA  FIFO.sv(151)      11 Covered   
/FIFO_top/dut/rd_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(152)     391 Covered   
/FIFO_top/dut/wr_ptr_cover               FIFO   Verilog  SVA  FIFO.sv(153)     465 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 9

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/rst_assertion
                     FIFO.sv(135)                       0          1
/FIFO_top/dut/full_assertion
                     FIFO.sv(136)                       0          1
/FIFO_top/dut/almostfull_assertion
                     FIFO.sv(137)                       0          1
/FIFO_top/dut/almostempty_assertion
                     FIFO.sv(138)                       0          1
/FIFO_top/dut/empty_assertion
                     FIFO.sv(139)                       0          1
/FIFO_top/dut/underflow_assertion
                     FIFO.sv(140)                       0          1
/FIFO_top/dut/overflow_assertion
                     FIFO.sv(141)                       0          1
/FIFO_top/dut/rd_ptr_assertion
                     FIFO.sv(142)                       0          1
/FIFO_top/dut/wr_ptr_assertion
                     FIFO.sv(143)                       0          1
/FIFO_top/tb/#ublk#182146786#33/immed__34
                     FIFO_tb.sv(34)                     0          1

Total Coverage By Instance (filtered view): 93.96%

