Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sim_behav xil_defaultlib.test_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_rx
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.tx
Compiling module xil_defaultlib.simple_neuron_plus
Compiling module xil_defaultlib.adder_192
Compiling module xil_defaultlib.mac191
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.test_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_sim_behav
