// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "11/19/2023 20:31:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	reset,
	switch,
	btn,
	h_sync,
	v_sync,
	red,
	green,
	blue,
	clk_25MHz,
	sync_n,
	blank_n,
	q);
input 	logic clk ;
input 	logic reset ;
input 	logic switch ;
input 	logic [2:0] btn ;
output 	logic h_sync ;
output 	logic v_sync ;
output 	logic [7:0] red ;
output 	logic [7:0] green ;
output 	logic [7:0] blue ;
output 	logic clk_25MHz ;
output 	logic sync_n ;
output 	logic blank_n ;
output 	logic [31:0] q ;

// Design Ports Information
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25MHz	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \vc|vga_clock_gen|Add0~69_sumout ;
wire \reset~input_o ;
wire \vc|vga_clock_gen|counter[15]~0_combout ;
wire \vc|vga_clock_gen|Add0~70 ;
wire \vc|vga_clock_gen|Add0~33_sumout ;
wire \vc|vga_clock_gen|Add0~34 ;
wire \vc|vga_clock_gen|Add0~37_sumout ;
wire \vc|vga_clock_gen|Add0~38 ;
wire \vc|vga_clock_gen|Add0~41_sumout ;
wire \vc|vga_clock_gen|Add0~42 ;
wire \vc|vga_clock_gen|Add0~45_sumout ;
wire \vc|vga_clock_gen|Add0~46 ;
wire \vc|vga_clock_gen|Add0~49_sumout ;
wire \vc|vga_clock_gen|Add0~50 ;
wire \vc|vga_clock_gen|Add0~53_sumout ;
wire \vc|vga_clock_gen|Equal0~2_combout ;
wire \vc|vga_clock_gen|Add0~54 ;
wire \vc|vga_clock_gen|Add0~9_sumout ;
wire \vc|vga_clock_gen|Add0~10 ;
wire \vc|vga_clock_gen|Add0~13_sumout ;
wire \vc|vga_clock_gen|Add0~14 ;
wire \vc|vga_clock_gen|Add0~17_sumout ;
wire \vc|vga_clock_gen|Add0~18 ;
wire \vc|vga_clock_gen|Add0~21_sumout ;
wire \vc|vga_clock_gen|Add0~22 ;
wire \vc|vga_clock_gen|Add0~25_sumout ;
wire \vc|vga_clock_gen|Add0~26 ;
wire \vc|vga_clock_gen|Add0~29_sumout ;
wire \vc|vga_clock_gen|Add0~30 ;
wire \vc|vga_clock_gen|Add0~1_sumout ;
wire \vc|vga_clock_gen|Add0~2 ;
wire \vc|vga_clock_gen|Add0~5_sumout ;
wire \vc|vga_clock_gen|Add0~6 ;
wire \vc|vga_clock_gen|Add0~81_sumout ;
wire \vc|vga_clock_gen|Add0~82 ;
wire \vc|vga_clock_gen|Add0~85_sumout ;
wire \vc|vga_clock_gen|Add0~86 ;
wire \vc|vga_clock_gen|Add0~89_sumout ;
wire \vc|vga_clock_gen|Add0~90 ;
wire \vc|vga_clock_gen|Add0~77_sumout ;
wire \vc|vga_clock_gen|Add0~78 ;
wire \vc|vga_clock_gen|Add0~93_sumout ;
wire \vc|vga_clock_gen|Add0~94 ;
wire \vc|vga_clock_gen|Add0~97_sumout ;
wire \vc|vga_clock_gen|Add0~98 ;
wire \vc|vga_clock_gen|Add0~101_sumout ;
wire \vc|vga_clock_gen|Equal0~4_combout ;
wire \vc|vga_clock_gen|Equal0~0_combout ;
wire \vc|vga_clock_gen|Equal0~1_combout ;
wire \vc|vga_clock_gen|Add0~102 ;
wire \vc|vga_clock_gen|Add0~105_sumout ;
wire \vc|vga_clock_gen|Add0~106 ;
wire \vc|vga_clock_gen|Add0~109_sumout ;
wire \vc|vga_clock_gen|Add0~110 ;
wire \vc|vga_clock_gen|Add0~113_sumout ;
wire \vc|vga_clock_gen|Add0~114 ;
wire \vc|vga_clock_gen|Add0~117_sumout ;
wire \vc|vga_clock_gen|Add0~118 ;
wire \vc|vga_clock_gen|Add0~121_sumout ;
wire \vc|vga_clock_gen|Add0~122 ;
wire \vc|vga_clock_gen|Add0~125_sumout ;
wire \vc|vga_clock_gen|Add0~126 ;
wire \vc|vga_clock_gen|Add0~57_sumout ;
wire \vc|vga_clock_gen|Add0~58 ;
wire \vc|vga_clock_gen|Add0~61_sumout ;
wire \vc|vga_clock_gen|Add0~62 ;
wire \vc|vga_clock_gen|Add0~65_sumout ;
wire \vc|vga_clock_gen|Add0~66 ;
wire \vc|vga_clock_gen|Add0~73_sumout ;
wire \vc|vga_clock_gen|Equal0~3_combout ;
wire \vc|vga_clock_gen|Equal0~5_combout ;
wire \vc|vga_clock_gen|Equal0~6_combout ;
wire \vc|vga_clock_gen|vga_clk~0_combout ;
wire \vc|vga_clock_gen|vga_clk~feeder_combout ;
wire \vc|vga_clock_gen|vga_clk~q ;
wire \vc|vga_h|Add0~57_sumout ;
wire \vc|LessThan3~1_combout ;
wire \vc|vga_h|V_horizontal[5]~DUPLICATE_q ;
wire \vc|vga_h|Add0~10 ;
wire \vc|vga_h|Add0~37_sumout ;
wire \vc|vga_h|Add0~38 ;
wire \vc|vga_h|Add0~33_sumout ;
wire \vc|vga_h|V_horizontal[11]~DUPLICATE_q ;
wire \vc|vga_h|Add0~34 ;
wire \vc|vga_h|Add0~29_sumout ;
wire \vc|vga_h|Add0~30 ;
wire \vc|vga_h|Add0~25_sumout ;
wire \vc|vga_h|Add0~26 ;
wire \vc|vga_h|Add0~41_sumout ;
wire \vc|vga_h|Add0~42 ;
wire \vc|vga_h|Add0~21_sumout ;
wire \vc|vga_h|V_horizontal[15]~DUPLICATE_q ;
wire \vc|vga_h|V_horizontal[14]~DUPLICATE_q ;
wire \vc|LessThan3~0_combout ;
wire \vc|LessThan3~2_combout ;
wire \vc|vga_h|Add0~58 ;
wire \vc|vga_h|Add0~61_sumout ;
wire \vc|vga_h|Add0~62 ;
wire \vc|vga_h|Add0~53_sumout ;
wire \vc|vga_h|V_horizontal[2]~DUPLICATE_q ;
wire \vc|vga_h|Add0~54 ;
wire \vc|vga_h|Add0~45_sumout ;
wire \vc|vga_h|V_horizontal[3]~DUPLICATE_q ;
wire \vc|vga_h|Add0~46 ;
wire \vc|vga_h|Add0~49_sumout ;
wire \vc|vga_h|Add0~50 ;
wire \vc|vga_h|Add0~1_sumout ;
wire \vc|vga_h|Add0~2 ;
wire \vc|vga_h|Add0~5_sumout ;
wire \vc|vga_h|Add0~6 ;
wire \vc|vga_h|Add0~17_sumout ;
wire \vc|vga_h|Add0~18 ;
wire \vc|vga_h|Add0~13_sumout ;
wire \vc|vga_h|V_horizontal[8]~DUPLICATE_q ;
wire \vc|vga_h|Add0~14 ;
wire \vc|vga_h|Add0~9_sumout ;
wire \vc|LessThan0~0_combout ;
wire \vc|vga_h|enable~q ;
wire \vc|vga_v|V_horizontal[3]~DUPLICATE_q ;
wire \vc|vga_v|Add0~61_sumout ;
wire \vc|vga_v|Add0~62 ;
wire \vc|vga_v|Add0~9_sumout ;
wire \vc|vga_v|Add0~10 ;
wire \vc|vga_v|Add0~14 ;
wire \vc|vga_v|Add0~5_sumout ;
wire \vc|vga_v|V_horizontal[9]~DUPLICATE_q ;
wire \vc|vga_v|Add0~6 ;
wire \vc|vga_v|Add0~33_sumout ;
wire \vc|vga_v|Add0~34 ;
wire \vc|vga_v|Add0~29_sumout ;
wire \vc|vga_v|Add0~30 ;
wire \vc|vga_v|Add0~25_sumout ;
wire \vc|vga_v|V_horizontal[6]~DUPLICATE_q ;
wire \vc|vga_v|Add0~26 ;
wire \vc|vga_v|Add0~21_sumout ;
wire \vc|vga_v|Add0~22 ;
wire \vc|vga_v|Add0~17_sumout ;
wire \vc|vga_v|V_horizontal[8]~DUPLICATE_q ;
wire \vc|vga_v|Add0~18 ;
wire \vc|vga_v|Add0~1_sumout ;
wire \vc|LessThan5~0_combout ;
wire \vc|vga_v|Add0~2 ;
wire \vc|vga_v|Add0~37_sumout ;
wire \vc|vga_v|V_horizontal[10]~DUPLICATE_q ;
wire \vc|vga_v|Add0~38 ;
wire \vc|vga_v|Add0~57_sumout ;
wire \vc|vga_v|V_horizontal[11]~DUPLICATE_q ;
wire \vc|vga_v|Add0~58 ;
wire \vc|vga_v|Add0~53_sumout ;
wire \vc|vga_v|Add0~54 ;
wire \vc|vga_v|Add0~49_sumout ;
wire \vc|vga_v|Add0~50 ;
wire \vc|vga_v|Add0~45_sumout ;
wire \vc|vga_v|Add0~46 ;
wire \vc|vga_v|Add0~41_sumout ;
wire \vc|LessThan5~1_combout ;
wire \vc|LessThan5~2_combout ;
wire \vc|vga_v|V_horizontal[2]~DUPLICATE_q ;
wire \vc|vga_v|Add0~13_sumout ;
wire \vc|vga_v|V_horizontal[1]~DUPLICATE_q ;
wire \vc|LessThan1~0_combout ;
wire \vc|blank_n~combout ;
wire \topR|cont|Add0~13_sumout ;
wire \topR|cont|Equal0~0_combout ;
wire \topR|cont|Equal0~1_combout ;
wire \topR|cont|Equal0~2_combout ;
wire \topR|cont|Equal0~3_combout ;
wire \switch~input_o ;
wire \topR|cont|Add0~14 ;
wire \topR|cont|Add0~17_sumout ;
wire \topR|cont|Add0~18 ;
wire \topR|cont|Add0~21_sumout ;
wire \topR|cont|Add0~22 ;
wire \topR|cont|Add0~25_sumout ;
wire \topR|cont|count[3]~feeder_combout ;
wire \topR|cont|Add0~26 ;
wire \topR|cont|Add0~29_sumout ;
wire \topR|cont|Add0~30 ;
wire \topR|cont|Add0~33_sumout ;
wire \topR|cont|Add0~34 ;
wire \topR|cont|Add0~37_sumout ;
wire \topR|cont|Add0~38 ;
wire \topR|cont|Add0~41_sumout ;
wire \topR|cont|Add0~42 ;
wire \topR|cont|Add0~45_sumout ;
wire \topR|cont|Add0~46 ;
wire \topR|cont|Add0~49_sumout ;
wire \topR|cont|Add0~50 ;
wire \topR|cont|Add0~53_sumout ;
wire \topR|cont|Add0~54 ;
wire \topR|cont|Add0~57_sumout ;
wire \topR|cont|Add0~58 ;
wire \topR|cont|Add0~61_sumout ;
wire \topR|cont|Add0~62 ;
wire \topR|cont|Add0~5_sumout ;
wire \topR|cont|Add0~6 ;
wire \topR|cont|Add0~9_sumout ;
wire \topR|cont|Add0~10 ;
wire \topR|cont|Add0~1_sumout ;
wire \topR|mux_21|C[15]~0_combout ;
wire \btn[1]~input_o ;
wire \btn[2]~input_o ;
wire \btn[0]~input_o ;
wire \topR|escribir|enable~0_combout ;
wire \topR|mux_21|C[0]~1_combout ;
wire \topR|mux_21|C[1]~2_combout ;
wire \topR|mux_21|C[2]~3_combout ;
wire \topR|mux_21|C[3]~4_combout ;
wire \topR|mux_21|C[4]~5_combout ;
wire \topR|mux_21|C[5]~6_combout ;
wire \topR|mux_21|C[6]~7_combout ;
wire \topR|mux_21|C[7]~8_combout ;
wire \topR|mux_21|C[8]~9_combout ;
wire \topR|mux_21|C[9]~10_combout ;
wire \topR|mux_21|C[10]~11_combout ;
wire \topR|mux_21|C[11]~12_combout ;
wire \topR|mux_21|C[12]~13_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \topR|mux_21|C[14]~15_combout ;
wire \topR|mux_21|C[13]~14_combout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \~GND~combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w ;
wire [15:0] \vc|vga_h|V_horizontal ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w ;
wire [15:0] \vc|vga_v|V_horizontal ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w ;
wire [31:0] \vc|vga_clock_gen|counter ;
wire [15:0] \topR|cont|count ;
wire [2:0] \topR|mem|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w ;
wire [3:0] \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [31:0] \topR|escribir|data ;

wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vc|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(!\vc|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25MHz~output (
	.i(\vc|vga_clock_gen|vga_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25MHz),
	.obar());
// synopsys translate_off
defparam \clk_25MHz~output .bus_hold = "false";
defparam \clk_25MHz~output .open_drain_output = "false";
defparam \clk_25MHz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(\vc|blank_n~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \q[0]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \q[1]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \q[2]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \q[3]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q[4]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q[5]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \q[6]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \q[7]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \q[8]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[8]),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
defparam \q[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q[9]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[9]),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
defparam \q[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \q[10]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[10]),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
defparam \q[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \q[11]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[11]),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
defparam \q[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \q[12]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[12]),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
defparam \q[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \q[13]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[13]),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
defparam \q[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \q[14]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[14]),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
defparam \q[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \q[15]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[15]),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
defparam \q[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \q[16]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[16]),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
defparam \q[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \q[17]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[17]),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
defparam \q[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \q[18]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[18]),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
defparam \q[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \q[19]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[19]),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
defparam \q[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \q[20]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[20]),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
defparam \q[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \q[21]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[21]),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
defparam \q[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \q[22]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[22]),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
defparam \q[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \q[23]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[23]),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
defparam \q[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q[24]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[24]),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
defparam \q[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \q[25]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[25]),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
defparam \q[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \q[26]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[26]),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
defparam \q[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \q[27]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[27]),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
defparam \q[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \q[28]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[28]),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
defparam \q[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q[29]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[29]),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
defparam \q[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \q[30]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[30]),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
defparam \q[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \q[31]~output (
	.i(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[31]),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
defparam \q[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~69 (
// Equation(s):
// \vc|vga_clock_gen|Add0~69_sumout  = SUM(( \vc|vga_clock_gen|counter [0] ) + ( VCC ) + ( !VCC ))
// \vc|vga_clock_gen|Add0~70  = CARRY(( \vc|vga_clock_gen|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_clock_gen|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~69_sumout ),
	.cout(\vc|vga_clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~69 .lut_mask = 64'h00000000000000FF;
defparam \vc|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \vc|vga_clock_gen|counter[15]~0 (
// Equation(s):
// \vc|vga_clock_gen|counter[15]~0_combout  = ( \reset~input_o  ) # ( !\reset~input_o  & ( \vc|vga_clock_gen|Equal0~6_combout  ) )

	.dataa(!\vc|vga_clock_gen|Equal0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[15]~0 .extended_lut = "off";
defparam \vc|vga_clock_gen|counter[15]~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \vc|vga_clock_gen|counter[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N2
dffeas \vc|vga_clock_gen|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[0] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~33 (
// Equation(s):
// \vc|vga_clock_gen|Add0~33_sumout  = SUM(( \vc|vga_clock_gen|counter [1] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~70  ))
// \vc|vga_clock_gen|Add0~34  = CARRY(( \vc|vga_clock_gen|counter [1] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_clock_gen|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~33_sumout ),
	.cout(\vc|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \vc|vga_clock_gen|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[1] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~37 (
// Equation(s):
// \vc|vga_clock_gen|Add0~37_sumout  = SUM(( \vc|vga_clock_gen|counter [2] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~34  ))
// \vc|vga_clock_gen|Add0~38  = CARRY(( \vc|vga_clock_gen|counter [2] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~37_sumout ),
	.cout(\vc|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \vc|vga_clock_gen|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[2] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~41 (
// Equation(s):
// \vc|vga_clock_gen|Add0~41_sumout  = SUM(( \vc|vga_clock_gen|counter [3] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~38  ))
// \vc|vga_clock_gen|Add0~42  = CARRY(( \vc|vga_clock_gen|counter [3] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~41_sumout ),
	.cout(\vc|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N11
dffeas \vc|vga_clock_gen|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[3] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~45 (
// Equation(s):
// \vc|vga_clock_gen|Add0~45_sumout  = SUM(( \vc|vga_clock_gen|counter [4] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~42  ))
// \vc|vga_clock_gen|Add0~46  = CARRY(( \vc|vga_clock_gen|counter [4] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~45_sumout ),
	.cout(\vc|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \vc|vga_clock_gen|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[4] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~49 (
// Equation(s):
// \vc|vga_clock_gen|Add0~49_sumout  = SUM(( \vc|vga_clock_gen|counter [5] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~46  ))
// \vc|vga_clock_gen|Add0~50  = CARRY(( \vc|vga_clock_gen|counter [5] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~49_sumout ),
	.cout(\vc|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N17
dffeas \vc|vga_clock_gen|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[5] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~53 (
// Equation(s):
// \vc|vga_clock_gen|Add0~53_sumout  = SUM(( \vc|vga_clock_gen|counter [6] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~50  ))
// \vc|vga_clock_gen|Add0~54  = CARRY(( \vc|vga_clock_gen|counter [6] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~53_sumout ),
	.cout(\vc|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N20
dffeas \vc|vga_clock_gen|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[6] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~2 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~2_combout  = ( !\vc|vga_clock_gen|counter [5] & ( !\vc|vga_clock_gen|counter [2] & ( (!\vc|vga_clock_gen|counter [3] & (!\vc|vga_clock_gen|counter [6] & (!\vc|vga_clock_gen|counter [1] & !\vc|vga_clock_gen|counter [4]))) ) ) )

	.dataa(!\vc|vga_clock_gen|counter [3]),
	.datab(!\vc|vga_clock_gen|counter [6]),
	.datac(!\vc|vga_clock_gen|counter [1]),
	.datad(!\vc|vga_clock_gen|counter [4]),
	.datae(!\vc|vga_clock_gen|counter [5]),
	.dataf(!\vc|vga_clock_gen|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \vc|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~9 (
// Equation(s):
// \vc|vga_clock_gen|Add0~9_sumout  = SUM(( \vc|vga_clock_gen|counter [7] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~54  ))
// \vc|vga_clock_gen|Add0~10  = CARRY(( \vc|vga_clock_gen|counter [7] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~54  ))

	.dataa(!\vc|vga_clock_gen|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~9_sumout ),
	.cout(\vc|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \vc|vga_clock_gen|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[7] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~13 (
// Equation(s):
// \vc|vga_clock_gen|Add0~13_sumout  = SUM(( \vc|vga_clock_gen|counter [8] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~10  ))
// \vc|vga_clock_gen|Add0~14  = CARRY(( \vc|vga_clock_gen|counter [8] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~13_sumout ),
	.cout(\vc|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \vc|vga_clock_gen|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[8] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~17 (
// Equation(s):
// \vc|vga_clock_gen|Add0~17_sumout  = SUM(( \vc|vga_clock_gen|counter [9] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~14  ))
// \vc|vga_clock_gen|Add0~18  = CARRY(( \vc|vga_clock_gen|counter [9] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_clock_gen|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~17_sumout ),
	.cout(\vc|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N29
dffeas \vc|vga_clock_gen|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[9] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~21 (
// Equation(s):
// \vc|vga_clock_gen|Add0~21_sumout  = SUM(( \vc|vga_clock_gen|counter [10] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~18  ))
// \vc|vga_clock_gen|Add0~22  = CARRY(( \vc|vga_clock_gen|counter [10] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~21_sumout ),
	.cout(\vc|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \vc|vga_clock_gen|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[10] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~25 (
// Equation(s):
// \vc|vga_clock_gen|Add0~25_sumout  = SUM(( \vc|vga_clock_gen|counter [11] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~22  ))
// \vc|vga_clock_gen|Add0~26  = CARRY(( \vc|vga_clock_gen|counter [11] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~22  ))

	.dataa(!\vc|vga_clock_gen|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~25_sumout ),
	.cout(\vc|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N35
dffeas \vc|vga_clock_gen|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[11] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~29 (
// Equation(s):
// \vc|vga_clock_gen|Add0~29_sumout  = SUM(( \vc|vga_clock_gen|counter [12] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~26  ))
// \vc|vga_clock_gen|Add0~30  = CARRY(( \vc|vga_clock_gen|counter [12] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~29_sumout ),
	.cout(\vc|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \vc|vga_clock_gen|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[12] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~1 (
// Equation(s):
// \vc|vga_clock_gen|Add0~1_sumout  = SUM(( \vc|vga_clock_gen|counter [13] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~30  ))
// \vc|vga_clock_gen|Add0~2  = CARRY(( \vc|vga_clock_gen|counter [13] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~1_sumout ),
	.cout(\vc|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \vc|vga_clock_gen|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[13] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~5 (
// Equation(s):
// \vc|vga_clock_gen|Add0~5_sumout  = SUM(( \vc|vga_clock_gen|counter [14] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~2  ))
// \vc|vga_clock_gen|Add0~6  = CARRY(( \vc|vga_clock_gen|counter [14] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~2  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~5_sumout ),
	.cout(\vc|vga_clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \vc|vga_clock_gen|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[14] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~81 (
// Equation(s):
// \vc|vga_clock_gen|Add0~81_sumout  = SUM(( \vc|vga_clock_gen|counter [15] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~6  ))
// \vc|vga_clock_gen|Add0~82  = CARRY(( \vc|vga_clock_gen|counter [15] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~81_sumout ),
	.cout(\vc|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \vc|vga_clock_gen|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[15] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~85 (
// Equation(s):
// \vc|vga_clock_gen|Add0~85_sumout  = SUM(( \vc|vga_clock_gen|counter [16] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~82  ))
// \vc|vga_clock_gen|Add0~86  = CARRY(( \vc|vga_clock_gen|counter [16] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~85_sumout ),
	.cout(\vc|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \vc|vga_clock_gen|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[16] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~89 (
// Equation(s):
// \vc|vga_clock_gen|Add0~89_sumout  = SUM(( \vc|vga_clock_gen|counter [17] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~86  ))
// \vc|vga_clock_gen|Add0~90  = CARRY(( \vc|vga_clock_gen|counter [17] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~86  ))

	.dataa(!\vc|vga_clock_gen|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~89_sumout ),
	.cout(\vc|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N53
dffeas \vc|vga_clock_gen|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[17] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~77 (
// Equation(s):
// \vc|vga_clock_gen|Add0~77_sumout  = SUM(( \vc|vga_clock_gen|counter [18] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~90  ))
// \vc|vga_clock_gen|Add0~78  = CARRY(( \vc|vga_clock_gen|counter [18] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~77_sumout ),
	.cout(\vc|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N56
dffeas \vc|vga_clock_gen|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[18] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~93 (
// Equation(s):
// \vc|vga_clock_gen|Add0~93_sumout  = SUM(( \vc|vga_clock_gen|counter [19] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~78  ))
// \vc|vga_clock_gen|Add0~94  = CARRY(( \vc|vga_clock_gen|counter [19] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~93_sumout ),
	.cout(\vc|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N59
dffeas \vc|vga_clock_gen|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[19] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~97 (
// Equation(s):
// \vc|vga_clock_gen|Add0~97_sumout  = SUM(( \vc|vga_clock_gen|counter [20] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~94  ))
// \vc|vga_clock_gen|Add0~98  = CARRY(( \vc|vga_clock_gen|counter [20] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~97_sumout ),
	.cout(\vc|vga_clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N2
dffeas \vc|vga_clock_gen|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[20] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N3
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~101 (
// Equation(s):
// \vc|vga_clock_gen|Add0~101_sumout  = SUM(( \vc|vga_clock_gen|counter [21] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~98  ))
// \vc|vga_clock_gen|Add0~102  = CARRY(( \vc|vga_clock_gen|counter [21] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~98  ))

	.dataa(!\vc|vga_clock_gen|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~101_sumout ),
	.cout(\vc|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N5
dffeas \vc|vga_clock_gen|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[21] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~4 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~4_combout  = ( !\vc|vga_clock_gen|counter [21] & ( !\vc|vga_clock_gen|counter [20] & ( (!\vc|vga_clock_gen|counter [15] & (!\vc|vga_clock_gen|counter [16] & (!\vc|vga_clock_gen|counter [17] & !\vc|vga_clock_gen|counter [19]))) ) ) 
// )

	.dataa(!\vc|vga_clock_gen|counter [15]),
	.datab(!\vc|vga_clock_gen|counter [16]),
	.datac(!\vc|vga_clock_gen|counter [17]),
	.datad(!\vc|vga_clock_gen|counter [19]),
	.datae(!\vc|vga_clock_gen|counter [21]),
	.dataf(!\vc|vga_clock_gen|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \vc|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~0 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~0_combout  = ( !\vc|vga_clock_gen|counter [14] & ( !\vc|vga_clock_gen|counter [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc|vga_clock_gen|counter [14]),
	.dataf(!\vc|vga_clock_gen|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \vc|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~1 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~1_combout  = ( !\vc|vga_clock_gen|counter [9] & ( !\vc|vga_clock_gen|counter [11] & ( (!\vc|vga_clock_gen|counter [10] & (!\vc|vga_clock_gen|counter [8] & (!\vc|vga_clock_gen|counter [7] & !\vc|vga_clock_gen|counter [12]))) ) ) )

	.dataa(!\vc|vga_clock_gen|counter [10]),
	.datab(!\vc|vga_clock_gen|counter [8]),
	.datac(!\vc|vga_clock_gen|counter [7]),
	.datad(!\vc|vga_clock_gen|counter [12]),
	.datae(!\vc|vga_clock_gen|counter [9]),
	.dataf(!\vc|vga_clock_gen|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \vc|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~105 (
// Equation(s):
// \vc|vga_clock_gen|Add0~105_sumout  = SUM(( \vc|vga_clock_gen|counter [22] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~102  ))
// \vc|vga_clock_gen|Add0~106  = CARRY(( \vc|vga_clock_gen|counter [22] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~105_sumout ),
	.cout(\vc|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas \vc|vga_clock_gen|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[22] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~109 (
// Equation(s):
// \vc|vga_clock_gen|Add0~109_sumout  = SUM(( \vc|vga_clock_gen|counter [23] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~106  ))
// \vc|vga_clock_gen|Add0~110  = CARRY(( \vc|vga_clock_gen|counter [23] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~109_sumout ),
	.cout(\vc|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \vc|vga_clock_gen|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[23] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~113 (
// Equation(s):
// \vc|vga_clock_gen|Add0~113_sumout  = SUM(( \vc|vga_clock_gen|counter [24] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~110  ))
// \vc|vga_clock_gen|Add0~114  = CARRY(( \vc|vga_clock_gen|counter [24] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~110  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~113_sumout ),
	.cout(\vc|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \vc|vga_clock_gen|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[24] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~117 (
// Equation(s):
// \vc|vga_clock_gen|Add0~117_sumout  = SUM(( \vc|vga_clock_gen|counter [25] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~114  ))
// \vc|vga_clock_gen|Add0~118  = CARRY(( \vc|vga_clock_gen|counter [25] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~117_sumout ),
	.cout(\vc|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N17
dffeas \vc|vga_clock_gen|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[25] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~121 (
// Equation(s):
// \vc|vga_clock_gen|Add0~121_sumout  = SUM(( \vc|vga_clock_gen|counter [26] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~118  ))
// \vc|vga_clock_gen|Add0~122  = CARRY(( \vc|vga_clock_gen|counter [26] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~121_sumout ),
	.cout(\vc|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas \vc|vga_clock_gen|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[26] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N21
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~125 (
// Equation(s):
// \vc|vga_clock_gen|Add0~125_sumout  = SUM(( \vc|vga_clock_gen|counter [27] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~122  ))
// \vc|vga_clock_gen|Add0~126  = CARRY(( \vc|vga_clock_gen|counter [27] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~122  ))

	.dataa(!\vc|vga_clock_gen|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~125_sumout ),
	.cout(\vc|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N23
dffeas \vc|vga_clock_gen|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[27] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~57 (
// Equation(s):
// \vc|vga_clock_gen|Add0~57_sumout  = SUM(( \vc|vga_clock_gen|counter [28] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~126  ))
// \vc|vga_clock_gen|Add0~58  = CARRY(( \vc|vga_clock_gen|counter [28] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_clock_gen|counter [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~57_sumout ),
	.cout(\vc|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N26
dffeas \vc|vga_clock_gen|counter[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[28] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~61 (
// Equation(s):
// \vc|vga_clock_gen|Add0~61_sumout  = SUM(( \vc|vga_clock_gen|counter [29] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~58  ))
// \vc|vga_clock_gen|Add0~62  = CARRY(( \vc|vga_clock_gen|counter [29] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~58  ))

	.dataa(!\vc|vga_clock_gen|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~61_sumout ),
	.cout(\vc|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \vc|vga_clock_gen|counter[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[29] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~65 (
// Equation(s):
// \vc|vga_clock_gen|Add0~65_sumout  = SUM(( \vc|vga_clock_gen|counter [30] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~62  ))
// \vc|vga_clock_gen|Add0~66  = CARRY(( \vc|vga_clock_gen|counter [30] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\vc|vga_clock_gen|counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~65_sumout ),
	.cout(\vc|vga_clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N32
dffeas \vc|vga_clock_gen|counter[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[30] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \vc|vga_clock_gen|Add0~73 (
// Equation(s):
// \vc|vga_clock_gen|Add0~73_sumout  = SUM(( \vc|vga_clock_gen|counter [31] ) + ( GND ) + ( \vc|vga_clock_gen|Add0~66  ))

	.dataa(!\vc|vga_clock_gen|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_clock_gen|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \vc|vga_clock_gen|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N35
dffeas \vc|vga_clock_gen|counter[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vc|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|vga_clock_gen|counter[15]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|counter[31] .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~3 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~3_combout  = ( !\vc|vga_clock_gen|counter [30] & ( !\vc|vga_clock_gen|counter [29] & ( (\vc|vga_clock_gen|counter [0] & (!\vc|vga_clock_gen|counter [18] & (!\vc|vga_clock_gen|counter [31] & !\vc|vga_clock_gen|counter [28]))) ) ) )

	.dataa(!\vc|vga_clock_gen|counter [0]),
	.datab(!\vc|vga_clock_gen|counter [18]),
	.datac(!\vc|vga_clock_gen|counter [31]),
	.datad(!\vc|vga_clock_gen|counter [28]),
	.datae(!\vc|vga_clock_gen|counter [30]),
	.dataf(!\vc|vga_clock_gen|counter [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~3 .lut_mask = 64'h4000000000000000;
defparam \vc|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~5 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~5_combout  = ( !\vc|vga_clock_gen|counter [22] & ( !\vc|vga_clock_gen|counter [23] & ( (!\vc|vga_clock_gen|counter [27] & (!\vc|vga_clock_gen|counter [24] & (!\vc|vga_clock_gen|counter [26] & !\vc|vga_clock_gen|counter [25]))) ) ) 
// )

	.dataa(!\vc|vga_clock_gen|counter [27]),
	.datab(!\vc|vga_clock_gen|counter [24]),
	.datac(!\vc|vga_clock_gen|counter [26]),
	.datad(!\vc|vga_clock_gen|counter [25]),
	.datae(!\vc|vga_clock_gen|counter [22]),
	.dataf(!\vc|vga_clock_gen|counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \vc|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \vc|vga_clock_gen|Equal0~6 (
// Equation(s):
// \vc|vga_clock_gen|Equal0~6_combout  = ( \vc|vga_clock_gen|Equal0~3_combout  & ( \vc|vga_clock_gen|Equal0~5_combout  & ( (\vc|vga_clock_gen|Equal0~2_combout  & (\vc|vga_clock_gen|Equal0~4_combout  & (\vc|vga_clock_gen|Equal0~0_combout  & 
// \vc|vga_clock_gen|Equal0~1_combout ))) ) ) )

	.dataa(!\vc|vga_clock_gen|Equal0~2_combout ),
	.datab(!\vc|vga_clock_gen|Equal0~4_combout ),
	.datac(!\vc|vga_clock_gen|Equal0~0_combout ),
	.datad(!\vc|vga_clock_gen|Equal0~1_combout ),
	.datae(!\vc|vga_clock_gen|Equal0~3_combout ),
	.dataf(!\vc|vga_clock_gen|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \vc|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \vc|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \vc|vga_clock_gen|vga_clk~0 (
// Equation(s):
// \vc|vga_clock_gen|vga_clk~0_combout  = ( !\vc|vga_clock_gen|Equal0~6_combout  & ( \vc|vga_clock_gen|vga_clk~q  ) ) # ( \vc|vga_clock_gen|Equal0~6_combout  & ( !\vc|vga_clock_gen|vga_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vc|vga_clock_gen|Equal0~6_combout ),
	.dataf(!\vc|vga_clock_gen|vga_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|vga_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|vga_clk~0 .extended_lut = "off";
defparam \vc|vga_clock_gen|vga_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vc|vga_clock_gen|vga_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \vc|vga_clock_gen|vga_clk~feeder (
// Equation(s):
// \vc|vga_clock_gen|vga_clk~feeder_combout  = ( \vc|vga_clock_gen|vga_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vc|vga_clock_gen|vga_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|vga_clock_gen|vga_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_clock_gen|vga_clk~feeder .extended_lut = "off";
defparam \vc|vga_clock_gen|vga_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vc|vga_clock_gen|vga_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N53
dffeas \vc|vga_clock_gen|vga_clk (
	.clk(\clk~input_o ),
	.d(\vc|vga_clock_gen|vga_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_clock_gen|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_clock_gen|vga_clk .is_wysiwyg = "true";
defparam \vc|vga_clock_gen|vga_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N0
cyclonev_lcell_comb \vc|vga_h|Add0~57 (
// Equation(s):
// \vc|vga_h|Add0~57_sumout  = SUM(( \vc|vga_h|V_horizontal [0] ) + ( VCC ) + ( !VCC ))
// \vc|vga_h|Add0~58  = CARRY(( \vc|vga_h|V_horizontal [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_h|V_horizontal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~57_sumout ),
	.cout(\vc|vga_h|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~57 .extended_lut = "off";
defparam \vc|vga_h|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \vc|vga_h|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N26
dffeas \vc|vga_h|V_horizontal[8] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[8] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N11
dffeas \vc|vga_h|V_horizontal[3] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[3] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N7
dffeas \vc|vga_h|V_horizontal[2] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[2] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N48
cyclonev_lcell_comb \vc|LessThan3~1 (
// Equation(s):
// \vc|LessThan3~1_combout  = ( \vc|vga_h|V_horizontal [0] & ( \vc|vga_h|V_horizontal [2] & ( (!\vc|vga_h|V_horizontal [7] & ((!\vc|vga_h|V_horizontal [3]) # ((!\vc|vga_h|V_horizontal [1]) # (!\vc|vga_h|V_horizontal [4])))) ) ) ) # ( !\vc|vga_h|V_horizontal 
// [0] & ( \vc|vga_h|V_horizontal [2] & ( !\vc|vga_h|V_horizontal [7] ) ) ) # ( \vc|vga_h|V_horizontal [0] & ( !\vc|vga_h|V_horizontal [2] & ( !\vc|vga_h|V_horizontal [7] ) ) ) # ( !\vc|vga_h|V_horizontal [0] & ( !\vc|vga_h|V_horizontal [2] & ( 
// !\vc|vga_h|V_horizontal [7] ) ) )

	.dataa(!\vc|vga_h|V_horizontal [7]),
	.datab(!\vc|vga_h|V_horizontal [3]),
	.datac(!\vc|vga_h|V_horizontal [1]),
	.datad(!\vc|vga_h|V_horizontal [4]),
	.datae(!\vc|vga_h|V_horizontal [0]),
	.dataf(!\vc|vga_h|V_horizontal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan3~1 .extended_lut = "off";
defparam \vc|LessThan3~1 .lut_mask = 64'hAAAAAAAAAAAAAAA8;
defparam \vc|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N16
dffeas \vc|vga_h|V_horizontal[5]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N47
dffeas \vc|vga_h|V_horizontal[15] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[15] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N27
cyclonev_lcell_comb \vc|vga_h|Add0~9 (
// Equation(s):
// \vc|vga_h|Add0~9_sumout  = SUM(( \vc|vga_h|V_horizontal [9] ) + ( GND ) + ( \vc|vga_h|Add0~14  ))
// \vc|vga_h|Add0~10  = CARRY(( \vc|vga_h|V_horizontal [9] ) + ( GND ) + ( \vc|vga_h|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_h|V_horizontal [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~9_sumout ),
	.cout(\vc|vga_h|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~9 .extended_lut = "off";
defparam \vc|vga_h|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_h|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N30
cyclonev_lcell_comb \vc|vga_h|Add0~37 (
// Equation(s):
// \vc|vga_h|Add0~37_sumout  = SUM(( \vc|vga_h|V_horizontal [10] ) + ( GND ) + ( \vc|vga_h|Add0~10  ))
// \vc|vga_h|Add0~38  = CARRY(( \vc|vga_h|V_horizontal [10] ) + ( GND ) + ( \vc|vga_h|Add0~10  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~37_sumout ),
	.cout(\vc|vga_h|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~37 .extended_lut = "off";
defparam \vc|vga_h|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N31
dffeas \vc|vga_h|V_horizontal[10] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[10] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N33
cyclonev_lcell_comb \vc|vga_h|Add0~33 (
// Equation(s):
// \vc|vga_h|Add0~33_sumout  = SUM(( \vc|vga_h|V_horizontal[11]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~38  ))
// \vc|vga_h|Add0~34  = CARRY(( \vc|vga_h|V_horizontal[11]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~38  ))

	.dataa(!\vc|vga_h|V_horizontal[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~33_sumout ),
	.cout(\vc|vga_h|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~33 .extended_lut = "off";
defparam \vc|vga_h|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_h|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N35
dffeas \vc|vga_h|V_horizontal[11]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N36
cyclonev_lcell_comb \vc|vga_h|Add0~29 (
// Equation(s):
// \vc|vga_h|Add0~29_sumout  = SUM(( \vc|vga_h|V_horizontal [12] ) + ( GND ) + ( \vc|vga_h|Add0~34  ))
// \vc|vga_h|Add0~30  = CARRY(( \vc|vga_h|V_horizontal [12] ) + ( GND ) + ( \vc|vga_h|Add0~34  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~29_sumout ),
	.cout(\vc|vga_h|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~29 .extended_lut = "off";
defparam \vc|vga_h|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N37
dffeas \vc|vga_h|V_horizontal[12] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[12] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N39
cyclonev_lcell_comb \vc|vga_h|Add0~25 (
// Equation(s):
// \vc|vga_h|Add0~25_sumout  = SUM(( \vc|vga_h|V_horizontal [13] ) + ( GND ) + ( \vc|vga_h|Add0~30  ))
// \vc|vga_h|Add0~26  = CARRY(( \vc|vga_h|V_horizontal [13] ) + ( GND ) + ( \vc|vga_h|Add0~30  ))

	.dataa(!\vc|vga_h|V_horizontal [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~25_sumout ),
	.cout(\vc|vga_h|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~25 .extended_lut = "off";
defparam \vc|vga_h|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_h|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N40
dffeas \vc|vga_h|V_horizontal[13] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[13] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N42
cyclonev_lcell_comb \vc|vga_h|Add0~41 (
// Equation(s):
// \vc|vga_h|Add0~41_sumout  = SUM(( \vc|vga_h|V_horizontal [14] ) + ( GND ) + ( \vc|vga_h|Add0~26  ))
// \vc|vga_h|Add0~42  = CARRY(( \vc|vga_h|V_horizontal [14] ) + ( GND ) + ( \vc|vga_h|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_h|V_horizontal [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~41_sumout ),
	.cout(\vc|vga_h|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~41 .extended_lut = "off";
defparam \vc|vga_h|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_h|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N44
dffeas \vc|vga_h|V_horizontal[14] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[14] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N45
cyclonev_lcell_comb \vc|vga_h|Add0~21 (
// Equation(s):
// \vc|vga_h|Add0~21_sumout  = SUM(( \vc|vga_h|V_horizontal [15] ) + ( GND ) + ( \vc|vga_h|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_h|V_horizontal [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~21 .extended_lut = "off";
defparam \vc|vga_h|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_h|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N46
dffeas \vc|vga_h|V_horizontal[15]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[15]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N43
dffeas \vc|vga_h|V_horizontal[14]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[14]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N34
dffeas \vc|vga_h|V_horizontal[11] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[11] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N57
cyclonev_lcell_comb \vc|LessThan3~0 (
// Equation(s):
// \vc|LessThan3~0_combout  = ( !\vc|vga_h|V_horizontal [12] & ( !\vc|vga_h|V_horizontal [13] & ( (!\vc|vga_h|V_horizontal[15]~DUPLICATE_q  & (!\vc|vga_h|V_horizontal[14]~DUPLICATE_q  & (!\vc|vga_h|V_horizontal [11] & !\vc|vga_h|V_horizontal [10]))) ) ) )

	.dataa(!\vc|vga_h|V_horizontal[15]~DUPLICATE_q ),
	.datab(!\vc|vga_h|V_horizontal[14]~DUPLICATE_q ),
	.datac(!\vc|vga_h|V_horizontal [11]),
	.datad(!\vc|vga_h|V_horizontal [10]),
	.datae(!\vc|vga_h|V_horizontal [12]),
	.dataf(!\vc|vga_h|V_horizontal [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan3~0 .extended_lut = "off";
defparam \vc|LessThan3~0 .lut_mask = 64'h8000000000000000;
defparam \vc|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N57
cyclonev_lcell_comb \vc|LessThan3~2 (
// Equation(s):
// \vc|LessThan3~2_combout  = ( \vc|vga_h|V_horizontal [9] & ( \vc|LessThan3~0_combout  & ( (\vc|vga_h|V_horizontal [8] & ((!\vc|LessThan3~1_combout ) # ((\vc|vga_h|V_horizontal [6]) # (\vc|vga_h|V_horizontal[5]~DUPLICATE_q )))) ) ) ) # ( 
// \vc|vga_h|V_horizontal [9] & ( !\vc|LessThan3~0_combout  ) ) # ( !\vc|vga_h|V_horizontal [9] & ( !\vc|LessThan3~0_combout  ) )

	.dataa(!\vc|vga_h|V_horizontal [8]),
	.datab(!\vc|LessThan3~1_combout ),
	.datac(!\vc|vga_h|V_horizontal[5]~DUPLICATE_q ),
	.datad(!\vc|vga_h|V_horizontal [6]),
	.datae(!\vc|vga_h|V_horizontal [9]),
	.dataf(!\vc|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan3~2 .extended_lut = "off";
defparam \vc|LessThan3~2 .lut_mask = 64'hFFFFFFFF00004555;
defparam \vc|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N1
dffeas \vc|vga_h|V_horizontal[0] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[0] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N3
cyclonev_lcell_comb \vc|vga_h|Add0~61 (
// Equation(s):
// \vc|vga_h|Add0~61_sumout  = SUM(( \vc|vga_h|V_horizontal [1] ) + ( GND ) + ( \vc|vga_h|Add0~58  ))
// \vc|vga_h|Add0~62  = CARRY(( \vc|vga_h|V_horizontal [1] ) + ( GND ) + ( \vc|vga_h|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_h|V_horizontal [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~61_sumout ),
	.cout(\vc|vga_h|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~61 .extended_lut = "off";
defparam \vc|vga_h|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_h|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N5
dffeas \vc|vga_h|V_horizontal[1] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[1] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N6
cyclonev_lcell_comb \vc|vga_h|Add0~53 (
// Equation(s):
// \vc|vga_h|Add0~53_sumout  = SUM(( \vc|vga_h|V_horizontal[2]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~62  ))
// \vc|vga_h|Add0~54  = CARRY(( \vc|vga_h|V_horizontal[2]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~62  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~53_sumout ),
	.cout(\vc|vga_h|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~53 .extended_lut = "off";
defparam \vc|vga_h|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N8
dffeas \vc|vga_h|V_horizontal[2]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N9
cyclonev_lcell_comb \vc|vga_h|Add0~45 (
// Equation(s):
// \vc|vga_h|Add0~45_sumout  = SUM(( \vc|vga_h|V_horizontal[3]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~54  ))
// \vc|vga_h|Add0~46  = CARRY(( \vc|vga_h|V_horizontal[3]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~54  ))

	.dataa(!\vc|vga_h|V_horizontal[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~45_sumout ),
	.cout(\vc|vga_h|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~45 .extended_lut = "off";
defparam \vc|vga_h|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_h|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N10
dffeas \vc|vga_h|V_horizontal[3]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N12
cyclonev_lcell_comb \vc|vga_h|Add0~49 (
// Equation(s):
// \vc|vga_h|Add0~49_sumout  = SUM(( \vc|vga_h|V_horizontal [4] ) + ( GND ) + ( \vc|vga_h|Add0~46  ))
// \vc|vga_h|Add0~50  = CARRY(( \vc|vga_h|V_horizontal [4] ) + ( GND ) + ( \vc|vga_h|Add0~46  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~49_sumout ),
	.cout(\vc|vga_h|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~49 .extended_lut = "off";
defparam \vc|vga_h|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N13
dffeas \vc|vga_h|V_horizontal[4] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[4] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N15
cyclonev_lcell_comb \vc|vga_h|Add0~1 (
// Equation(s):
// \vc|vga_h|Add0~1_sumout  = SUM(( \vc|vga_h|V_horizontal [5] ) + ( GND ) + ( \vc|vga_h|Add0~50  ))
// \vc|vga_h|Add0~2  = CARRY(( \vc|vga_h|V_horizontal [5] ) + ( GND ) + ( \vc|vga_h|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_h|V_horizontal [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~1_sumout ),
	.cout(\vc|vga_h|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~1 .extended_lut = "off";
defparam \vc|vga_h|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_h|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N17
dffeas \vc|vga_h|V_horizontal[5] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[5] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N18
cyclonev_lcell_comb \vc|vga_h|Add0~5 (
// Equation(s):
// \vc|vga_h|Add0~5_sumout  = SUM(( \vc|vga_h|V_horizontal [6] ) + ( GND ) + ( \vc|vga_h|Add0~2  ))
// \vc|vga_h|Add0~6  = CARRY(( \vc|vga_h|V_horizontal [6] ) + ( GND ) + ( \vc|vga_h|Add0~2  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~5_sumout ),
	.cout(\vc|vga_h|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~5 .extended_lut = "off";
defparam \vc|vga_h|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N19
dffeas \vc|vga_h|V_horizontal[6] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[6] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N21
cyclonev_lcell_comb \vc|vga_h|Add0~17 (
// Equation(s):
// \vc|vga_h|Add0~17_sumout  = SUM(( \vc|vga_h|V_horizontal [7] ) + ( GND ) + ( \vc|vga_h|Add0~6  ))
// \vc|vga_h|Add0~18  = CARRY(( \vc|vga_h|V_horizontal [7] ) + ( GND ) + ( \vc|vga_h|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_h|V_horizontal [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~17_sumout ),
	.cout(\vc|vga_h|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~17 .extended_lut = "off";
defparam \vc|vga_h|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_h|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N23
dffeas \vc|vga_h|V_horizontal[7] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[7] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N24
cyclonev_lcell_comb \vc|vga_h|Add0~13 (
// Equation(s):
// \vc|vga_h|Add0~13_sumout  = SUM(( \vc|vga_h|V_horizontal[8]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~18  ))
// \vc|vga_h|Add0~14  = CARRY(( \vc|vga_h|V_horizontal[8]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_h|Add0~18  ))

	.dataa(gnd),
	.datab(!\vc|vga_h|V_horizontal[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_h|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_h|Add0~13_sumout ),
	.cout(\vc|vga_h|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_h|Add0~13 .extended_lut = "off";
defparam \vc|vga_h|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_h|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N25
dffeas \vc|vga_h|V_horizontal[8]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N29
dffeas \vc|vga_h|V_horizontal[9] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_h|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan3~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|V_horizontal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|V_horizontal[9] .is_wysiwyg = "true";
defparam \vc|vga_h|V_horizontal[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N24
cyclonev_lcell_comb \vc|LessThan0~0 (
// Equation(s):
// \vc|LessThan0~0_combout  = ( \vc|vga_h|V_horizontal [6] & ( !\vc|vga_h|V_horizontal [7] & ( (!\vc|vga_h|V_horizontal [9] & (!\vc|vga_h|V_horizontal[8]~DUPLICATE_q  & (\vc|LessThan3~0_combout  & !\vc|vga_h|V_horizontal[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\vc|vga_h|V_horizontal [6] & ( !\vc|vga_h|V_horizontal [7] & ( (!\vc|vga_h|V_horizontal [9] & (!\vc|vga_h|V_horizontal[8]~DUPLICATE_q  & \vc|LessThan3~0_combout )) ) ) )

	.dataa(!\vc|vga_h|V_horizontal [9]),
	.datab(!\vc|vga_h|V_horizontal[8]~DUPLICATE_q ),
	.datac(!\vc|LessThan3~0_combout ),
	.datad(!\vc|vga_h|V_horizontal[5]~DUPLICATE_q ),
	.datae(!\vc|vga_h|V_horizontal [6]),
	.dataf(!\vc|vga_h|V_horizontal [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan0~0 .extended_lut = "off";
defparam \vc|LessThan0~0 .lut_mask = 64'h0808080000000000;
defparam \vc|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N58
dffeas \vc|vga_h|enable (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|LessThan3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_h|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_h|enable .is_wysiwyg = "true";
defparam \vc|vga_h|enable .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N10
dffeas \vc|vga_v|V_horizontal[3]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N0
cyclonev_lcell_comb \vc|vga_v|Add0~61 (
// Equation(s):
// \vc|vga_v|Add0~61_sumout  = SUM(( \vc|vga_v|V_horizontal [0] ) + ( VCC ) + ( !VCC ))
// \vc|vga_v|Add0~62  = CARRY(( \vc|vga_v|V_horizontal [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_v|V_horizontal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~61_sumout ),
	.cout(\vc|vga_v|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~61 .extended_lut = "off";
defparam \vc|vga_v|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \vc|vga_v|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N49
dffeas \vc|vga_v|V_horizontal[0] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(gnd),
	.asdata(\vc|vga_v|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(vcc),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[0] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N3
cyclonev_lcell_comb \vc|vga_v|Add0~9 (
// Equation(s):
// \vc|vga_v|Add0~9_sumout  = SUM(( \vc|vga_v|V_horizontal [1] ) + ( GND ) + ( \vc|vga_v|Add0~62  ))
// \vc|vga_v|Add0~10  = CARRY(( \vc|vga_v|V_horizontal [1] ) + ( GND ) + ( \vc|vga_v|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~9_sumout ),
	.cout(\vc|vga_v|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~9 .extended_lut = "off";
defparam \vc|vga_v|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N5
dffeas \vc|vga_v|V_horizontal[1] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[1] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N6
cyclonev_lcell_comb \vc|vga_v|Add0~13 (
// Equation(s):
// \vc|vga_v|Add0~13_sumout  = SUM(( \vc|vga_v|V_horizontal[2]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~10  ))
// \vc|vga_v|Add0~14  = CARRY(( \vc|vga_v|V_horizontal[2]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~13_sumout ),
	.cout(\vc|vga_v|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~13 .extended_lut = "off";
defparam \vc|vga_v|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N9
cyclonev_lcell_comb \vc|vga_v|Add0~5 (
// Equation(s):
// \vc|vga_v|Add0~5_sumout  = SUM(( \vc|vga_v|V_horizontal[3]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~14  ))
// \vc|vga_v|Add0~6  = CARRY(( \vc|vga_v|V_horizontal[3]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~14  ))

	.dataa(!\vc|vga_v|V_horizontal[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~5_sumout ),
	.cout(\vc|vga_v|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~5 .extended_lut = "off";
defparam \vc|vga_v|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_v|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N11
dffeas \vc|vga_v|V_horizontal[3] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[3] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N28
dffeas \vc|vga_v|V_horizontal[9]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N12
cyclonev_lcell_comb \vc|vga_v|Add0~33 (
// Equation(s):
// \vc|vga_v|Add0~33_sumout  = SUM(( \vc|vga_v|V_horizontal [4] ) + ( GND ) + ( \vc|vga_v|Add0~6  ))
// \vc|vga_v|Add0~34  = CARRY(( \vc|vga_v|V_horizontal [4] ) + ( GND ) + ( \vc|vga_v|Add0~6  ))

	.dataa(gnd),
	.datab(!\vc|vga_v|V_horizontal [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~33_sumout ),
	.cout(\vc|vga_v|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~33 .extended_lut = "off";
defparam \vc|vga_v|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_v|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N13
dffeas \vc|vga_v|V_horizontal[4] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[4] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N15
cyclonev_lcell_comb \vc|vga_v|Add0~29 (
// Equation(s):
// \vc|vga_v|Add0~29_sumout  = SUM(( \vc|vga_v|V_horizontal [5] ) + ( GND ) + ( \vc|vga_v|Add0~34  ))
// \vc|vga_v|Add0~30  = CARRY(( \vc|vga_v|V_horizontal [5] ) + ( GND ) + ( \vc|vga_v|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~29_sumout ),
	.cout(\vc|vga_v|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~29 .extended_lut = "off";
defparam \vc|vga_v|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N16
dffeas \vc|vga_v|V_horizontal[5] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[5] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N18
cyclonev_lcell_comb \vc|vga_v|Add0~25 (
// Equation(s):
// \vc|vga_v|Add0~25_sumout  = SUM(( \vc|vga_v|V_horizontal[6]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~30  ))
// \vc|vga_v|Add0~26  = CARRY(( \vc|vga_v|V_horizontal[6]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_v|V_horizontal[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~25_sumout ),
	.cout(\vc|vga_v|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~25 .extended_lut = "off";
defparam \vc|vga_v|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_v|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N20
dffeas \vc|vga_v|V_horizontal[6]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N21
cyclonev_lcell_comb \vc|vga_v|Add0~21 (
// Equation(s):
// \vc|vga_v|Add0~21_sumout  = SUM(( \vc|vga_v|V_horizontal [7] ) + ( GND ) + ( \vc|vga_v|Add0~26  ))
// \vc|vga_v|Add0~22  = CARRY(( \vc|vga_v|V_horizontal [7] ) + ( GND ) + ( \vc|vga_v|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_v|V_horizontal [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~21_sumout ),
	.cout(\vc|vga_v|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~21 .extended_lut = "off";
defparam \vc|vga_v|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_v|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N22
dffeas \vc|vga_v|V_horizontal[7] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[7] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N24
cyclonev_lcell_comb \vc|vga_v|Add0~17 (
// Equation(s):
// \vc|vga_v|Add0~17_sumout  = SUM(( \vc|vga_v|V_horizontal[8]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~22  ))
// \vc|vga_v|Add0~18  = CARRY(( \vc|vga_v|V_horizontal[8]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~17_sumout ),
	.cout(\vc|vga_v|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~17 .extended_lut = "off";
defparam \vc|vga_v|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N26
dffeas \vc|vga_v|V_horizontal[8]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N27
cyclonev_lcell_comb \vc|vga_v|Add0~1 (
// Equation(s):
// \vc|vga_v|Add0~1_sumout  = SUM(( \vc|vga_v|V_horizontal[9]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~18  ))
// \vc|vga_v|Add0~2  = CARRY(( \vc|vga_v|V_horizontal[9]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~18  ))

	.dataa(!\vc|vga_v|V_horizontal[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~1_sumout ),
	.cout(\vc|vga_v|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~1 .extended_lut = "off";
defparam \vc|vga_v|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vc|vga_v|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N29
dffeas \vc|vga_v|V_horizontal[9] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[9] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N19
dffeas \vc|vga_v|V_horizontal[6] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[6] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N25
dffeas \vc|vga_v|V_horizontal[8] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[8] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N48
cyclonev_lcell_comb \vc|LessThan5~0 (
// Equation(s):
// \vc|LessThan5~0_combout  = ( !\vc|vga_v|V_horizontal [7] & ( !\vc|vga_v|V_horizontal [8] & ( (!\vc|vga_v|V_horizontal [5] & (!\vc|vga_v|V_horizontal [4] & !\vc|vga_v|V_horizontal [6])) ) ) )

	.dataa(gnd),
	.datab(!\vc|vga_v|V_horizontal [5]),
	.datac(!\vc|vga_v|V_horizontal [4]),
	.datad(!\vc|vga_v|V_horizontal [6]),
	.datae(!\vc|vga_v|V_horizontal [7]),
	.dataf(!\vc|vga_v|V_horizontal [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan5~0 .extended_lut = "off";
defparam \vc|LessThan5~0 .lut_mask = 64'hC000000000000000;
defparam \vc|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N30
cyclonev_lcell_comb \vc|vga_v|Add0~37 (
// Equation(s):
// \vc|vga_v|Add0~37_sumout  = SUM(( \vc|vga_v|V_horizontal[10]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~2  ))
// \vc|vga_v|Add0~38  = CARRY(( \vc|vga_v|V_horizontal[10]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vc|vga_v|V_horizontal[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~37_sumout ),
	.cout(\vc|vga_v|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~37 .extended_lut = "off";
defparam \vc|vga_v|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vc|vga_v|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N31
dffeas \vc|vga_v|V_horizontal[10]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N33
cyclonev_lcell_comb \vc|vga_v|Add0~57 (
// Equation(s):
// \vc|vga_v|Add0~57_sumout  = SUM(( \vc|vga_v|V_horizontal[11]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~38  ))
// \vc|vga_v|Add0~58  = CARRY(( \vc|vga_v|V_horizontal[11]~DUPLICATE_q  ) + ( GND ) + ( \vc|vga_v|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~57_sumout ),
	.cout(\vc|vga_v|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~57 .extended_lut = "off";
defparam \vc|vga_v|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N34
dffeas \vc|vga_v|V_horizontal[11]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N36
cyclonev_lcell_comb \vc|vga_v|Add0~53 (
// Equation(s):
// \vc|vga_v|Add0~53_sumout  = SUM(( \vc|vga_v|V_horizontal [12] ) + ( GND ) + ( \vc|vga_v|Add0~58  ))
// \vc|vga_v|Add0~54  = CARRY(( \vc|vga_v|V_horizontal [12] ) + ( GND ) + ( \vc|vga_v|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~53_sumout ),
	.cout(\vc|vga_v|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~53 .extended_lut = "off";
defparam \vc|vga_v|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N38
dffeas \vc|vga_v|V_horizontal[12] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[12] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N39
cyclonev_lcell_comb \vc|vga_v|Add0~49 (
// Equation(s):
// \vc|vga_v|Add0~49_sumout  = SUM(( \vc|vga_v|V_horizontal [13] ) + ( GND ) + ( \vc|vga_v|Add0~54  ))
// \vc|vga_v|Add0~50  = CARRY(( \vc|vga_v|V_horizontal [13] ) + ( GND ) + ( \vc|vga_v|Add0~54  ))

	.dataa(gnd),
	.datab(!\vc|vga_v|V_horizontal [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~49_sumout ),
	.cout(\vc|vga_v|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~49 .extended_lut = "off";
defparam \vc|vga_v|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \vc|vga_v|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N40
dffeas \vc|vga_v|V_horizontal[13] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[13] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N42
cyclonev_lcell_comb \vc|vga_v|Add0~45 (
// Equation(s):
// \vc|vga_v|Add0~45_sumout  = SUM(( \vc|vga_v|V_horizontal [14] ) + ( GND ) + ( \vc|vga_v|Add0~50  ))
// \vc|vga_v|Add0~46  = CARRY(( \vc|vga_v|V_horizontal [14] ) + ( GND ) + ( \vc|vga_v|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~45_sumout ),
	.cout(\vc|vga_v|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~45 .extended_lut = "off";
defparam \vc|vga_v|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N44
dffeas \vc|vga_v|V_horizontal[14] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[14] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N45
cyclonev_lcell_comb \vc|vga_v|Add0~41 (
// Equation(s):
// \vc|vga_v|Add0~41_sumout  = SUM(( \vc|vga_v|V_horizontal [15] ) + ( GND ) + ( \vc|vga_v|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vc|vga_v|V_horizontal [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vc|vga_v|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vc|vga_v|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|vga_v|Add0~41 .extended_lut = "off";
defparam \vc|vga_v|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vc|vga_v|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N47
dffeas \vc|vga_v|V_horizontal[15] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[15] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N35
dffeas \vc|vga_v|V_horizontal[11] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[11] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N32
dffeas \vc|vga_v|V_horizontal[10] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[10] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N51
cyclonev_lcell_comb \vc|LessThan5~1 (
// Equation(s):
// \vc|LessThan5~1_combout  = ( !\vc|vga_v|V_horizontal [13] & ( !\vc|vga_v|V_horizontal [10] & ( (!\vc|vga_v|V_horizontal [12] & (!\vc|vga_v|V_horizontal [15] & (!\vc|vga_v|V_horizontal [14] & !\vc|vga_v|V_horizontal [11]))) ) ) )

	.dataa(!\vc|vga_v|V_horizontal [12]),
	.datab(!\vc|vga_v|V_horizontal [15]),
	.datac(!\vc|vga_v|V_horizontal [14]),
	.datad(!\vc|vga_v|V_horizontal [11]),
	.datae(!\vc|vga_v|V_horizontal [13]),
	.dataf(!\vc|vga_v|V_horizontal [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan5~1 .extended_lut = "off";
defparam \vc|LessThan5~1 .lut_mask = 64'h8000000000000000;
defparam \vc|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N54
cyclonev_lcell_comb \vc|LessThan5~2 (
// Equation(s):
// \vc|LessThan5~2_combout  = ( \vc|LessThan5~0_combout  & ( \vc|LessThan5~1_combout  & ( (\vc|vga_v|V_horizontal [3] & (\vc|vga_v|V_horizontal [9] & \vc|vga_v|V_horizontal[2]~DUPLICATE_q )) ) ) ) # ( !\vc|LessThan5~0_combout  & ( \vc|LessThan5~1_combout  & 
// ( \vc|vga_v|V_horizontal [9] ) ) ) # ( \vc|LessThan5~0_combout  & ( !\vc|LessThan5~1_combout  ) ) # ( !\vc|LessThan5~0_combout  & ( !\vc|LessThan5~1_combout  ) )

	.dataa(gnd),
	.datab(!\vc|vga_v|V_horizontal [3]),
	.datac(!\vc|vga_v|V_horizontal [9]),
	.datad(!\vc|vga_v|V_horizontal[2]~DUPLICATE_q ),
	.datae(!\vc|LessThan5~0_combout ),
	.dataf(!\vc|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan5~2 .extended_lut = "off";
defparam \vc|LessThan5~2 .lut_mask = 64'hFFFFFFFF0F0F0003;
defparam \vc|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y61_N8
dffeas \vc|vga_v|V_horizontal[2]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N7
dffeas \vc|vga_v|V_horizontal[2] (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[2] .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y61_N4
dffeas \vc|vga_v|V_horizontal[1]~DUPLICATE (
	.clk(\vc|vga_clock_gen|vga_clk~q ),
	.d(\vc|vga_v|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vc|LessThan5~2_combout ),
	.sload(gnd),
	.ena(\vc|vga_h|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vc|vga_v|V_horizontal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vc|vga_v|V_horizontal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vc|vga_v|V_horizontal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N33
cyclonev_lcell_comb \vc|LessThan1~0 (
// Equation(s):
// \vc|LessThan1~0_combout  = ( \vc|LessThan5~0_combout  & ( \vc|LessThan5~1_combout  & ( (((\vc|vga_v|V_horizontal[3]~DUPLICATE_q ) # (\vc|vga_v|V_horizontal[1]~DUPLICATE_q )) # (\vc|vga_v|V_horizontal[9]~DUPLICATE_q )) # (\vc|vga_v|V_horizontal [2]) ) ) ) 
// # ( !\vc|LessThan5~0_combout  & ( \vc|LessThan5~1_combout  ) ) # ( \vc|LessThan5~0_combout  & ( !\vc|LessThan5~1_combout  ) ) # ( !\vc|LessThan5~0_combout  & ( !\vc|LessThan5~1_combout  ) )

	.dataa(!\vc|vga_v|V_horizontal [2]),
	.datab(!\vc|vga_v|V_horizontal[9]~DUPLICATE_q ),
	.datac(!\vc|vga_v|V_horizontal[1]~DUPLICATE_q ),
	.datad(!\vc|vga_v|V_horizontal[3]~DUPLICATE_q ),
	.datae(!\vc|LessThan5~0_combout ),
	.dataf(!\vc|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|LessThan1~0 .extended_lut = "off";
defparam \vc|LessThan1~0 .lut_mask = 64'hFFFFFFFFFFFF7FFF;
defparam \vc|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y62_N39
cyclonev_lcell_comb \vc|blank_n (
// Equation(s):
// \vc|blank_n~combout  = ( !\vc|LessThan5~2_combout  & ( !\vc|LessThan0~0_combout  & ( (\vc|LessThan1~0_combout  & !\vc|LessThan3~2_combout ) ) ) )

	.dataa(!\vc|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\vc|LessThan3~2_combout ),
	.datad(gnd),
	.datae(!\vc|LessThan5~2_combout ),
	.dataf(!\vc|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vc|blank_n~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vc|blank_n .extended_lut = "off";
defparam \vc|blank_n .lut_mask = 64'h5050000000000000;
defparam \vc|blank_n .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N0
cyclonev_lcell_comb \topR|cont|Add0~13 (
// Equation(s):
// \topR|cont|Add0~13_sumout  = SUM(( \topR|cont|count [0] ) + ( VCC ) + ( !VCC ))
// \topR|cont|Add0~14  = CARRY(( \topR|cont|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~13_sumout ),
	.cout(\topR|cont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~13 .extended_lut = "off";
defparam \topR|cont|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \topR|cont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \topR|cont|Equal0~0 (
// Equation(s):
// \topR|cont|Equal0~0_combout  = ( \topR|cont|count [10] & ( !\topR|cont|count [11] & ( (\topR|cont|count [0] & (\topR|cont|count [9] & !\topR|cont|count [12])) ) ) )

	.dataa(!\topR|cont|count [0]),
	.datab(!\topR|cont|count [9]),
	.datac(!\topR|cont|count [12]),
	.datad(gnd),
	.datae(!\topR|cont|count [10]),
	.dataf(!\topR|cont|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Equal0~0 .extended_lut = "off";
defparam \topR|cont|Equal0~0 .lut_mask = 64'h0000101000000000;
defparam \topR|cont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \topR|cont|Equal0~1 (
// Equation(s):
// \topR|cont|Equal0~1_combout  = ( \topR|cont|count [3] & ( !\topR|cont|count [6] & ( (!\topR|cont|count [5] & (!\topR|cont|count [7] & !\topR|cont|count [4])) ) ) )

	.dataa(gnd),
	.datab(!\topR|cont|count [5]),
	.datac(!\topR|cont|count [7]),
	.datad(!\topR|cont|count [4]),
	.datae(!\topR|cont|count [3]),
	.dataf(!\topR|cont|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Equal0~1 .extended_lut = "off";
defparam \topR|cont|Equal0~1 .lut_mask = 64'h0000C00000000000;
defparam \topR|cont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N39
cyclonev_lcell_comb \topR|cont|Equal0~2 (
// Equation(s):
// \topR|cont|Equal0~2_combout  = ( \topR|cont|count [1] & ( !\topR|cont|count [14] & ( (\topR|cont|count [8] & !\topR|cont|count [15]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [8]),
	.datad(!\topR|cont|count [15]),
	.datae(!\topR|cont|count [1]),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Equal0~2 .extended_lut = "off";
defparam \topR|cont|Equal0~2 .lut_mask = 64'h00000F0000000000;
defparam \topR|cont|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \topR|cont|Equal0~3 (
// Equation(s):
// \topR|cont|Equal0~3_combout  = ( \topR|cont|Equal0~1_combout  & ( \topR|cont|Equal0~2_combout  & ( (\topR|cont|count [2] & (\topR|cont|Equal0~0_combout  & \topR|cont|count [13])) ) ) )

	.dataa(!\topR|cont|count [2]),
	.datab(gnd),
	.datac(!\topR|cont|Equal0~0_combout ),
	.datad(!\topR|cont|count [13]),
	.datae(!\topR|cont|Equal0~1_combout ),
	.dataf(!\topR|cont|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Equal0~3 .extended_lut = "off";
defparam \topR|cont|Equal0~3 .lut_mask = 64'h0000000000000005;
defparam \topR|cont|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y14_N2
dffeas \topR|cont|count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[0] .is_wysiwyg = "true";
defparam \topR|cont|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N3
cyclonev_lcell_comb \topR|cont|Add0~17 (
// Equation(s):
// \topR|cont|Add0~17_sumout  = SUM(( \topR|cont|count [1] ) + ( GND ) + ( \topR|cont|Add0~14  ))
// \topR|cont|Add0~18  = CARRY(( \topR|cont|count [1] ) + ( GND ) + ( \topR|cont|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\topR|cont|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~17_sumout ),
	.cout(\topR|cont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~17 .extended_lut = "off";
defparam \topR|cont|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \topR|cont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N5
dffeas \topR|cont|count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[1] .is_wysiwyg = "true";
defparam \topR|cont|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N6
cyclonev_lcell_comb \topR|cont|Add0~21 (
// Equation(s):
// \topR|cont|Add0~21_sumout  = SUM(( \topR|cont|count [2] ) + ( GND ) + ( \topR|cont|Add0~18  ))
// \topR|cont|Add0~22  = CARRY(( \topR|cont|count [2] ) + ( GND ) + ( \topR|cont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~21_sumout ),
	.cout(\topR|cont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~21 .extended_lut = "off";
defparam \topR|cont|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N23
dffeas \topR|cont|count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\topR|cont|Add0~21_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(vcc),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[2] .is_wysiwyg = "true";
defparam \topR|cont|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N9
cyclonev_lcell_comb \topR|cont|Add0~25 (
// Equation(s):
// \topR|cont|Add0~25_sumout  = SUM(( \topR|cont|count [3] ) + ( GND ) + ( \topR|cont|Add0~22  ))
// \topR|cont|Add0~26  = CARRY(( \topR|cont|count [3] ) + ( GND ) + ( \topR|cont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~25_sumout ),
	.cout(\topR|cont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~25 .extended_lut = "off";
defparam \topR|cont|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N57
cyclonev_lcell_comb \topR|cont|count[3]~feeder (
// Equation(s):
// \topR|cont|count[3]~feeder_combout  = ( \topR|cont|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|cont|count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|count[3]~feeder .extended_lut = "off";
defparam \topR|cont|count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \topR|cont|count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N59
dffeas \topR|cont|count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[3] .is_wysiwyg = "true";
defparam \topR|cont|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N12
cyclonev_lcell_comb \topR|cont|Add0~29 (
// Equation(s):
// \topR|cont|Add0~29_sumout  = SUM(( \topR|cont|count [4] ) + ( GND ) + ( \topR|cont|Add0~26  ))
// \topR|cont|Add0~30  = CARRY(( \topR|cont|count [4] ) + ( GND ) + ( \topR|cont|Add0~26  ))

	.dataa(gnd),
	.datab(!\topR|cont|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~29_sumout ),
	.cout(\topR|cont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~29 .extended_lut = "off";
defparam \topR|cont|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N14
dffeas \topR|cont|count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[4] .is_wysiwyg = "true";
defparam \topR|cont|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N15
cyclonev_lcell_comb \topR|cont|Add0~33 (
// Equation(s):
// \topR|cont|Add0~33_sumout  = SUM(( \topR|cont|count [5] ) + ( GND ) + ( \topR|cont|Add0~30  ))
// \topR|cont|Add0~34  = CARRY(( \topR|cont|count [5] ) + ( GND ) + ( \topR|cont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~33_sumout ),
	.cout(\topR|cont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~33 .extended_lut = "off";
defparam \topR|cont|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N17
dffeas \topR|cont|count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[5] .is_wysiwyg = "true";
defparam \topR|cont|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \topR|cont|Add0~37 (
// Equation(s):
// \topR|cont|Add0~37_sumout  = SUM(( \topR|cont|count [6] ) + ( GND ) + ( \topR|cont|Add0~34  ))
// \topR|cont|Add0~38  = CARRY(( \topR|cont|count [6] ) + ( GND ) + ( \topR|cont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~37_sumout ),
	.cout(\topR|cont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~37 .extended_lut = "off";
defparam \topR|cont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N20
dffeas \topR|cont|count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[6] .is_wysiwyg = "true";
defparam \topR|cont|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N21
cyclonev_lcell_comb \topR|cont|Add0~41 (
// Equation(s):
// \topR|cont|Add0~41_sumout  = SUM(( \topR|cont|count [7] ) + ( GND ) + ( \topR|cont|Add0~38  ))
// \topR|cont|Add0~42  = CARRY(( \topR|cont|count [7] ) + ( GND ) + ( \topR|cont|Add0~38  ))

	.dataa(!\topR|cont|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~41_sumout ),
	.cout(\topR|cont|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~41 .extended_lut = "off";
defparam \topR|cont|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N23
dffeas \topR|cont|count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[7] .is_wysiwyg = "true";
defparam \topR|cont|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N24
cyclonev_lcell_comb \topR|cont|Add0~45 (
// Equation(s):
// \topR|cont|Add0~45_sumout  = SUM(( \topR|cont|count [8] ) + ( GND ) + ( \topR|cont|Add0~42  ))
// \topR|cont|Add0~46  = CARRY(( \topR|cont|count [8] ) + ( GND ) + ( \topR|cont|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~45_sumout ),
	.cout(\topR|cont|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~45 .extended_lut = "off";
defparam \topR|cont|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N26
dffeas \topR|cont|count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[8] .is_wysiwyg = "true";
defparam \topR|cont|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \topR|cont|Add0~49 (
// Equation(s):
// \topR|cont|Add0~49_sumout  = SUM(( \topR|cont|count [9] ) + ( GND ) + ( \topR|cont|Add0~46  ))
// \topR|cont|Add0~50  = CARRY(( \topR|cont|count [9] ) + ( GND ) + ( \topR|cont|Add0~46  ))

	.dataa(!\topR|cont|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~49_sumout ),
	.cout(\topR|cont|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~49 .extended_lut = "off";
defparam \topR|cont|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N29
dffeas \topR|cont|count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[9] .is_wysiwyg = "true";
defparam \topR|cont|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N30
cyclonev_lcell_comb \topR|cont|Add0~53 (
// Equation(s):
// \topR|cont|Add0~53_sumout  = SUM(( \topR|cont|count [10] ) + ( GND ) + ( \topR|cont|Add0~50  ))
// \topR|cont|Add0~54  = CARRY(( \topR|cont|count [10] ) + ( GND ) + ( \topR|cont|Add0~50  ))

	.dataa(gnd),
	.datab(!\topR|cont|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~53_sumout ),
	.cout(\topR|cont|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~53 .extended_lut = "off";
defparam \topR|cont|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N32
dffeas \topR|cont|count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[10] .is_wysiwyg = "true";
defparam \topR|cont|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N33
cyclonev_lcell_comb \topR|cont|Add0~57 (
// Equation(s):
// \topR|cont|Add0~57_sumout  = SUM(( \topR|cont|count [11] ) + ( GND ) + ( \topR|cont|Add0~54  ))
// \topR|cont|Add0~58  = CARRY(( \topR|cont|count [11] ) + ( GND ) + ( \topR|cont|Add0~54  ))

	.dataa(!\topR|cont|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~57_sumout ),
	.cout(\topR|cont|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~57 .extended_lut = "off";
defparam \topR|cont|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \topR|cont|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N35
dffeas \topR|cont|count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[11] .is_wysiwyg = "true";
defparam \topR|cont|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \topR|cont|Add0~61 (
// Equation(s):
// \topR|cont|Add0~61_sumout  = SUM(( \topR|cont|count [12] ) + ( GND ) + ( \topR|cont|Add0~58  ))
// \topR|cont|Add0~62  = CARRY(( \topR|cont|count [12] ) + ( GND ) + ( \topR|cont|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~61_sumout ),
	.cout(\topR|cont|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~61 .extended_lut = "off";
defparam \topR|cont|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N38
dffeas \topR|cont|count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[12] .is_wysiwyg = "true";
defparam \topR|cont|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N39
cyclonev_lcell_comb \topR|cont|Add0~5 (
// Equation(s):
// \topR|cont|Add0~5_sumout  = SUM(( \topR|cont|count [13] ) + ( GND ) + ( \topR|cont|Add0~62  ))
// \topR|cont|Add0~6  = CARRY(( \topR|cont|count [13] ) + ( GND ) + ( \topR|cont|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~5_sumout ),
	.cout(\topR|cont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~5 .extended_lut = "off";
defparam \topR|cont|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N41
dffeas \topR|cont|count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[13] .is_wysiwyg = "true";
defparam \topR|cont|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \topR|cont|Add0~9 (
// Equation(s):
// \topR|cont|Add0~9_sumout  = SUM(( \topR|cont|count [14] ) + ( GND ) + ( \topR|cont|Add0~6  ))
// \topR|cont|Add0~10  = CARRY(( \topR|cont|count [14] ) + ( GND ) + ( \topR|cont|Add0~6  ))

	.dataa(gnd),
	.datab(!\topR|cont|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~9_sumout ),
	.cout(\topR|cont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~9 .extended_lut = "off";
defparam \topR|cont|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \topR|cont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N44
dffeas \topR|cont|count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[14] .is_wysiwyg = "true";
defparam \topR|cont|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N45
cyclonev_lcell_comb \topR|cont|Add0~1 (
// Equation(s):
// \topR|cont|Add0~1_sumout  = SUM(( \topR|cont|count [15] ) + ( GND ) + ( \topR|cont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|cont|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\topR|cont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\topR|cont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|cont|Add0~1 .extended_lut = "off";
defparam \topR|cont|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \topR|cont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N47
dffeas \topR|cont|count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|cont|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\topR|cont|Equal0~3_combout ),
	.sload(gnd),
	.ena(\switch~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|cont|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|cont|count[15] .is_wysiwyg = "true";
defparam \topR|cont|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N6
cyclonev_lcell_comb \topR|mux_21|C[15]~0 (
// Equation(s):
// \topR|mux_21|C[15]~0_combout  = ( \topR|cont|count [15] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|cont|count [15]),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[15]~0 .extended_lut = "off";
defparam \topR|mux_21|C[15]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \topR|mux_21|C[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y16_N8
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|mux_21|C[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn[1]~input (
	.i(btn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[1]~input_o ));
// synopsys translate_off
defparam \btn[1]~input .bus_hold = "false";
defparam \btn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \btn[2]~input (
	.i(btn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[2]~input_o ));
// synopsys translate_off
defparam \btn[2]~input .bus_hold = "false";
defparam \btn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn[0]~input (
	.i(btn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[0]~input_o ));
// synopsys translate_off
defparam \btn[0]~input .bus_hold = "false";
defparam \btn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N15
cyclonev_lcell_comb \topR|escribir|enable~0 (
// Equation(s):
// \topR|escribir|enable~0_combout  = ( \btn[0]~input_o  & ( (!\btn[1]~input_o  & \btn[2]~input_o ) ) ) # ( !\btn[0]~input_o  & ( (\btn[1]~input_o  & \btn[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\btn[1]~input_o ),
	.datad(!\btn[2]~input_o ),
	.datae(gnd),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|enable~0 .extended_lut = "off";
defparam \topR|escribir|enable~0 .lut_mask = 64'h000F000F00F000F0;
defparam \topR|escribir|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (\topR|cont|count [13] & (!\topR|cont|count [15] & !\topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .lut_mask = 64'h0000000020002000;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = ( \topR|cont|count [13] & ( (!\reset~input_o  & (!\topR|cont|count [15] & !\topR|cont|count [14])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|cont|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 64'h00000000A000A000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y16_N33
cyclonev_lcell_comb \topR|escribir|data[0] (
// Equation(s):
// \topR|escribir|data [0] = ( !\topR|escribir|enable~0_combout  & ( \btn[0]~input_o  & ( \topR|escribir|data [0] ) ) ) # ( \topR|escribir|enable~0_combout  & ( !\btn[0]~input_o  ) ) # ( !\topR|escribir|enable~0_combout  & ( !\btn[0]~input_o  & ( 
// \topR|escribir|data [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\topR|escribir|data [0]),
	.datae(!\topR|escribir|enable~0_combout ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|data[0] .extended_lut = "off";
defparam \topR|escribir|data[0] .lut_mask = 64'h00FFFFFF00FF0000;
defparam \topR|escribir|data[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N36
cyclonev_lcell_comb \topR|mux_21|C[0]~1 (
// Equation(s):
// \topR|mux_21|C[0]~1_combout  = ( \topR|cont|count [0] & ( (!\reset~input_o ) # ((!\btn[0]~input_o  & (\btn[2]~input_o  & \btn[1]~input_o )) # (\btn[0]~input_o  & (!\btn[2]~input_o  $ (!\btn[1]~input_o )))) ) ) # ( !\topR|cont|count [0] & ( (\reset~input_o 
//  & ((!\btn[0]~input_o  & (\btn[2]~input_o  & \btn[1]~input_o )) # (\btn[0]~input_o  & (!\btn[2]~input_o  $ (!\btn[1]~input_o ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(!\btn[1]~input_o ),
	.datae(gnd),
	.dataf(!\topR|cont|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[0]~1 .extended_lut = "off";
defparam \topR|mux_21|C[0]~1 .lut_mask = 64'h01140114ABBEABBE;
defparam \topR|mux_21|C[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \topR|mux_21|C[1]~2 (
// Equation(s):
// \topR|mux_21|C[1]~2_combout  = ( \topR|cont|count [1] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[1]~2 .extended_lut = "off";
defparam \topR|mux_21|C[1]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \topR|mux_21|C[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N33
cyclonev_lcell_comb \topR|mux_21|C[2]~3 (
// Equation(s):
// \topR|mux_21|C[2]~3_combout  = ( !\reset~input_o  & ( \topR|cont|count [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[2]~3 .extended_lut = "off";
defparam \topR|mux_21|C[2]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N21
cyclonev_lcell_comb \topR|mux_21|C[3]~4 (
// Equation(s):
// \topR|mux_21|C[3]~4_combout  = ( \topR|cont|count [3] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|cont|count [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[3]~4 .extended_lut = "off";
defparam \topR|mux_21|C[3]~4 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \topR|mux_21|C[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N51
cyclonev_lcell_comb \topR|mux_21|C[4]~5 (
// Equation(s):
// \topR|mux_21|C[4]~5_combout  = ( \btn[0]~input_o  & ( (!\reset~input_o  & (((\topR|cont|count [4])))) # (\reset~input_o  & (!\btn[1]~input_o  $ (((\btn[2]~input_o ))))) ) ) # ( !\btn[0]~input_o  & ( (!\reset~input_o  & (((\topR|cont|count [4])))) # 
// (\reset~input_o  & ((!\btn[1]~input_o ) # ((!\btn[2]~input_o )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\btn[1]~input_o ),
	.datac(!\topR|cont|count [4]),
	.datad(!\btn[2]~input_o ),
	.datae(gnd),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[4]~5 .extended_lut = "off";
defparam \topR|mux_21|C[4]~5 .lut_mask = 64'h5F4E5F4E4E1B4E1B;
defparam \topR|mux_21|C[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N51
cyclonev_lcell_comb \topR|mux_21|C[5]~6 (
// Equation(s):
// \topR|mux_21|C[5]~6_combout  = ( !\reset~input_o  & ( \topR|cont|count [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[5]~6 .extended_lut = "off";
defparam \topR|mux_21|C[5]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N45
cyclonev_lcell_comb \topR|mux_21|C[6]~7 (
// Equation(s):
// \topR|mux_21|C[6]~7_combout  = ( \topR|cont|count [6] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|cont|count [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[6]~7 .extended_lut = "off";
defparam \topR|mux_21|C[6]~7 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \topR|mux_21|C[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N45
cyclonev_lcell_comb \topR|mux_21|C[7]~8 (
// Equation(s):
// \topR|mux_21|C[7]~8_combout  = (!\reset~input_o  & \topR|cont|count [7])

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\topR|cont|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[7]~8 .extended_lut = "off";
defparam \topR|mux_21|C[7]~8 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \topR|mux_21|C[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N57
cyclonev_lcell_comb \topR|mux_21|C[8]~9 (
// Equation(s):
// \topR|mux_21|C[8]~9_combout  = ( \topR|cont|count [8] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[8]~9 .extended_lut = "off";
defparam \topR|mux_21|C[8]~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \topR|mux_21|C[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N36
cyclonev_lcell_comb \topR|mux_21|C[9]~10 (
// Equation(s):
// \topR|mux_21|C[9]~10_combout  = ( \topR|cont|count [9] & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\topR|cont|count [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[9]~10 .extended_lut = "off";
defparam \topR|mux_21|C[9]~10 .lut_mask = 64'h0000F0F00000F0F0;
defparam \topR|mux_21|C[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N54
cyclonev_lcell_comb \topR|mux_21|C[10]~11 (
// Equation(s):
// \topR|mux_21|C[10]~11_combout  = ( !\reset~input_o  & ( \topR|cont|count [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[10]~11 .extended_lut = "off";
defparam \topR|mux_21|C[10]~11 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \topR|mux_21|C[11]~12 (
// Equation(s):
// \topR|mux_21|C[11]~12_combout  = ( \topR|cont|count [11] & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|cont|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[11]~12 .extended_lut = "off";
defparam \topR|mux_21|C[11]~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \topR|mux_21|C[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N12
cyclonev_lcell_comb \topR|mux_21|C[12]~13 (
// Equation(s):
// \topR|mux_21|C[12]~13_combout  = ( !\reset~input_o  & ( \topR|cont|count [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[12]~13 .extended_lut = "off";
defparam \topR|mux_21|C[12]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C7B9B6F16D721A336137DF859945E85AB1AFC2669280E6BF7A3332F40F1E92F74172FB4EA0BCE8106DB78336B22D5F7FEC657643FF7021FDB644DD18028730573AFDB9578B1958CC12089C49161827277FBBE04964D906D39C41C84056E335E5A1E3A8B82C6E0CFAFBBB30C3B1CC8D7DF531DCDF273A5E5F69CDE45593AD003F7C235D78FF7A9925A26594F7AD518C6AF793B3F6DA7943AB3E48E78CAEC8C9DE6727965C6DC0CCDB8819ABE3ADF12D9316F0F7491C80DC92D189C430C3CE7D2BD23B65C82AF9E48C9A82B212B0E81CE04FFBC756082866D787760C8BFBA4542D2C47";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N33
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|count [13] & (!\topR|cont|count [15] & \topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .lut_mask = 64'h0000000000800080;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3] = ( !\topR|cont|count [13] & ( (!\reset~input_o  & (!\topR|cont|count [15] & \topR|cont|count [14])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|cont|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .lut_mask = 64'h00A000A000000000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N24
cyclonev_lcell_comb \topR|mux_21|C[14]~15 (
// Equation(s):
// \topR|mux_21|C[14]~15_combout  = ( !\reset~input_o  & ( \topR|cont|count [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[14]~15 .extended_lut = "off";
defparam \topR|mux_21|C[14]~15 .lut_mask = 64'h00000000FFFF0000;
defparam \topR|mux_21|C[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y15_N26
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|mux_21|C[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N9
cyclonev_lcell_comb \topR|mux_21|C[13]~14 (
// Equation(s):
// \topR|mux_21|C[13]~14_combout  = (!\reset~input_o  & \topR|cont|count [13])

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mux_21|C[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mux_21|C[13]~14 .extended_lut = "off";
defparam \topR|mux_21|C[13]~14 .lut_mask = 64'h2222222222222222;
defparam \topR|mux_21|C[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y14_N11
dffeas \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\topR|mux_21|C[13]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \topR|mem|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3] = ( \topR|escribir|enable~0_combout  & ( ((!\topR|cont|count [13] & (!\topR|cont|count [14] & !\topR|cont|count [15]))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [14]),
	.datad(!\topR|cont|count [15]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .lut_mask = 64'h00000000D555D555;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout  = ( \topR|cont|count [15] & ( \topR|cont|count [14] & ( \reset~input_o  ) ) ) # ( !\topR|cont|count [15] & ( \topR|cont|count [14] & ( \reset~input_o  ) ) ) # ( 
// \topR|cont|count [15] & ( !\topR|cont|count [14] & ( \reset~input_o  ) ) ) # ( !\topR|cont|count [15] & ( !\topR|cont|count [14] & ( (!\topR|cont|count [13]) # (\reset~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\topR|cont|count [13]),
	.datae(!\topR|cont|count [15]),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .lut_mask = 64'hFF33333333333333;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FDA884EECED0ECCC011C95FFA2ECB18C91A3825A1715D6DB3880B3BA9D485A493F4E3F059FAD89C44A88F6BD914BF955AF4C4E1997D08CF62D1934D1D7B5602A29BA102FC2F8432CF9F4167F398B9E72A7E54CE343016148EF07DB4666F9709765EE24676AF4426B5EE53CD12EA9EC21548C9C0B58CB1AD1DAB7F98967C4517945BD25B3197CA7766F5301C7F061A13F89083DD43678CE73347700582E17AFC210346DDD8B1D837881443DA08147C207079DFA9BBC60BAD1CCB7580C98EC65AC4E0D3CE91D06980E2454F086BAD67F177B34CE8D44FCA27D6A595B79A97928149C8BE5C0EC0EE0268B11ADB968F5AB1E5CBE1A70A000F8A08D0B5936A1E51D11";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "5A753E90D209210554ED2CD995799914D50ACA31ADB30E7A128235E25F764E5AE8DF27E97855ED4FE1880C38AC09152569F3C1B70743EA9E66F14FF11DF797956A2E075CB0308C60F331E25AF767A56F3E2542B250790A70B61361D60FD64C9B6B3DCF0ABEA7CA6C82A56AF361362852CB6A1E4D943CF9578D74F2B5C1BCE6461F74DF7E11895B2B628E5C3FA65BEDEA187DBACBD8315D4BAC07567524DBE87CBFBE7E6358BC6336673ED4F8C95D51F5036481A5AB5B0E2C6BCA0206C390D0622B37FDD4F150899848740D6B482F2CCF7F60A1BAA1A020B7FA5DD4F472F072038841410D2FCAC1FA0FED08CD0BE4E02C319F3F3661EF1A52FB51FC098D8883BD";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "68F2FE92D42D3AB7ABB5A2328E0CEC02F57A7F5BB609E1D7511F817BD2495FBF6F613A311B411758841BD902ECB5C8997D37B5FFFA9001095E7E69FF3F92F46D28BF3BE82498F3045647DE4C2E720B3EC6E58DDA1401459AE6A00FF0899B6E5992F21A1175782F8B63C2570A80B3F9D29E78D7F6A58F06C60F09527D016B49DDB486C20C89328E45D87BE24062F5FC28AF66238554F388D6B5AE3FF059E4653E731BB5B15944E2EB75241F1F91D2BBF50EA9288E62584BF986CCD2DF71764DCB59F6FE51B3A329FCA595D1C42E07EE40131A29CF6018E8369DCF16503D2E4ED546D88A9A7087282390B5580FCEF620DFEAAACDBFBC6BD17C89B956C017D03334";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "5C47869DE4C0696598682761419E832A2C86498449CF5AA4876AEF66A7F5F49EFC1B63C321E07873412F4CD401BB72E76C308AD0A888E74495043A6438A7A6078E948DBC8496540F8C4305D2E41685169A9E819D3E108A4580F6E804BC9745FD0B062BB3580D561CAFB1A2D890286F67C00A5706E00CA2158E937C80344EEB74399642BED9742D0E8C7CC8917C77A06FE9DEB8C13FC70D11CC48D6147E7C224FEA811BBEFFA3C52DBD7F4895EB3515C12FBE14A18FC3F9AA3256D6282B4DBA87655F59DD0415A265531A95BF40529C2D15D5CE26BBA5BE5532A02D7F2C1D1BA95E5C9DBD0E00D376E75C5000A6A16C3DABAF1E0EA68F6A08F9D3DE56C5028258";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N3
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (\topR|cont|count [13] & (!\topR|cont|count [15] & \topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .lut_mask = 64'h0000000000200020;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3] = ( \topR|cont|count [13] & ( (!\reset~input_o  & (!\topR|cont|count [15] & \topR|cont|count [14])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|cont|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .lut_mask = 64'h0000000000A000A0;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0350F350035FF35F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (\topR|cont|count [13] & (\topR|cont|count [14] & \topR|cont|count [15]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [14]),
	.datad(!\topR|cont|count [15]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .lut_mask = 64'h0000000000020002;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N15
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout  = ( \topR|cont|count [15] & ( \topR|cont|count [13] & ( (!\reset~input_o  & \topR|cont|count [14]) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\topR|cont|count [14]),
	.datad(gnd),
	.datae(!\topR|cont|count [15]),
	.dataf(!\topR|cont|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .lut_mask = 64'h0000000000000C0C;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|count [13] & (\topR|cont|count [15] & \topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .lut_mask = 64'h0000000000080008;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout  = ( \topR|cont|count [14] & ( (!\reset~input_o  & (!\topR|cont|count [13] & \topR|cont|count [15])) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\topR|cont|count [13]),
	.datad(!\topR|cont|count [15]),
	.datae(gnd),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .lut_mask = 64'h0000000000A000A0;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (!\topR|cont|count [13] & (\topR|cont|count [15] & !\topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .lut_mask = 64'h0000000008000800;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3] = ( !\topR|cont|count [14] & ( (!\reset~input_o  & (!\topR|cont|count [13] & \topR|cont|count [15])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(gnd),
	.datad(!\topR|cont|count [15]),
	.datae(gnd),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .lut_mask = 64'h0088008800000000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3] = ( \topR|escribir|enable~0_combout  & ( (!\reset~input_o  & (\topR|cont|count [13] & (\topR|cont|count [15] & !\topR|cont|count [14]))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(!\topR|cont|count [15]),
	.datad(!\topR|cont|count [14]),
	.datae(gnd),
	.dataf(!\topR|escribir|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .lut_mask = 64'h0000000002000200;
defparam \topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout  = ( !\topR|cont|count [14] & ( (!\reset~input_o  & (\topR|cont|count [13] & \topR|cont|count [15])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\topR|cont|count [13]),
	.datac(gnd),
	.datad(!\topR|cont|count [15]),
	.datae(gnd),
	.dataf(!\topR|cont|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .lut_mask = 64'h0022002200000000;
defparam \topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [0]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \topR|escribir|data[1] (
// Equation(s):
// \topR|escribir|data [1] = ( \topR|escribir|enable~0_combout  & ( \btn[0]~input_o  ) ) # ( !\topR|escribir|enable~0_combout  & ( \btn[0]~input_o  & ( \topR|escribir|data [1] ) ) ) # ( !\topR|escribir|enable~0_combout  & ( !\btn[0]~input_o  & ( 
// \topR|escribir|data [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\topR|escribir|data [1]),
	.datae(!\topR|escribir|enable~0_combout ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|escribir|data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|escribir|data[1] .extended_lut = "off";
defparam \topR|escribir|data[1] .lut_mask = 64'h00FF000000FFFFFF;
defparam \topR|escribir|data[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "1DD217B23967FA92BA032B5DC73DF072A15C3E021C2159198DF372222EECAEB06A78AA28DFBBEB51BC7B1B837A37E224B637FC8D5FF6A135BCF07275C5B761D7277458EEFA847AE63D535C4B59D89385E202DD6115BEBFA6BADD87784344B2DA83D0659666CC4B9276FD9F1892FF56D70D2519716B54735C2350816345E44D66763760983713C92D63E3A80309C88C0E000CB2734A2BB3F1E65C5822CA23A108C3FA28DEC4598B0B2F6C9D5EADC068EE83F1A067C7F3BDC556E84D74472398D1FBC188CD67450A8E23E4B4DADB2CFE4AF20D5A82C17650A616160D85340B88E1F8F1018475D4C357CDF014DCA8D4E34050D4C934919FC9E9202F745EB065475B";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "DFE89197B07DC320BBCBFC233C315A3F0BE31450564E10683C3D899069EF28956D5CAD9A704271475093A18240782A170C678FB0F81394C9491BB8A20CFE1E352E11B9CAFC03D81B40D84EC830AD54F9AABF18B689B26934DE44069886E8D5E674BE43AC47521588CCA9AC5F06944A9FB9238DD2BB3F793AF38CAA990AA3E272207E969850A9F5D1ADDEBA0748622D758E7F114E9E7A433E55FCE874BDC0D3EB64351A8BBFEADAA987D13F2E123034D041423052B2D381A55E537C8623D1E5FD407E7A744E74019512C99D1A31327A1B7C0CB4FCF4866B486B98FFED1F35749AA8DBC8BC3D423320813DA06A5DB6ABC42F9EC813D98E1C8D9EE9A5C5923D8090";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "78C32F2181F0EA8796167379EC139E62BCB64E6C4027AE7427644843DDAA4C725B9D3C1FF606820A8FF0BACC5FD7848774E7ABF36D724A06D2F232C0BD74E426EFB309D799030724EC88FA09D6034CCD9A9043739544C05C9FE988C1506FE3D64CE6A188BEE962CC6257560C931E6D8C5E08C3A8F14A6762F15A48675DF16D3733834F6121C271F876024A058031ABBA4B69B0A12E326C829E5DFB37F6BCC5825D46BED2B07A612EC1ECEDB86A9531AE57224CC6EC82AA61F1123772D74E052F3E6FB978CB9A8F9D54DFA2DFCE49F10721F89AFBE797EB348C02FC60EA7C43D42C63FE37BC00127E2B1C50E5EA894F5759B6754561B97841C6E349E0C05FB637";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "D66CD83EAFE61E57634559DF0AA142DBAEDCBC35881FB6FDFE9B4233102DB5185FACE2D47F891F1AAF5D443A2A259EE041A53ECA0AFA960D2138E55510B31415FD20874561341ECB2F32EB3411BBD5DF2133F161932649FEBFC85B61EDB0F1B575C271B9934A49A6780C5A71BBCF7FA07615A70F2FDD136B7A4C03458C9FD733D0D0DE507DAA7ED51396E275174C4AD3DC9975A2C655BB202D39AD0B08A14109F7035C09F3DF88F36CD8B2FA2440487F4F51E26BA190E05150B37C07ECB7ABC20A3982F46DBF41302CB1F2C901EE2847198A5198A5890486851F468857CAAE7C631E567A856F0646612A42A7A7D4ED57EC2404A33DB881D21583A317A8CFB80D";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\topR|escribir|data [1]}),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007E27BB14AF73F1D2EB06F27E6F6A47FF0771B22FA2927166740B95BC52AF2C48E4F869016841A1BFC01D5E773BCED7514007AE509EDEE0D3606ED8E5334B6F65FC00DD90D6CE785ECEBFD1C9F8544548BF1512837E68E91B29F3DB47CE62A00ADC4FE494477AB88B68DFDF1823A8DE8086124E64076F3519FCFACAF6929588C53A0481A4BE67EC1E8EB48E488C6240A2753866C5C4217208A9DEAF6B50C194DDCB380704D7706DBA07ABC6A7B76840DDE8E25ECEAEC4DC16B88E9EB2B94658751BF1B2F4C87BFB6B1DAC7C3F6840A4268F26377DD08EB88C7F3027B09BAF3572B26D";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00005555FFFF5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "8C944747015191CB6ABA2D24414622F5E6EA6FB3E183D71AE4037177670EDDD3652533C905BD1F291EBF24ACCC44C84D869328572FC92E4457020AF74748A62E036378598F89B047C9DCF6289130E6FD0722980AF45798A587BE42B4DAC59716DFD260776AEAEF4A736653B66DEE4BCDD705A282F611A2A4BB6E1AD55E135B327F3D2513322177610E18A1BE9EBB139B9057A13EECAD47EE6F05D34F59C0338BD3B78C9BED802A90C41B0784516D2B47B64194359546FC3404D8B8F290E59734F2AD2148477B74C6C3C79112286F89CF3EF20D698F51E4AFB2AA4A605028DADF4760ACC84B8D1A644D461FB61983443F063CD9E28C9DE1FDAF5D5169C920DF56";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "AB31B18C96C01034655DF018CF3AE030C2E5D7DF7456F41BBAD9A89515381EC67E7F4063EB4CF961E83AB03D25F771D3FE8DA738CC0D1399CC156ECB2BD87D6520D4DBAE86EEB7160E91990EF286E53232F746FA160D7C8CC1D562F62369A44132ECF15C92FD9F50C2E42D2095A910E3DC8ED99F1912676F2A7F18268061C89969638F7591EE10CC9168D96F7C91C30BDA6147307D87EF5EBA6567AFEA76D35FD0E06BAE85DFB75CAD38BD0EFDF38F494C437EB1D7FD1889EC2FA53E88F95E8805C1CE6748112398A718401A3BE27AFA35AE275C339B40EDABDFBE059A55EDBFC647176FBDD892818B3756324C9B2C935936C22B5E4757F387BCC9D39117D9C7";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "AD4A7840227451E085EF885273614BB84D7C3C84A3775EBC4DA50D46C4714D4F54059252151115B2A463A9B2DC4D89A4C20FEDDC692E3AE9E3DA4D45C9CFA89B01F1993366F84DDAD1AE204E5CBE97C1906B0D2D4B6B322151EA524560A80D2C781EEBD96E0C49572B59148CD6DE7D3C717979CD97CEBE5BD926CFBC9354F8676B4210AB99507C4E38F685A1E1F37FDF013304A8F31666F89923BBB864F82AAB961CB7BDBCF6F0058C980166EE6BFE01BF13B42C966CA856891BD970ABEFB5B3AC473B1ECD5437750A7FCEE06F6376666C421F472498BCC7073D8FBDBFD2CE2CCA64442C70270A79855713D0C10DC8516DE03FC84E7C3390C8EAAB43EC6AAD3C";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "16CDCD77538D31544DECDC30DC1DEF6C1F2CD8378D8F952F470121EF9DC3A6EC39DDD34F766E06733BEE5771AEA0A709FBCD5D7910DE9D50389F9C7AD716BB6B9A172F5FF66968C658ADA785AFE51BD9BE4A36A0647AD63BF359331F63FBEF25D2DCC341CE30BE70F51293DC60883B9F35EB8A1DD0A1C9804D9B5E696BE9DCABE0C7B0D47270308637F6D7AF8318710861666C6BC2C8D929D6646F6D5449687E16EC636D0ACE6C0036636147F68CE882705E8EC4462463FE233A8A2E14F56E0007FC7A3C73D8767EEA1BC33489B28100C94DA4540CBDECBB9D9AAAC70C087088DDDCCB5EDF57D1A68FF6A44A3FDBFC5E321EFA4AE3566A4CA92D4E81A2226E6C";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000E852988694946C7D4AE37474B69CDDA6D78ED847CBAFC79A63D86AE9F3A3F07C40002EF957424B5F9D779DBC5E6D4FE0909755080E44C62CBE81BDCD6E65D9B5F8DDCD38278990E2FAD71F40196401A58F98AAC9964C08696AB8B73BA4C6DABD2274C02692BA2FB98D4518C73AE49496929DB869231597976E5C6FD06F505AE626720FCB1EC57525BAA3BB3EC959F8C70756773EAA5342297BEDC0C7E4B1823C57A339A39A47B05D0D5671FCC1197DB845DA171C8608C5DE3050282B36B9D9008EEB3A35F02C4A362096BEFFE6C7DFC5B25F741B79E9AD58C78FA9F86A16AEE260AC";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h5050303F5F5F303F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000009B23880B6CEBF349AFDFF458A3DA9002C015A2A0C06C22510659A6C094D281390CCA92C38E133147CFA3964301870835C9DC3A7128EFC967CED32BF52E1CE078E152F3A8EEAF7A58BFE144A00BC7409FD8CD912A2B7E8CDB01631EF5A53F6F8E51FEE2052681B0F7F41BC7B4EF83506E53179C841C34CBA565A85E682A62FA926FF24F02E5FCDE4D1C6F23BA5A7AD8EE56BCB374B9A4BFAAD7462B97EA5A9043E3ACB2C703BF25DBA7A9269A2636D3AA5A2170532FD33510A099AD71FCCFE15555C2639A86CA9BDCFDC1C0FC8FB21304E3155FDC6084766208B84D7E24A3311DCFCC";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "11778397F287A29250ACF59E831FF3F279EE449D36F2A8F0B422ADFCDA76E024708020F4E0B88D66E920EF964DAC56A2339F77B48012E017E6235B8B773386B79603BE6C07076C70231A19D8F317E53154DA4263A24A14DF4C6BAF5860C5A018C81CD2A4834818CE3DC2D21AA53DBF39AA958002F4ED1C118E217E2C1EFE153A68CC56B0D1A6A9CAB06D3DB2DAB3F3513283565516227D7DEE161358548858B474422553E0F16E7F3FFFC23520D62E63BCDDDC3253C831EAC47C064B77D676475EF7CFB8E38F62532D6681D9EF40FF1E5A55C07FC0EFFDDFF6A775B086B32CA5FA4DEFFF9FFC8D75C17DBF0C0BD836377C499AC5323A31FE251719C37948B8D6";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "9D23092DC35B4A7CEBB57935BF92C20FE3FA4C8613B9699F18A40258FF2959B73C80FFB64A261843ABDCF46378510CEEA9521E03F8BEDA226C3182049525846323C840C73BEB84B32FDD5E326218A36FE2CD33C79D21E8C6732F28CB8D667C721C0117850FA3D92C595A5A280C81C052984D46712E8924F505B40809003BABDE825DF80285EC2F4A936099448DC621BB1F74545862E161387928934CC5F64BF9E4206BA9180310BF10DDF769FE759FD97702371207046B9FC9675F2D72F64012D42C2F5D948C239F8306676B8B1A15E94F9F1DDF94A8A16DEE0C9A10E5C66CB6EB9A90A97B983CD1C31217FBEF4D3A96933692A858760E5F4C5E96365AA3D870";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "681440C5DFAF1A1A8FF5FB738628A0DBB3C3D30E72B2579255A6A352BC8BB08A840FA704AF2EE2178E4A246D060C57394EA47CCCBAAB771016615FA2DBF906BD02D61738988D587125A59554C873E3D2B50DD039C032FFFDAF96BC59629F8D741B0DD787CBAC2416604A46093A835659B3FE39A4D68ABE4BAC1B915268271D86F3365B95ABC4D685420DC58DB2765E47BF6542F61100E65D0E079D23763F482611B34657F6D6B500857B2B7E0A626FBBE4B5FE224BEFFA0FA7D866291989FC4A6578E10F4BFA0E4B86247CBFAAD5FD3B51DB184D680848DFB8FF99528B1EE699CAB50337CEFBD6ABA1FC4579312D22E8D3592BC365EFCF1525E78E13104A4BC2";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "621B78C95060F77AAC0BD25B35B2C044F3A82731E0D1A65120C87B5966F21A80B3B4881CDB9ECA2CA6F63661F810A0054CA08A063E1697BEDDBE9010283C34121DEC52D2714C20C406B332D7BB63D0627ADFF1F800F8D01ABD3BE38AF9703A1550D54200CEA99A0000A46525FCF979B026EB849B81EABCF762D00E4788E5309B9011E675AA9BC7CE63F7AF38A120D2879FE755ABE13C903B7A654A0AABBF7DB3BC6CF2FF955D48001890BFF31DDCEA7F6F74E0E0015191F4E7A0EFAF43F3057E02E18E63FF86F3BBBEE54CE1B9AC6842FDFB6FBBA56F4BFB4E9B02E047C7F731D4A14B56DBCFD4D568235BBFB16DCAF7DDB8FE65A9711DF7951EB6E93DFDFE65";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "BDF5A7F4EFEB969C701FFCF17EBFFBF3F2581B2AD3DB7FFB4BF3FFBFFEC711142BCFDFBDFB47CFFB97E026C40104DBFF996088138FBE6AA80430643CF270295DFAF8A3018578D8E7FEAF10072EF67E790D12AC6B7F3BF280BB50CD8595A59EF66BEB5D0C1197E4B7DA7D094D87BB7DB9007BBFDCABF4C502638F1FFD110166CF8FFBC4120EA0B9FFF0904C4D651C5741A1F4C7E2FF2000A219F92CBC737F8B7BFFF20618DFEED5A405EC60BDFFBB2A1ACD3623C92B98EC503BA5FC7288E889B9A113B2F8E635A75200156E244996BAB96CE2BFCFC00002200848BA44F974D75BFAC83003201268EA8FD7409BF8DA03408024EC2561E88601DA7D401C06A4C420";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "4014B4522DAB0226C0048248042C57103C15DEE40000225051C0EC7B03C62FC738000000180038ACD6210BFF68500040000004ADD551244FED11C230C3010428CAD12410FFFE88300A90140ECC0109804F7F12C212004A04DCA7E080528FFC6215600104040CDF11200B7E28840B00C29871AD3000605FFD2DB408390033977C08A20BFEB5FC1B4B81709E812C401C0DC694D63877616D4447A8011B7FF6DBFDC4266BECEDBD11E4FFD9FF61FE759FD80C443E0818FE0BDFAD0FA72F6D19A190418BFC9FDCAE229F8B3E072A0149EFA76FBD07DF9B8AA7EDAA2C6577D257DDBFEFDF8E557D901F3F5B9C57FFEFD7BEF24BA652D6AF9B65BBB3FDFFC1ABCDD8BB";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "17FF3C7FFFFFCB3D64FFFB7341DFFBA1BFFFFF9FCC4B7FA652494FCA01F3F9F7F9EC7F54BFE11FFDC7FFAFFFF912E39DFEA08237DCAFDEFFFDB8A0FFFB7D7146FFB5EEFFF776CEF7BF85B4A137433D3F69FB98CD79F9FE0678596FAEFF6272985FFB7F5190525BA9D13C38F622618BDF0501865B28F541B4407510EFF70882D804F9A47B151A2A7CFE00125257C921B04E802D5BEFF87882E0D8445489410039EDFEC71011014AFB3A085817559D96E000480118835025015BA7860080100214998906A04005F1B800400100102800869D22E5B2100E81006328810A8111B1663BA0084047360001928FA806DE2D00300006806020180062B2178C4520401003";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0002C4002D1BA7180C7640109000BC6B01474AB5C085C080000A204700094194A18AEC0C520DE244604F80817800E484088002445A1350C0FEBF9C102034121418270020271C21C604A52276A8431042A0D1F1E800B0901EBD1CE3000F0B7F2952D5C300C70AC6800000F765FCD1F30A27EB705F80800E7662D25E4E88EF50879003A0ADDAD4C9C84FE8EF362510F00FFFE76DEBD38D073B82674A0AFFFF7DBDBC6DFBEFB45DD8002FFBFFF77FDDEA7EFFE2E7E002FF73FEEF66EFA742F6774C03BF5E9FFF97F79FFFDFE585B9BABFFFFEDFAFFDBFFDDCFBDE9BBDBF6BCFF7BFFFDDFF5FBFDFD479F6F7FFFB91CF86EBFDBEFE6A8FFEFFFFFD3FFCBDFFFFFE6D";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000005D454DD3E767B8C3A88C0BBD315EC81C9E6CC95A697426F039B9A6206BD9DE3BCEC9B45FEDAB017B927F76EE803C0DF2C8A9BC83E973CEF62ECAE78AC9DF54785D1F3B00E52C0541B17524A003885FF3CC30080C1335586B084E073E5360EF5763E603630482C56FE9F430183E83D8077220581FBEF8D0B473F226B59106804BB3EB36351843A87A7C02443D1238A4E577D83320DC5F5051DEF40857B7AAEF3A7D4BB7193FF858F72A41E49E23E1EF45A3FFD7DFFE14158B517DA4040FE9C1DA54D6BC1E0FD7FAFF017A63007EC9DB0498915FDDB64BF0427DA9ED00563945FFEF33";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF27272727;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000FF1A23FA1D6200B733F88000A170271EBB6E7E5834E68AC2065F323BFE219C33B10FB81824BEF2B23EED747E7C0976B7CA41FB3B63D79C1125FFFFE0206BC7F0B23EFF45D37E3E7E8ACB5BFB1383AE3E1FFC00044A2634F7E33A3CE8C110209C99887AF97A1323FDE71FE83087C8FCEDFFD132FFEB615A5FFE0FFA13FF7A015BFF7C1FEFBF08170BF9FBB133B9EB0588483326FF7FFFF9DFE819BC9FF51001BE15BBFF8000028A81FE659E07F43FBFE800083FF43DE27FF1DDABFFF3C9C01F4B61DF61F0FDF9FFFDF800041FA224F084017FDD3FCFF0427DBF33FF23507FFFEF7F";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "BDF5E7D594146E80703FFDFFFFFFEBF3EFE7EF3E1FF3FFFBFFFBFFBFFFB7FFE6E57F9FFDFFFF9FFBBFFF007B4000DBFF8BFFFE9FEFFF900FD3C1BFBCF7FFF7E7DE7FBFFE1BA01AE3FF2FEFFFFFE67986EDF5E1A0BF30FD7F76F3F7F49E1AC803FFFB99F3FFE7E9FE1F6FC5018DDFBFB6FFFEBEFEE003B65B893B97F5EEFFF7FDEBF86BE619ACF9FF3F5FF1DFBFB8D3FE660F77F3FFDFFFBFFFFE7FFEBFE0537FEFFDFBD7FFFFFFBF3A1C0031FFFFD5E77FF7FFFBF82F01175FFDF3BDFF3FE7FBFFF660006F7EDFADFFF7EFFCE4DD80C42F5FFFE03F7FFEFFFFED7FA50A7FFFFF053FCFFEFFFEDC5EE877FF17F727FCBFFFED7BE51801BFFFFFB29DF3FFE6C5FF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF1834FFEFF4BDFBFFFBCF77FBEF953FEEEF211BEFFFDFE7EFFDE18AFC7FF04EC7FFFFFFD7FFC81DEFFFFF0797AFFFB7FFFFFBC04ECEFFF3126EFDEFFFFEFBD81F4FDFFF00017FCFE96FEBF061BEF6FFF000EDBDEDF7B77BAE04FF7FFB100395E79F7EFBFFA00EDFFFF401D67BF6FF3D674D12EF6FFF0002DE4BB7F6FF4E00EDFF9BFE017A1BE4B76E8F443EF339EF60238BA9C7899E9EE18F57FE70000924023BDF94141CA4EE9B0027009E418A6026602DD1F7F301E420D6F848D08C0E9F6F7B4003E023535D6074F0E855F6F4005F0042F82060561DD255B3008C31A8014010E041CD826BE008248FA800102C42C8C449ED80000FE2004800002078412727";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "0000FEB8000024021B48048C300007DF8000606C21B80049A00010387E000000021D809B402020107800600000A19842015303000350010001839F800442000000960030001879B060D644000C0CC0000600461F060200061000180468100811F80100A0B00080C05A8801813A124028110608000100880010310402038000000000000000300002013100200C43280002101008608870020180068000C00160800883000008400160080814300006900000000902F020010200303080000000130002084000011B08600000300600228106001D40088000202880008910800CDB2600004434000098070084002D00100003007020203008C0078A62C0000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000144000000E7100C1A40101000A4E400080835C0C40180000C204700000084918EC41C520C824460490C01F900E0840880024046225000BCBE8010203412121C640020270C200604A32296A90F2040E0D9F1E820B0B01EAD0823000D0B7B2952D5C300C70882000000E775F0D04A0A26EBD01980800F7162D2445688EF5C83B001A0BDFADC05CC4FF4CF366110700FFFE76DABF39D1F39A2634A08FFFF7DBDBF6CF1F7B65D68002FFBFFF77FDDEADF3FCAECE002FF75FEEEE6EFA7E2F4377C03BBDF9FFDAFF7BFFFCFC6CDB9BFF7E9FEFF6FFDBFFCDCFB5E9BBFFF6FDFF7BB9EDDFF5BBFDFD4FCF67FFFFB93DFCEFBFDBEFE6FDFFF7FFFFE5FFEBCE7FFFE6D";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0A225F220A775F77;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout )))

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000010821E087F43EC047FF81B00011027E406F016FCBA6F41B00032123F00608008543BF11B02012923E060000A276B2F813000529A3880000000183E001F00810923E00040081803E001B04050183E0000003FFF86089B008021A3D00000001003E087B00050123E1110007CF7BC700306030163E04101080018E000304441123E9800100000168CFF2005012398444102FCCA5007F000620100640C6000217E1F1B4017FFE016150001B61A60F7F4007FFE0000004000009C2500004363F9EA0040000047C06000207FFFA008410037FF94022C0300FB98249200001E0FC001000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "420A181900080D7F8800020000000C1400061001E068000400000044000800059E07A000000010040000EF007F7F58004C000164500007F0241E0783080008144104400661DFE760005000000000050064141E3B80CB0200488C00149600D5E27804260800101301E1E034FE758000400010C1411FF84444681AE4020B0188041407B007E7D6C6000000062000412C007BE0760C0000004000018000061E07801000002800800040D3E3FF30000000280000000404361E070002003000001802000BFFE7604128000004100303203E3E1F28001000800100001083EA6B70000000802001000203FE36070088000001000013041901E890000000220000013A00";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00E74400100020000002008800107170210800001000001000C31E8A0080004600000000280027EAE0000007000000080000001EC62200000140C01003000007E840000000000C20100010015E8E0100000000000048008085ECE0800440001808A08000001EAE2000010000000000400090EEE0E00080000C00000000007ECC0004000020000400100821ECE08008001240002004000C1ECE0000040000000000060003EEE200C000000000000000001B4C100817001000000810000BACC1004500000000008000000FCD0000000000402030000021EFC0004000800900210000C03ECD00040C0800680000000001AFC1100080103018020401005F78220047";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "0000001C00000601EFC00000700000124040602C1EF88010000020098000000021E580210020001800002000009ED800000300002000030001046D8000404000000800300012069000E40400002000400600C1E900000006300018006800000E98010001B000800002818000CC12102015060810000000000FD11012060000020000000200DC0000003000000CC02801260FD000000861010000069000C0FD00000001000040C401600A07D6302006B000000008009220FD000008300000000083090007C000020B00000000000E00067900000C681880002028830086D0D0001A2608004636800038630084002D0020040300402017F008C00F8802C0000008";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000138008180E7140C1B40101000BBA6001C0D35C0008180000A203B0010008CB1868C1C520C0203A04F0005FB00E0862C8002403A32D0009CBC9010203412161BA40028372C210404A122D6A83B0042E0D9F1E820B0901EB50BA3000D0B7B2C72D5C300C73ABA000000E725F0D07A1A266BC39180800E7662D2464689CD5CBFD00BA09DFADDCDCE5FF0CF35A110700FFFF76DABF3DD9B39DA614A08FFFF7DB9BF6DFBFF95DDC8000FFBFFF77FDDEA7F3FDAECE003FF77FEEE6EEFA762F5974C03BB579FFDBFF7BFFFDFDFEDB9BBBFF9FFDFEFFDAFFCDD3BDE9BBFFF6FDFF7B9FEDDFF439FDFD4FFF77FFFFF93FFEEF27DBEFE6FEF77FFFFFC3FFE3CE7FFFE6D";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h03F3050503F3F5F5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h00AA272755FF2727;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFEEFFF7F3FFFFFFFFFFFFFFF7EFFFF9EFFFFF9FFFFFFFFFFFFBFFFFFFFBFFF87FFFFFFFFFFFFFFFFFFFBFFFA7FFF7FFFFFBBFFFFFFFDBFFF87FFFFFFFFBBFFBFFF9FE3FFF9FFFFFFFFFFFFFFEFF9BEBFFDC7FF7FFFFBF7FFFEB69FF2BFD87FFFFF7FFEFFCFFFE9FFBFFFA7FFFFFFFEF7FBFFFFFFBBFF7E5FBFFF5FE7FFBFFFFCFF9FE793FFFFFFFFFDFFFFFFFFF9DFF89FFFFFFFFFFFFFFFFFFF9FFFCFFEFFFFFFFFF7FFFFFEC1FFFCFFFFFFFDFFFFFFFFFFFC1FFF8FFFFFFCFFFFFFFFDFFFC1FFF9FBEF7FFFFFBFFFFFFFFC1FFF0F7FFFFFFFFFFFFFFFFFC1FF58FFFFFFF7FDFFFFFFDFF81DFF8FF7FFFFFFEFFFFFEFFFEFFF76FFFFFFFFFFFFFFFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFEFBFFFFFFDFFFFFFDFFFFFFFFEECFDFF7FFFFEFFFFFEFFF3EFF75FF7FFFB9FFFFFFFFF7FFDFF71FFFFFF8FFFFFFFFFFFFFFFF39FDFFFFFEBF3FFFFCFFFFFFF7BFFFFFFFFFF3DFFFFFEFFFBF71FFFFFFFFFFFFFFBFFFFF7BF31F7FFFFFFFEFFF7FFFFFFFFF71FFFFFEFFFFFFFFFFBFFFEFF11F1FFFFFFFF3FFFFFFFFFFFF33FFFFFFFFDFFFFBFFFFF7FFF31FFFF7FFEDFFFFFFFFFFF3FF30FFFFFFFFFFFFFFFFF9FFFFF35FFF7FFFFFFFFFFFFFFFFFFFB3EFFFECFFFFFFFFF7FFFFF7F33EFFBEFFFFFFFFFFFFFFFFFF32FFFFFFFFFFBFFFCFFFFFFFF23FFFFFFF7FFEFFFEFFFF3FFF32FFFFF3F7FFF7FFFFFFFFFF703EFFFF7FFFEFFFFDFFFEFFBF87FFFFF8";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFE3FFFFF9FFF03FFFFF8FFFFFEDFFBF9FD3FF07FFFFFFFFFFF7FFFFFFFFDFFA7FFEFFDFFFE7FFFFDFFFFF7F27FFFFFCFFFFDFFFFCFFFEFFF27FFFBFBFFFFFFFFFCFFFEDFF6FFF3BFBFFFFDFFFFFF9FF3FF6FFFFFFF9CFFFE7FF97FFFFFF67FEFFFE4FFF7FFFFD7FFFFFF7EDEFDFEEF9F7EFFFFFFFFFFFEEEFEDFDFFFFFFFFFFFFFFFFEFFFFFFFCFFFFFF33FD7FFF9FFEFFFFFF79FFFFFFFF96FFF3FFEFFFFFFFEFFFFBF3BFE9FF5FFE9CFFFF94FFFFFFFF7FF6DDFFEFFFFFFCFFFFFFFFF7CF6FFFFBFFFFFF4FFFFFFFFFFF1FFF9FEFFFFF39FE77FFFDFD77FFF7FEF2FFFE5D9F7FFB9C97FFFE7FCFF7BFFD2FFDFFFFCFFBFDFEFCFF73FF077FD3FFFFFFF";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFEFFFF7EFF18EFF3E4BFEFEFFF47D9FFE3F3CA3FFFFE7FFFF7DFFCFFFFFF734E7973E3ADF3FDFFDFB0FFFE04FF1F79F37FFDBFFDCDAFFF63436FEFDFCBEDE9E7DBFFDFC8F3DEFBFB5EDD2957FCFFBD1F260E17DF4F6FE14AF7DCFFF2F484D28D2A3CFF38D77DFFFFFF18DA0F2F85E5D9943FEE7F7FF1899D2DB9B97632A37C6FFC5F6205233231A00F30CBDEEF8FF0001892540C2264C63D9EB5F700008246409204006BA237FFF004000880221580C03D131FFC008801119110589D0BE8B3FC44286002400840003038124644400600201002500323C42164400090200846012200BC60202B00098000046C00310D824101901088000003C001C318000192";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFEF7DC1FF80FFF7FBC007E4FFFEFF981BF90FFB7FF590FE4FFFCDFDC0FFFE7FF7EFC40EE4FDFED6DC1F9FFFF5FFFCD07E4FFFED6DC7FFFFFFFFE7C1FFE0FFFEF6DC1FFFBFFFFFFC1FFE4FFFEFE7C1FFFFFFFFFFF9FF64FF7FDE5C3FFFFFFFEFFC1F784FFFFFEDC1EEEFFFFFFFC3FFFCF9FEFE9C1FFEFEFFFFFF1FFFCFBBFFE9C167FFEFFFFFF9FF00DFFEFEDC67BFBEFF7FFDBFF80FFFFFFFFFFBF39FFFDE81FFE4FFEFFFFFFFFFFFFFFFFD9FF80FFFFFFFFFFFFFBFFFFFE3FFFFFFBFFFFE1FFFBFFFFFF83FDFFFFFFFFFFFF7FEFFFFFFEBFFFFFFFFFFFFFF6DFFFFFFF83FFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout  & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h33330F0F33330F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  & 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout )))

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h000F5353F0FF5353;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h0F0F55550F0F5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h272700AA272755FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N21
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout )))

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h00AA55FF27272727;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N39
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ((\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout )))

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h50505F5F303F303F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h333300003333FFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h50505F5F303F303F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N0
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N3
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h000FFF0F55335533;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h05AF05AF22227777;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h111105AFBBBB05AF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h05052277AFAF2277;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h0F550F550033FF33;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout  & !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h30303F3F505F505F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h0530053FF530F53F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF22227777;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h00F035350FFF3535;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .lut_mask = 64'h00FF333355550F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N30
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .lut_mask = 64'h4403770344CF77CF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h0055FF55330F330F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout  & (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N54
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ))))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0])))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  & 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (((!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout  & (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout  ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout  ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h333300FF55550F0F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  & ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h474700CC474733FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h0055FF550F330F33;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N27
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & 
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N18
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( \topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # 
// (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & \topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N48
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout  & \topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N24
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1735w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1724w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout )) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & ((\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout )) ) ) ) # ( \topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1757w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|rden_decode|w_anode1779w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \topR|mem|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\topR|mem|altsyncram_component|auto_generated|decode3|w_anode1674w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\topR|mux_21|C[12]~13_combout ,\topR|mux_21|C[11]~12_combout ,\topR|mux_21|C[10]~11_combout ,\topR|mux_21|C[9]~10_combout ,\topR|mux_21|C[8]~9_combout ,\topR|mux_21|C[7]~8_combout ,\topR|mux_21|C[6]~7_combout ,\topR|mux_21|C[5]~6_combout ,
\topR|mux_21|C[4]~5_combout ,\topR|mux_21|C[3]~4_combout ,\topR|mux_21|C[2]~3_combout ,\topR|mux_21|C[1]~2_combout ,\topR|mux_21|C[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\topR|mem|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .init_file = "ram_data.mif";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "topRam:topR|ram:mem|altsyncram:altsyncram_component|altsyncram_mpo1:auto_generated|ALTSYNCRAM";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \topR|mem|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]) # (\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ) ) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// \topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & \topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ) ) ) ) # ( 
// \topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout )) ) ) ) # ( 
// !\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( !\topR|mem|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [0] & (\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout )) ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datab(!\topR|mem|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datac(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\topR|mem|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\topR|mem|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h35353535000FF0FF;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N57
cyclonev_lcell_comb \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = ( \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  & ( 
// (\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ) # (\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]) ) ) # ( !\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  & ( 
// (!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2] & \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ) ) )

	.dataa(!\topR|mem|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \topR|mem|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

endmodule
