local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/cmsis/inc/best2001.h
remote: https://raw.githubusercontent.com/ARM-software/CMSIS_4/b3abccd71a5669e57492996910d032ce9a2249dc/Device/ARM/ARMCM4/Include/ARMCM4_FP.h
diff -sw local remote
---

2c2
<  * @file     best2001.h
---
>  * @file     ARMCM4_FP.h
39,46c39,40
< #ifndef __BEST2001_H__
< #define __BEST2001_H__
< 
< #ifdef CHIP_BEST2001_DSP
< 
< #include "ca/best2001_dsp.h"
< 
< #else
---
> #ifndef ARMCM4_FP_H
> #define ARMCM4_FP_H
52c46
< #ifndef __ASSEMBLER__
---
> 
57c51
< /* -------------------  Cortex-M33 Processor Exceptions Numbers  ------------------ */
---
> /* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */
68,140c62,85
< /* ----------------------  Chip Specific Interrupt Numbers  ----------------------- */
<     FPU_IRQn                    =   0,      /*!< FPU Interrupt                      */
<     WAKEUP_IRQn                 =   1,      /*!< Wakeup Interrupt                   */
<     CODEC_IRQn                  =   2,      /*!< CODEC Interrupt                    */
<     CODEC_TX_PEAK_IRQn          =   3,      /*!< CODEC TX PEAK Interrupt            */
<     SDMMC_IRQn                  =   4,      /*!< SDMMC Interrupt                    */
<     BES2001_AUDMA_IRQn          =   5,      /*!< Audio DMA Interrupt                */
<     BES2001_GPDMA_IRQn          =   6,      /*!< General Purpose DMA Interrupt      */
<     USB_IRQn                    =   7,      /*!< USB Interrupt                      */
<     USB_PHY_IRQn                =   8,      /*!< USB PHY Interrupt                  */
<     USB_CAL_IRQn                =   9,      /*!< USB Calibration Interrupt          */
<     USB_PIN_IRQn                =  10,      /*!< USB Pin Interrupt                  */
<     SEC_ENG_IRQn                =  11,      /*!< Security Engine Interrupt          */
<     SEDMA_IRQn                  =  12,      /*!< Security Engine DMA Interrupt      */
<     DUMP_IRQn                   =  13,      /*!< DUMP Interrupt                     */
<     MCU_WDT_IRQn                =  14,      /*!< Watchdog Timer Interrupt           */
<     MCU_TIMER00_IRQn            =  15,      /*!< Timer00 Interrupt                  */
<     MCU_TIMER01_IRQn            =  16,      /*!< Timer01 Interrupt                  */
<     MCU_TIMER10_IRQn            =  17,      /*!< Timer10 Interrupt                  */
<     MCU_TIMER11_IRQn            =  18,      /*!< Timer11 Interrupt                  */
<     MCU_TIMER20_IRQn            =  19,      /*!< Timer20 Interrupt                  */
<     MCU_TIMER21_IRQn            =  20,      /*!< Timer21 Interrupt                  */
<     I2C0_IRQn                   =  21,      /*!< I2C0 Interrupt                     */
<     I2C1_IRQn                   =  22,      /*!< I2C1 Interrupt                     */
<     SPI0_IRQn                   =  23,      /*!< SPI0 Interrupt                     */
<     SPILCD_IRQn                 =  24,      /*!< SPILCD Interrupt                   */
<     ITNSPI_IRQn                 =  25,      /*!< Internal SPI Interrupt             */
<     SPIPHY_IRQn                 =  26,      /*!< SPIPHY Interrupt                   */
<     UART0_IRQn                  =  27,      /*!< UART0 Interrupt                    */
<     UART1_IRQn                  =  28,      /*!< UART1 Interrupt                    */
<     UART2_IRQn                  =  29,      /*!< UART2 Interrupt                    */
<     BTPCM_IRQn                  =  30,      /*!< BTPCM Interrupt                    */
<     I2S0_IRQn                   =  31,      /*!< I2S0 Interrupt                     */
<     SPDIF0_IRQn                 =  32,      /*!< SPDIF0 Interrupt                   */
<     TRNG_IRQn                   =  33,      /*!< TRNG Interrupt                     */
<     AON_GPIO_IRQn               =  34,      /*!< AON GPIO Interrupt                 */
<     AON_GPIOAUX_IRQn            =  35,      /*!< AON GPIOAUX Interrupt              */
<     AON_WDT_IRQn                =  36,      /*!< AON Watchdog Timer Interrupt       */
<     AON_TIMER00_IRQn            =  37,      /*!< AON Timer00 Interrupt              */
<     AON_TIMER01_IRQn            =  38,      /*!< AON Timer01 Interrupt              */
<     MCU2CP_DONE_IRQn            =  39,      /*!< Intersys MCU2CP Data Done Interrupt */
<     MCU2CP_DONE1_IRQn           =  40,      /*!< Intersys MCU2CP Data Done Interrupt */
<     MCU2CP_DONE2_IRQn           =  41,      /*!< Intersys MCU2CP Data Done Interrupt */
<     MCU2CP_DONE3_IRQn           =  42,      /*!< Intersys MCU2CP Data Done Interrupt */
<     CP2MCU_DATA_IRQn            =  43,      /*!< Intersys CP2MCU Data Indication Interrupt */
<     CP2MCU_DATA1_IRQn           =  44,      /*!< Intersys CP2MCU Data1 Indication Interrupt */
<     CP2MCU_DATA2_IRQn           =  45,      /*!< Intersys CP2MCU Data Indication Interrupt */
<     CP2MCU_DATA3_IRQn           =  46,      /*!< Intersys CP2MCU Data1 Indication Interrupt */
<     TRANSQD_LCL_IRQn            =  47,      /*!< TRANSQ-DSP Local Interrupt         */
<     TRANSQD_RMT_IRQn            =  48,      /*!< TRANSQ-DSP Peer Remote Interrupt   */
<     DSP_IRQn                    =  49,      /*!< DSP to MCU Interrupt               */
<     TRANSQW_LCL_IRQn            =  50,      /*!< TRANSQ-WIFI Local Interrupt        */
<     TRANSQW_RMT_IRQn            =  51,      /*!< TRANSQ-WIFI Peer Remote Interrupt  */
<     WIFI_IRQn                   =  52,      /*!< DSP to MCU Interrupt               */
<     ISDONE_IRQn                 =  53,      /*!< Intersys MCU2BT Data Done Interrupt */
<     ISDONE1_IRQn                =  54,      /*!< Intersys MCU2BT Data1 Done Interrupt */
<     ISDATA_IRQn                 =  55,      /*!< Intersys BT2MCU Data Indication Interrupt */
<     ISDATA1_IRQn                =  56,      /*!< Intersys BT2MCU Data1 Indication Interrupt */
<     BT_IRQn                     =  57,      /*!< BT to MCU Interrupt                */
<     RESERVED58_IRQn             =  58,      /*!< Reserved Interrupt                 */
<     RTC_IRQn                    =  59,      /*!< RTC Interrupt                      */
<     GPADC_IRQn                  =  60,      /*!< GPADC Interrupt                    */
<     CHARGER_IRQn                =  61,      /*!< Charger Interrupt                  */
<     PWRKEY_IRQn                 =  62,      /*!< Power key Interrupt                */
<     WIFIDUMP_IRQn               =  63,      /*!< WIFIDUMP Interrupt                 */
<     CHKSUM_IRQn                 =  64,      /*!< Checksum Interrupt                 */
<     CRC_IRQn                    =  65,      /*!< CRC Interrupt                      */
<     CP_DSLP_IRQn                =  66,      /*!< CP Deep Sleep Interrupt            */
<     AON_SPIDPD_IRQn             =  67,      /*!< AON SPIDPD Interrupt               */
<     TRUSTZONE_IRQn              =  68,      /*!< TrustZone Interrupt                */
< 
<     USER_IRQn_QTY,
<     INVALID_IRQn                = USER_IRQn_QTY,
---
> /* ----------------------  ARMCM4 Specific Interrupt Numbers  --------------------- */
>   WDT_IRQn                      =   0,      /*!< Watchdog Timer Interrupt           */
>   RTC_IRQn                      =   1,      /*!< Real Time Clock Interrupt          */
>   TIM0_IRQn                     =   2,      /*!< Timer0 / Timer1 Interrupt          */
>   TIM2_IRQn                     =   3,      /*!< Timer2 / Timer3 Interrupt          */
>   MCIA_IRQn                     =   4,      /*!< MCIa Interrupt                     */
>   MCIB_IRQn                     =   5,      /*!< MCIb Interrupt                     */
>   UART0_IRQn                    =   6,      /*!< UART0 Interrupt                    */
>   UART1_IRQn                    =   7,      /*!< UART1 Interrupt                    */
>   UART2_IRQn                    =   8,      /*!< UART2 Interrupt                    */
>   UART4_IRQn                    =   9,      /*!< UART4 Interrupt                    */
>   AACI_IRQn                     =  10,      /*!< AACI / AC97 Interrupt              */
>   CLCD_IRQn                     =  11,      /*!< CLCD Combined Interrupt            */
>   ENET_IRQn                     =  12,      /*!< Ethernet Interrupt                 */
>   USBDC_IRQn                    =  13,      /*!< USB Device Interrupt               */
>   USBHC_IRQn                    =  14,      /*!< USB Host Controller Interrupt      */
>   CHLCD_IRQn                    =  15,      /*!< Character LCD Interrupt            */
>   FLEXRAY_IRQn                  =  16,      /*!< Flexray Interrupt                  */
>   CAN_IRQn                      =  17,      /*!< CAN Interrupt                      */
>   LIN_IRQn                      =  18,      /*!< LIN Interrupt                      */
>   I2C_IRQn                      =  19,      /*!< I2C ADC/DAC Interrupt              */
>   CPU_CLCD_IRQn                 =  28,      /*!< CPU CLCD Combined Interrupt        */
>   UART3_IRQn                    =  30,      /*!< UART3 Interrupt                    */
>   SPI_IRQn                      =  31,      /*!< SPI Touchscreen Interrupt          */
143,161d87
< #ifndef DSP_USE_AUDMA
< #define AUDMA_IRQn              BES2001_AUDMA_IRQn
< #define GPDMA_IRQn              BES2001_GPDMA_IRQn
< #else
< #define AUDMA_IRQn              BES2001_GPDMA_IRQn //MCU use GPDMA
< #endif
< 
< #define GPIO_IRQn               AON_GPIO_IRQn
< #define GPIOAUX_IRQn            AON_GPIOAUX_IRQn
< #define TIMER00_IRQn            MCU_TIMER00_IRQn
< #define TIMER01_IRQn            MCU_TIMER01_IRQn
< #define WDT_IRQn                AON_WDT_IRQn
< 
< #define TRANSQ0_RMT_IRQn        TRANSQW_RMT_IRQn
< #define TRANSQ0_LCL_IRQn        TRANSQW_LCL_IRQn
< #define TRANSQ1_RMT_IRQn        TRANSQD_RMT_IRQn
< #define TRANSQ1_LCL_IRQn        TRANSQD_LCL_IRQn
< 
< #endif
167,177c93,98
< /* --------  Configuration of Core Peripherals  ----------------------------------- */
< #define __CM33_REV                0x0000U   /* Core revision r0p1 */
< #define __SAUREGION_PRESENT       0U        /* SAU regions present */
< #define __MPU_PRESENT             1U        /* MPU present */
< #define __VTOR_PRESENT            1U        /* VTOR present */
< #define __NVIC_PRIO_BITS          3U        /* Number of Bits used for Priority Levels */
< #define __Vendor_SysTickConfig    0U        /* Set to 1 if different SysTick Config is used */
< #define __FPU_PRESENT             1U        /* FPU present */
< #define __DSP_PRESENT             1U        /* DSP extension present */
< 
< #include "core_cm33.h"                      /* Processor and core peripherals */
---
> /* --------  Configuration of the Cortex-M4 Processor and Core Peripherals  ------- */
> #define __CM4_REV                 0x0001    /*!< Core revision r0p1                              */
> #define __MPU_PRESENT             1         /*!< MPU present or not                              */
> #define __NVIC_PRIO_BITS          3         /*!< Number of Bits used for Priority Levels         */
> #define __Vendor_SysTickConfig    0         /*!< Set to 1 if different SysTick Config is used    */
> #define __FPU_PRESENT             1         /*!< FPU present                                     */
179c100,101
< #ifndef __ASSEMBLER__
---
> #include "core_cm4.h"                       /* Processor and core peripherals                    */
> #include "system_ARMCM4.h"                  /* System Header                                     */
181,183d102
< #include "system_ARMCM.h"                  /* System Header                                     */
< 
< #endif
195,198d113
< #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
<   #pragma clang diagnostic push
<   #pragma clang diagnostic ignored "-Wc11-extensions"
<   #pragma clang diagnostic ignored "-Wreserved-id-macro"
210a126,213
> 
> 
> /* ================================================================================ */
> /* ================            CPU FPGA System (CPU_SYS)           ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __I  uint32_t ID;               /* Offset: 0x000 (R/ )  Board and FPGA Identifier */
>   __IO uint32_t MEMCFG;           /* Offset: 0x004 (R/W)  Remap and Alias Memory Control */
>   __I  uint32_t SW;               /* Offset: 0x008 (R/ )  Switch States */
>   __IO uint32_t LED;              /* Offset: 0x00C (R/W)  LED Output States */
>   __I  uint32_t TS;               /* Offset: 0x010 (R/ )  Touchscreen Register */
>   __IO uint32_t CTRL1;            /* Offset: 0x014 (R/W)  Misc Control Functions */
>        uint32_t RESERVED0[2];
>   __IO uint32_t CLKCFG;           /* Offset: 0x020 (R/W)  System Clock Configuration */
>   __IO uint32_t WSCFG;            /* Offset: 0x024 (R/W)  Flash Waitstate Configuration */
>   __IO uint32_t CPUCFG;           /* Offset: 0x028 (R/W)  Processor Configuration */
>        uint32_t RESERVED1[3];
>   __IO uint32_t BASE;             /* Offset: 0x038 (R/W)  ROM Table base Address */
>   __IO uint32_t ID2;              /* Offset: 0x03C (R/W)  Secondary Identification Register */
> } ARM_CPU_SYS_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ================            DUT FPGA System (DUT_SYS)           ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __I  uint32_t ID;               /* Offset: 0x000 (R/ )  Board and FPGA Identifier */
>   __IO uint32_t PERCFG;           /* Offset: 0x004 (R/W)  Peripheral Control Signals */
>   __I  uint32_t SW;               /* Offset: 0x008 (R/ )  Switch States */
>   __IO uint32_t LED;              /* Offset: 0x00C (R/W)  LED Output States */
>   __IO uint32_t SEG7;             /* Offset: 0x010 (R/W)  7-segment LED Output States */
>   __I  uint32_t CNT25MHz;         /* Offset: 0x014 (R/ )  Freerunning counter incrementing at 25MHz */
>   __I  uint32_t CNT100Hz;         /* Offset: 0x018 (R/ )  Freerunning counter incrementing at 100Hz */
> } ARM_DUT_SYS_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ================                   Timer (TIM)                  ================ */
> /* ================================================================================ */
> typedef struct
> {
>   __IO uint32_t Timer1Load;       /* Offset: 0x000 (R/W)  Timer 1 Load */
>   __I  uint32_t Timer1Value;      /* Offset: 0x004 (R/ )  Timer 1 Counter Current Value */
>   __IO uint32_t Timer1Control;    /* Offset: 0x008 (R/W)  Timer 1 Control */
>   __O  uint32_t Timer1IntClr;     /* Offset: 0x00C ( /W)  Timer 1 Interrupt Clear */
>   __I  uint32_t Timer1RIS;        /* Offset: 0x010 (R/ )  Timer 1 Raw Interrupt Status */
>   __I  uint32_t Timer1MIS;        /* Offset: 0x014 (R/ )  Timer 1 Masked Interrupt Status */
>   __IO uint32_t Timer1BGLoad;     /* Offset: 0x018 (R/W)  Background Load Register */
>        uint32_t RESERVED0[1];
>   __IO uint32_t Timer2Load;       /* Offset: 0x020 (R/W)  Timer 2 Load */
>   __I  uint32_t Timer2Value;      /* Offset: 0x024 (R/ )  Timer 2 Counter Current Value */
>   __IO uint32_t Timer2Control;    /* Offset: 0x028 (R/W)  Timer 2 Control */
>   __O  uint32_t Timer2IntClr;     /* Offset: 0x02C ( /W)  Timer 2 Interrupt Clear */
>   __I  uint32_t Timer2RIS;        /* Offset: 0x030 (R/ )  Timer 2 Raw Interrupt Status */
>   __I  uint32_t Timer2MIS;        /* Offset: 0x034 (R/ )  Timer 2 Masked Interrupt Status */
>   __IO uint32_t Timer2BGLoad;     /* Offset: 0x038 (R/W)  Background Load Register */
> } ARM_TIM_TypeDef;
> 
> 
> /* ================================================================================ */
> /* ============== Universal Asyncronous Receiver / Transmitter (UART) ============= */
> /* ================================================================================ */
> typedef struct
> {
>   __IO uint32_t DR;               /* Offset: 0x000 (R/W)  Data */
>   union {
>   __I  uint32_t RSR;              /* Offset: 0x000 (R/ )  Receive Status */
>   __O  uint32_t ECR;              /* Offset: 0x000 ( /W)  Error Clear */
>   };
>        uint32_t RESERVED0[4];
>   __IO uint32_t FR;               /* Offset: 0x018 (R/W)  Flags */
>        uint32_t RESERVED1[1];
>   __IO uint32_t ILPR;             /* Offset: 0x020 (R/W)  IrDA Low-power Counter */
>   __IO uint32_t IBRD;             /* Offset: 0x024 (R/W)  Interger Baud Rate */
>   __IO uint32_t FBRD;             /* Offset: 0x028 (R/W)  Fractional Baud Rate */
>   __IO uint32_t LCR_H;            /* Offset: 0x02C (R/W)  Line Control */
>   __IO uint32_t CR;               /* Offset: 0x030 (R/W)  Control */
>   __IO uint32_t IFLS;             /* Offset: 0x034 (R/W)  Interrupt FIFO Level Select */
>   __IO uint32_t IMSC;             /* Offset: 0x038 (R/W)  Interrupt Mask Set / Clear */
>   __IO uint32_t RIS;              /* Offset: 0x03C (R/W)  Raw Interrupt Status */
>   __IO uint32_t MIS;              /* Offset: 0x040 (R/W)  Masked Interrupt Status */
>   __O  uint32_t ICR;              /* Offset: 0x044 ( /W)  Interrupt Clear */
>   __IO uint32_t DMACR;            /* Offset: 0x048 (R/W)  DMA Control */
> } ARM_UART_TypeDef;
> 
> 
216,217d218
< #elif (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
<   #pragma clang diagnostic pop
229a231,277
> 
> 
> 
> /* ================================================================================ */
> /* ================              Peripheral memory map             ================ */
> /* ================================================================================ */
> /* --------------------------  CPU FPGA memory map  ------------------------------- */
> #define ARM_FLASH_BASE            (0x00000000UL)
> #define ARM_RAM_BASE              (0x20000000UL)
> #define ARM_RAM_FPGA_BASE         (0x1EFF0000UL)
> #define ARM_CPU_CFG_BASE          (0xDFFF0000UL)
> 
> #define ARM_CPU_SYS_BASE          (ARM_CPU_CFG_BASE  + 0x00000)
> #define ARM_UART3_BASE            (ARM_CPU_CFG_BASE  + 0x05000)
> 
> /* --------------------------  DUT FPGA memory map  ------------------------------- */
> #define ARM_APB_BASE              (0x40000000UL)
> #define ARM_AHB_BASE              (0x4FF00000UL)
> #define ARM_DMC_BASE              (0x60000000UL)
> #define ARM_SMC_BASE              (0xA0000000UL)
> 
> #define ARM_TIM0_BASE             (ARM_APB_BASE      + 0x02000)
> #define ARM_TIM2_BASE             (ARM_APB_BASE      + 0x03000)
> #define ARM_DUT_SYS_BASE          (ARM_APB_BASE      + 0x04000)
> #define ARM_UART0_BASE            (ARM_APB_BASE      + 0x06000)
> #define ARM_UART1_BASE            (ARM_APB_BASE      + 0x07000)
> #define ARM_UART2_BASE            (ARM_APB_BASE      + 0x08000)
> #define ARM_UART4_BASE            (ARM_APB_BASE      + 0x09000)
> 
> 
> /* ================================================================================ */
> /* ================             Peripheral declaration             ================ */
> /* ================================================================================ */
> /* --------------------------  CPU FPGA Peripherals  ------------------------------ */
> #define ARM_CPU_SYS               ((ARM_CPU_SYS_TypeDef *)  ARM_CPU_SYS_BASE)
> #define ARM_UART3                 ((   ARM_UART_TypeDef *)    ARM_UART3_BASE)
> 
> /* --------------------------  DUT FPGA Peripherals  ------------------------------ */
> #define ARM_DUT_SYS               ((ARM_DUT_SYS_TypeDef *)  ARM_DUT_SYS_BASE)
> #define ARM_TIM0                  ((    ARM_TIM_TypeDef *)     ARM_TIM0_BASE)
> #define ARM_TIM2                  ((    ARM_TIM_TypeDef *)     ARM_TIM2_BASE)
> #define ARM_UART0                 ((   ARM_UART_TypeDef *)    ARM_UART0_BASE)
> #define ARM_UART1                 ((   ARM_UART_TypeDef *)    ARM_UART1_BASE)
> #define ARM_UART2                 ((   ARM_UART_TypeDef *)    ARM_UART2_BASE)
> #define ARM_UART4                 ((   ARM_UART_TypeDef *)    ARM_UART4_BASE)
> 
> 
234,236c282
< #endif
< 
< #endif
---
> #endif  /* ARMCM4_FP_H */
