Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Documents/VHDL_Proje/project_11/project_11.srcs/sources_1/new/port_dizi_ornek.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity port_dizi_ornek
