[{"DBLP title": "Human-Centric Computing.", "DBLP authors": ["Jan M. Rabaey"], "year": 2020, "MAG papers": [{"PaperId": 2998007621, "PaperTitle": "human centric computing", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS.", "DBLP authors": ["Xiaoran Wang", "Tianwei Liu", "Shita Guo", "Mitchell A. Thornton", "Ping Gui"], "year": 2020, "MAG papers": [{"PaperId": 2968546559, "PaperTitle": "a 2 56 gb s serial wireline transceiver that supports an auxiliary channel in 65 nm cmos", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"southern methodist university": 5.0}}], "source": "ES"}, {"DBLP title": "A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS.", "DBLP authors": ["Yu-Chuan Lin", "Hen-Wai Tsao"], "year": 2020, "MAG papers": [{"PaperId": 2971805353, "PaperTitle": "a 10 gb s eye opening monitor circuit for receiver equalizer adaptations in 65 nm cmos", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks.", "DBLP authors": ["Yunxuan Yu", "Chen Wu", "Tiandong Zhao", "Kun Wang", "Lei He"], "year": 2020, "MAG papers": [{"PaperId": 2979455536, "PaperTitle": "opu an fpga based overlay processor for convolutional neural networks", "Year": 2020, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks.", "DBLP authors": ["Shihui Yin", "Zhewei Jiang", "Minkyu Kim", "Tushar Gupta", "Mingoo Seok", "Jae-Sun Seo"], "year": 2020, "MAG papers": [{"PaperId": 2981124343, "PaperTitle": "vesti energy efficient in memory computing accelerator for deep neural networks", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"arizona state university": 3.0, "columbia university": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses.", "DBLP authors": ["Kangjun Bai", "Qiyuan An", "Lingjia Liu", "Yang Yi"], "year": 2020, "MAG papers": [{"PaperId": 2979610412, "PaperTitle": "a training efficient hybrid structured deep neural network with reconfigurable memristive synapses", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "Mapping Spiking Neural Networks to Neuromorphic Hardware.", "DBLP authors": ["Adarsha Balaji", "Francky Catthoor", "Anup Das", "Yuefeng Wu", "Khanh Huynh", "Francesco Dell'Anna", "Giacomo Indiveri", "Jeffrey L. Krichmar", "Nikil D. Dutt", "Siebren Schaafsma"], "year": 2020, "MAG papers": [{"PaperId": 2989683650, "PaperTitle": "mapping spiking neural networks to neuromorphic hardware", "Year": 2020, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"university of california irvine": 2.0, "katholieke universiteit leuven": 1.0, "drexel university": 2.0, "imec": 4.0, "university of zurich": 1.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS.", "DBLP authors": ["Jaehyeong Sim", "Somin Lee", "Lee-Sup Kim"], "year": 2020, "MAG papers": [{"PaperId": 2971734772, "PaperTitle": "an energy efficient deep convolutional neural network inference processor with enhanced output stationary dataflow in 65 nm cmos", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement.", "DBLP authors": ["Jin Woo Park", "Hyokeun Lee", "Boyeal Kim", "Dong-Goo Kang", "Seung Oh Jin", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2020, "MAG papers": [{"PaperId": 2972489070, "PaperTitle": "a low cost and high throughput fpga implementation of the retinex algorithm for real time video enhancement", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university of science and technology": 1.0, "seoul national university": 4.0, "korea electrotechnology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers.", "DBLP authors": ["Julian Faraone", "Martin Kumm", "Martin Hardieck", "Peter Zipf", "Xueyuan Liu", "David Boland", "Philip H. W. Leong"], "year": 2020, "MAG papers": [{"PaperId": 2976047473, "PaperTitle": "addnet deep neural networks using fpga optimized multipliers", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"fulda university of applied sciences": 1.0, "university of kassel": 2.0, "university of sydney": 4.0}}], "source": "ES"}, {"DBLP title": "An FPGA-Based 1-GHz, 128 \u00d7 128 Cross-Correlator for Aperture Synthesis Imaging.", "DBLP authors": ["Muhammad Asif", "Xiangzhou Guo", "Anyong Hu", "Jungang Miao"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Enabling Dynamic Communication for Runtime Circuit Relocation.", "DBLP authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"], "year": 2020, "MAG papers": [{"PaperId": 2971334915, "PaperTitle": "enabling dynamic communication for runtime circuit relocation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Selection of Primary Output Vectors to Observe Under Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 2978532862, "PaperTitle": "selection of primary output vectors to observe under multicycle tests", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays.", "DBLP authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"], "year": 2020, "MAG papers": [{"PaperId": 2979885967, "PaperTitle": "test pattern generation and critical path selection in the presence of statistical delays", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition.", "DBLP authors": ["Yizhong Liu", "Tian Song", "Yiqi Zhuang"], "year": 2020, "MAG papers": [{"PaperId": 2974891937, "PaperTitle": "a high throughput subspace pursuit processor for ecg recovery in compressed sensing using square root free mgs qr decomposition", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xidian university": 2.0, "university of tokushima": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter.", "DBLP authors": ["Ranendra Kumar Sarma", "Mohd. Tasleem Khan", "Rafi Ahamed Shaik", "Jinti Hazarika"], "year": 2020, "MAG papers": [{"PaperId": 2971373870, "PaperTitle": "a novel time shared and lut less pipelined architecture for lms adaptive filter", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology guwahati": 2.0, "tsmc": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm.", "DBLP authors": ["Zichen Fan", "Zheyu Liu", "Zheng Qu", "Fei Qiao", "Qi Wei", "Xinjun Liu", "Yinan Sun", "Shuzheng Xu", "Huazhong Yang"], "year": 2020, "MAG papers": [{"PaperId": 2973070870, "PaperTitle": "asp sift using analog signal processing architecture to accelerate keypoint detection of sift algorithm", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 9.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network.", "DBLP authors": ["A. R. Aravinth Kumar", "Ashudeb Dutta", "Bibhu Datta Sahoo"], "year": 2020, "MAG papers": [{"PaperId": 2976970479, "PaperTitle": "a low power reconfigurable narrowband wideband lna for cognitive radio wireless sensor network", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institute of technology hyderabad": 2.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "A Compact 0.3-V Class AB Bulk-Driven OTA.", "DBLP authors": ["Tomasz Kulej", "Fabian Khateb"], "year": 2020, "MAG papers": [{"PaperId": 2972654023, "PaperTitle": "a compact 0 3 v class ab bulk driven ota", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"brno university of technology": 1.0, "czestochowa university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise.", "DBLP authors": ["Huan Yu", "Tim Michalka", "Mourad Larbi", "Madhavan Swaminathan"], "year": 2020, "MAG papers": [{"PaperId": 2972221160, "PaperTitle": "behavioral modeling of tunable i o drivers with preemphasis including power supply noise", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 3.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications.", "DBLP authors": ["Dashan Pan", "Chao Ma", "Lanqi Cheng", "Hao Min"], "year": 2020, "MAG papers": [{"PaperId": 2970815442, "PaperTitle": "a highly efficient conditional feedthrough pulsed flip flop for high speed applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages.", "DBLP authors": ["Shan Shen", "Tianxiang Shao", "Xiaojing Shang", "Yichen Guo", "Ming Ling", "Jun Yang", "Longxing Shi"], "year": 2020, "MAG papers": [{"PaperId": 2972279655, "PaperTitle": "ts cache a fast cache with timing speculation mechanism under low supply voltages", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"southeast university": 7.0}}], "source": "ES"}, {"DBLP title": "Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks.", "DBLP authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 2977712546, "PaperTitle": "secure stt mram bit cell design resilient to differential power analysis attacks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy.", "DBLP authors": ["Roohollah Yarmand", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 2971663163, "PaperTitle": "dart a framework for determining approximation levels in an approximable memory hierarchy", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 1.0, "university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System.", "DBLP authors": ["Chia-Hung Chang", "Wei-Hsien Chen"], "year": 2020, "MAG papers": [{"PaperId": 2975753554, "PaperTitle": "vital sign processing receiver with clutter elimination using servo feedback loop for uwb pulse radar system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 1.0, "feng chia university": 1.0}}], "source": "ES"}, {"DBLP title": "A Semiparallel Full-Adder in IMPLY Logic.", "DBLP authors": ["Shokat Ganjeheizadeh Rohani", "Nima Taherinejad", "David Radakovits"], "year": 2020, "MAG papers": [{"PaperId": 3091603505, "PaperTitle": "a semiparallel full adder in imply logic", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 2.0, "university of massachusetts lowell": 1.0}}, {"PaperId": 2972614379, "PaperTitle": "a semiparallel full adder in imply logic", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"information technology institute": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "The Mesochronous Dual-Clock FIFO Buffer.", "DBLP authors": ["Dimitrios Konstantinou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2020, "MAG papers": [{"PaperId": 2981928219, "PaperTitle": "the mesochronous dual clock fifo buffer", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"democritus university of thrace": 3.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "Memory Optimization for Energy-Efficient Differentially Private Deep Learning.", "DBLP authors": ["Jonathon Edstrom", "Hritom Das", "Yiwen Xu", "Na Gong"], "year": 2020, "MAG papers": [{"PaperId": 2982814561, "PaperTitle": "memory optimization for energy efficient differentially private deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north dakota state university": 3.0, "university of south alabama": 1.0}}], "source": "ES"}, {"DBLP title": "Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers.", "DBLP authors": ["Mohammad Saeed Ansari", "Vojtech Mrazek", "Bruce F. Cockburn", "Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek", "Jie Han"], "year": 2020, "MAG papers": [{"PaperId": 2980235527, "PaperTitle": "improving the accuracy and hardware efficiency of neural networks using approximate multipliers", "Year": 2020, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"brno university of technology": 3.0, "university of alberta": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network.", "DBLP authors": ["Krishna Praveen Yalamarthy", "Saurabh Dhall", "Mohd. Tasleem Khan", "Rafi Ahamed Shaik"], "year": 2020, "MAG papers": [{"PaperId": 2979624870, "PaperTitle": "low complexity distributed arithmetic based pipelined architecture for an lstm network", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 1.0, "samsung": 1.0, "indian institute of technology guwahati": 1.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "Interconnect-Based PUF With Signature Uniqueness Enhancement.", "DBLP authors": ["Liting Yu", "Xiaoxiao Wang", "Fahim Rahman", "Mark M. Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 2989384769, "PaperTitle": "interconnect based puf with signature uniqueness enhancement", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of florida": 2.0, "beihang university": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme.", "DBLP authors": ["Ahmet Can Mert", "Erdin\u00e7 \u00d6zt\u00fcrk", "Erkay Savas"], "year": 2020, "MAG papers": [{"PaperId": 2979557494, "PaperTitle": "design and implementation of encryption decryption architectures for bfv homomorphic encryption scheme", "Year": 2020, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"sabanci university": 3.0}}], "source": "ES"}, {"DBLP title": "EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification.", "DBLP authors": ["Andrew Stern", "Ulbert Botero", "Fahim Rahman", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 2989517624, "PaperTitle": "emforced em based fingerprinting framework for remarked and cloned counterfeit ic detection using machine learning classification", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "Static Power Side-Channel Analysis - An Investigation of Measurement Factors.", "DBLP authors": ["Thorben Moos", "Amir Moradi", "Bastian Richter"], "year": 2020, "MAG papers": [{"PaperId": 2988480003, "PaperTitle": "static power side channel analysis an investigation of measurement factors", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability.", "DBLP authors": ["Dong Wang", "Pak Kwong Chan"], "year": 2020, "MAG papers": [{"PaperId": 2978581619, "PaperTitle": "a sub 1 v 100 ma ocl ldo regulator with process temperature aware design for transient sustainability", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- m CMOS Process.", "DBLP authors": ["Kan Li", "Xiao Xiao", "Xiangliang Jin", "Yuanjin Zheng"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2020, "MAG papers": [{"PaperId": 2980368362, "PaperTitle": "distributed pass gates in power delivery systems with digital low dropout regulators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires.", "DBLP authors": ["Liang Chen", "Sheldon X.-D. Tan", "Zeyu Sun", "Shaoyi Peng", "Min Tang", "Junfa Mao"], "year": 2020, "MAG papers": [{"PaperId": 2975937460, "PaperTitle": "fast analytic electromigration analysis for general multisegment interconnect wires", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california riverside": 3.0, "shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors.", "DBLP authors": ["Iraj Moghaddasi", "Mostafa E. Salehi", "Mehdi Kargahi"], "year": 2020, "MAG papers": [{"PaperId": 2985539467, "PaperTitle": "aging aware instruction level statistical dynamic timing analysis for embedded processors", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation.", "DBLP authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 2998704098, "PaperTitle": "achieving energy efficiency for near threshold circuits through postfabrication calibration and adaptation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis.", "DBLP authors": ["Sourav Sanyal", "Prabal Basu", "Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2020, "MAG papers": [{"PaperId": 2979507628, "PaperTitle": "exploring warp criticality in near threshold gpgpu applications using a dynamic choke point analysis", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"utah state university": 5.0}}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search.", "DBLP authors": ["Guanghui He", "Xiaoyu Zhang", "Zhuojun Liang"], "year": 2020, "MAG papers": [{"PaperId": 2982293047, "PaperTitle": "algorithm and architecture of an efficient mimo detector with cross level parallel tree search", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC.", "DBLP authors": ["Diwei Li", "Dixian Zhao"], "year": 2020, "MAG papers": [{"PaperId": 2982054655, "PaperTitle": "high throughput low power area efficient outphasing modulator based on unrolled and pipelined radix 2 cordic", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"southeast university": 2.0}}], "source": "ES"}, {"DBLP title": "High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems.", "DBLP authors": ["Duo Sheng", "Jun-Wei Lin", "Yi-Hsiang Wang", "Chih-Chung Huang"], "year": 2020, "MAG papers": [{"PaperId": 2987483276, "PaperTitle": "high resolution all digital transmit beamformer for high frequency and wearable ultrasound imaging systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fu jen catholic university": 3.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Conflux - An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout.", "DBLP authors": ["James R. Hoff"], "year": 2020, "MAG papers": [{"PaperId": 2975503764, "PaperTitle": "conflux an asynchronous two to one multiplexor for time division multiplexing and clockless tokenless readout", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fermilab": 1.0}}], "source": "ES"}, {"DBLP title": "architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute.", "DBLP authors": ["He Li", "James J. Davis", "John Wickerson", "George A. Constantinides"], "year": 2020, "MAG papers": [{"PaperId": 2981478831, "PaperTitle": "architect arbitrary precision hardware with digit elision for efficient iterative compute", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI.", "DBLP authors": ["Matheus A. Cavalcante", "Fabian Schuiki", "Florian Zaruba", "Michael Schaffner", "Luca Benini"], "year": 2020, "MAG papers": [{"PaperId": 2994193159, "PaperTitle": "ara a 1 ghz scalable and energy efficient risc v vector processor with multiprecision floating point support in 22 nm fd soi", "Year": 2020, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"google": 1.0, "eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 2984131905, "PaperTitle": "extra clocking of lfsr seeds for improved path delay fault coverage", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems.", "DBLP authors": ["Stavros Hadjitheophanous", "Stelios N. Neophytou", "Maria K. Michael"], "year": 2020, "MAG papers": [{"PaperId": 2982335319, "PaperTitle": "maintaining scalability of test generation using multicore shared memory systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cyprus": 2.0, "university of nicosia": 1.0}}], "source": "ES"}, {"DBLP title": "A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator.", "DBLP authors": ["Rongdi Sun", "Jiuchao Qian", "Romero Hung Jose", "Zheng Gong", "Ruihang Miao", "Wuyang Xue", "Peilin Liu"], "year": 2020, "MAG papers": [{"PaperId": 2998714877, "PaperTitle": "a flexible and efficient real time orb based full hd image feature extraction accelerator", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shanghai jiao tong university": 7.0}}], "source": "ES"}, {"DBLP title": "A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree.", "DBLP authors": ["Farah Fahim", "Siddhartha Joshi", "Seda Ogrenci Memik", "Hooman Mohseni"], "year": 2020, "MAG papers": [{"PaperId": 3001779469, "PaperTitle": "a low power high speed readout for pixel detectors based on an arbitration tree", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 3.0, "fermilab": 1.0}}], "source": "ES"}, {"DBLP title": "Logic IP for Low-Cost IC Design in Advanced CMOS Nodes.", "DBLP authors": ["Mehmet Meric Isgenc", "Mayler G. A. Martins", "V. Mohammed Zackriya", "Samuel N. Pagliarini", "Lawrence T. Pileggi"], "year": 2020, "MAG papers": [{"PaperId": 2984857641, "PaperTitle": "logic ip for low cost ic design in advanced cmos nodes", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits.", "DBLP authors": ["Li Tan", "Zhongcai Li", "Gang Su", "Desheng Wang"], "year": 2020, "MAG papers": [{"PaperId": 2980968635, "PaperTitle": "asymptotically linear analysis and gate probability allocation schemes in probabilistic circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 3.0, "changsha university": 1.0}}], "source": "ES"}, {"DBLP title": "Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield.", "DBLP authors": ["Zhiting Lin", "Yong Wang", "Chunyu Peng", "Xiulong Wu", "Xuan Li", "Junning Chen"], "year": 2020, "MAG papers": [{"PaperId": 3008387290, "PaperTitle": "multiple sharing 7t1r nonvolatile sram with an improved read write margin and reliable restore yield", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"anhui university": 6.0}}], "source": "ES"}, {"DBLP title": "SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations.", "DBLP authors": ["Rui Zhang", "Taizhi Liu", "Kexin Yang", "Chang-Chih Chen", "Linda Milor"], "year": 2020, "MAG papers": [{"PaperId": 3001416760, "PaperTitle": "sram stability analysis and performance reliability tradeoff for different cache configurations", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Fault-Aware Dependability Enhancement Techniques for Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shu-Chi Yu", "Chun-Lung Hsu", "Chi-Tien Sun", "Masaki Hashizume", "Hiroyuki Yotsuyanagi"], "year": 2020, "MAG papers": [{"PaperId": 2997673448, "PaperTitle": "fault aware dependability enhancement techniques for flash memories", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokushima": 2.0, "national taiwan university of science and technology": 1.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Gain-Cell Embedded DRAMs: Modeling and Design Space.", "DBLP authors": ["Andrea Bonetti", "Roman Golman", "Robert Giterman", "Adam Teman", "Andreas Burg"], "year": 2020, "MAG papers": [{"PaperId": 2999380330, "PaperTitle": "gain cell embedded drams modeling and design space", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"bar ilan university": 3.0, "ecole polytechnique federale de lausanne": 2.0}}, {"PaperId": 3090091760, "PaperTitle": "gain cell embedded drams modeling and design space", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"bar ilan university": 2.0, "ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory.", "DBLP authors": ["Bo-Cheng Lai", "Bo-Ya Chen", "Bo-En Chen", "Yi-Da Hsin"], "year": 2020, "MAG papers": [{"PaperId": 2998268228, "PaperTitle": "remap an efficient banking architecture for multiple writes of algorithmic memory", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems.", "DBLP authors": ["Khanh N. Dang", "Akram Ben Ahmed", "Abderazek Ben Abdallah", "Xuan-Tu Tran"], "year": 2020, "MAG papers": [{"PaperId": 2987894383, "PaperTitle": "tsv oct a scalable online multiple tsv defects localization for real time 3 d ic systems", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"keio university": 1.0, "university of engineering and technology lahore": 2.0, "university of aizu": 1.0}}], "source": "ES"}, {"DBLP title": "Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration.", "DBLP authors": ["Shouvik Musavvir", "Anwesha Chatterjee", "Ryan Gary Kim", "Dae Hyun Kim", "Partha Pratim Pande"], "year": 2020, "MAG papers": [{"PaperId": 2996301013, "PaperTitle": "inter tier process variation aware monolithic 3 d noc design space exploration", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"washington state university": 4.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique.", "DBLP authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui Paulo Martins"], "year": 2020, "MAG papers": [{"PaperId": 2989797116, "PaperTitle": "a 3 15 mw 16 0 dbm iip3 22 db cg inductively source degenerated balun lna mixer with integrated transformer based gate inductor and im2 injection technique", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of malaya": 2.0, "university of macau": 3.0}}], "source": "ES"}, {"DBLP title": "A Fast Settling Fractional-N DPLL With Loop-Order Switching.", "DBLP authors": ["Pallavi Paliwal", "Vivek Yadav", "Zeeshan Ali", "Shalabh Gupta"], "year": 2020, "MAG papers": [{"PaperId": 2996590588, "PaperTitle": "a fast settling fractional n dpll with loop order switching", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology bombay": 4.0}}], "source": "ES"}, {"DBLP title": "Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs.", "DBLP authors": ["Yusuke Kanno", "Tadanobu Toba", "Kotaro Shimamura", "Nobuyasu Kanekawa"], "year": 2020, "MAG papers": [{"PaperId": 2999109646, "PaperTitle": "design method for online totally self checking comparators implementable on fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hitachi": 4.0}}], "source": "ES"}, {"DBLP title": "Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement.", "DBLP authors": ["Jin-Tai Yan"], "year": 2020, "MAG papers": [{"PaperId": 2980253839, "PaperTitle": "single layer delay driven gnr nontree routing under resource constraint for yield improvement", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks.", "DBLP authors": ["Trevor E. Pogue", "Nicola Nicolici"], "year": 2020, "MAG papers": [{"PaperId": 2982698051, "PaperTitle": "incremental fault analysis relaxing the fault model of differential fault attacks", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage.", "DBLP authors": ["Omar Al-Terkawi Hasib", "Yvon Savaria", "Claude Thibeault"], "year": 2020, "MAG papers": [{"PaperId": 2999953543, "PaperTitle": "optimization of small delay defects test quality by clock speed selection and proper masking based on the weighted slack percentage", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole de technologie superieure": 1.0, "ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling.", "DBLP authors": ["Saurabh Jain", "Longyang Lin", "Massimo Alioto"], "year": 2020, "MAG papers": [{"PaperId": 2986101828, "PaperTitle": "automated design of reconfigurable microarchitectures for accelerators under wide voltage scaling", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national university of singapore": 3.0}}, {"PaperId": 3089682444, "PaperTitle": "automated design of reconfigurable microarchitectures for accelerators under wide voltage scaling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures.", "DBLP authors": ["Yu-Sheng Lin", "Wei-Chao Chen", "Shao-Yi Chien"], "year": 2020, "MAG papers": [{"PaperId": 3008772580, "PaperTitle": "merit tensor transform for memory efficient vision processing on parallel architectures", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU-Based Redundancy Analysis Using Concurrent Evaluation.", "DBLP authors": ["Tae Hyun Kim", "Hayoung Lee", "Sungho Kang"], "year": 2020, "MAG papers": [{"PaperId": 2995036598, "PaperTitle": "gpu based redundancy analysis using concurrent evaluation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels.", "DBLP authors": ["Jaeyoung Seo", "Jaehyun Ko", "Kyunghyun Lim", "Sooeun Lee", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2020, "MAG papers": [{"PaperId": 2996584845, "PaperTitle": "a 7 8 gb s 2 9 pj b single ended receiver with 20 tap dfe for highly reflective channels", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pohang university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling.", "DBLP authors": ["Mohammad Bavandpour", "Shubham Sahay", "Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2020, "MAG papers": [{"PaperId": 2983160443, "PaperTitle": "efficient mixed signal neurocomputing via successive integration and rescaling", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "A Low-Complexity Hybrid Readout Circuit for Lidar Receiver.", "DBLP authors": ["Mao Ye", "Xiaoxiao Zheng", "Yao Li", "Yiqiang Zhao"], "year": 2020, "MAG papers": [{"PaperId": 2982385262, "PaperTitle": "a low complexity hybrid readout circuit for lidar receiver", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tianjin university": 4.0}}], "source": "ES"}, {"DBLP title": "A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation.", "DBLP authors": ["Meera Kumari", "S. M. Rezaul Hasan"], "year": 2020, "MAG papers": [{"PaperId": 2982400347, "PaperTitle": "a low duty cycle burst mode telemeter signal generation technique for vhf insect tracking and its cmos implementation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"massey university": 2.0}}], "source": "ES"}, {"DBLP title": "POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator.", "DBLP authors": ["Erfan Bank-Tavakoli", "Seyed Abolfazl Ghasemzadeh", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 2984242728, "PaperTitle": "polar a pipelined overlapped fpga based lstm accelerator", "Year": 2020, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of tehran": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications.", "DBLP authors": ["Shizhong Li", "Kamal El-Sankary", "Alireza Karami", "Dmitri V. Truhachev"], "year": 2020, "MAG papers": [{"PaperId": 2984937238, "PaperTitle": "area and power efficient staircase encoder implementation for high throughput fiber optical communications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dalhousie university": 4.0}}], "source": "ES"}, {"DBLP title": "Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications.", "DBLP authors": ["Qiang Zhao", "Chunyu Peng", "Junning Chen", "Zhiting Lin", "Xiulong Wu"], "year": 2020, "MAG papers": [{"PaperId": 3000390348, "PaperTitle": "novel write enhanced and highly reliable rhpd 12t sram cells for space applications", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"anhui university": 5.0}}], "source": "ES"}, {"DBLP title": "Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks.", "DBLP authors": ["Juan Yepez", "Seok-Bum Ko"], "year": 2020, "MAG papers": [{"PaperId": 3000160544, "PaperTitle": "stride 2 1 d 2 d and 3 d winograd for convolutional neural networks", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "GH CORDIC-Based Architecture for Computing $N$ th Root of Single-Precision Floating-Point Number.", "DBLP authors": ["Yuxuan Wang", "Yuanyong Luo", "Zhongfeng Wang", "Qinghong Shen", "Hongbing Pan"], "year": 2020, "MAG papers": [{"PaperId": 2998582613, "PaperTitle": "gh cordic based architecture for computing n th root of single precision floating point number", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nanjing university": 5.0}}], "source": "ES"}, {"DBLP title": "On Fast and Exact Computation of Error Metrics in Approximate LSB Adders.", "DBLP authors": ["Avishek Sinha Roy", "Rajdeep Biswas", "Anindya Sundar Dhar"], "year": 2020, "MAG papers": [{"PaperId": 3006577035, "PaperTitle": "on fast and exact computation of error metrics in approximate lsb adders", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing FPGA Logic Circuitry for Variable Voltage Supplies.", "DBLP authors": ["Ibrahim Ahmed", "Linda L. Shen", "Vaughn Betz"], "year": 2020, "MAG papers": [{"PaperId": 3000168951, "PaperTitle": "optimizing fpga logic circuitry for variable voltage supplies", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters.", "DBLP authors": ["Poki Chen", "Jian-Ting Lan", "Ruei-Ting Wang", "Nguyen My Qui", "John Carl Joel S. Marquez", "Seiji Kajihara", "Yousuke Miyake"], "year": 2020, "MAG papers": [{"PaperId": 2999737046, "PaperTitle": "high precision pll delay matrix with overclocking and double data rate for accurate fpga time to digital converters", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university of science and technology": 4.0, "himax": 1.0, "kyushu institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs.", "DBLP authors": ["Oscar Garnica", "Juan Lanchares", "Jos\u00e9 Ignacio Hidalgo"], "year": 2020, "MAG papers": [{"PaperId": 3001399880, "PaperTitle": "optimal runtime algorithm to improve fault tolerance of bus based reconfigurable designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"complutense university of madrid": 3.0}}], "source": "ES"}, {"DBLP title": "A 75-Gb/s/mm2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm.", "DBLP authors": ["Henry Lopez Davila", "Hsun-Wei Chan", "Kang-Lun Chiu", "Pei-Yun Tsai", "Shyh-Jye Jou"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control.", "DBLP authors": ["Dong-Yuan Shi", "Woon-Seng Gan", "Jianjun He", "Bhan Lam"], "year": 2020, "MAG papers": [{"PaperId": 2995490567, "PaperTitle": "practical implementation of multichannel filtered x least mean square algorithm based on the multiple parallel branch with folding architecture for large scale active noise control", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain.", "DBLP authors": ["Shervin Roshanisefat", "Hadi Mardani Kamali", "Houman Homayoun", "Avesta Sasan"], "year": 2020, "MAG papers": [{"PaperId": 3002973505, "PaperTitle": "sat hard cyclic logic obfuscation for protecting the ip in the manufacturing supply chain", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"george mason university": 3.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "HarTBleed: Using Hardware Trojans for Data Leakage Exploits.", "DBLP authors": ["Asmit De", "Mohammad Nasim Imtiaz Khan", "Karthikeyan Nagarajan", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 2999149195, "PaperTitle": "hartbleed using hardware trojans for data leakage exploits", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Approximate Memory Compression.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2020, "MAG papers": [{"PaperId": 3007797378, "PaperTitle": "approximate memory compression", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Stochastic Number Generators for Stochastic Computing.", "DBLP authors": ["Sayed Ahmad Salehi"], "year": 2020, "MAG papers": [{"PaperId": 3001688831, "PaperTitle": "low cost stochastic number generators for stochastic computing", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of kentucky": 1.0}}, {"PaperId": 2998938920, "PaperTitle": "low cost stochastic number generators for stochastic computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of kentucky": 1.0}}], "source": "ES"}, {"DBLP title": "A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug.", "DBLP authors": ["Binod Kumar", "Jay Adhaduk", "Kanad Basu", "Masahiro Fujita", "Virendra Singh"], "year": 2020, "MAG papers": [{"PaperId": 2999951849, "PaperTitle": "a methodology to capture fine grained internal visibility during multisession silicon debug", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 1.0, "university of tokyo": 1.0, "indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock.", "DBLP authors": ["Surajit Das", "Chandan Karfa", "Santosh Biswas"], "year": 2020, "MAG papers": [{"PaperId": 3000132418, "PaperTitle": "formal modeling of network on chip using cfsm and its application in detecting deadlock", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction.", "DBLP authors": ["Dave Y.-W. Lin", "Charles H.-P. Wen"], "year": 2020, "MAG papers": [{"PaperId": 2999045053, "PaperTitle": "dad ff hardening designs by delay adjustable d flip flop for soft error rate reduction", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Voltage Reference With Linear-Temperature-Dependent Power Consumption.", "DBLP authors": ["Haoyu Zhuang", "Xiaoxian Liu", "Hao Wang"], "year": 2020, "MAG papers": [{"PaperId": 2999857069, "PaperTitle": "voltage reference with linear temperature dependent power consumption", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"fujian university of technology": 1.0, "xidian university": 2.0}}], "source": "ES"}, {"DBLP title": "Flux-Controlled Memristor Emulator and Its Experimental Results.", "DBLP authors": ["Niranjan Raj", "Rajeev Kumar Ranjan", "Fabian Khateb"], "year": 2020, "MAG papers": [{"PaperId": 3004075849, "PaperTitle": "flux controlled memristor emulator and its experimental results", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"brno university of technology": 1.0, "indian institute of technology dhanbad": 2.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration for Chiplet-Assembly-Based Processors.", "DBLP authors": ["Saptadeep Pal", "Daniel Petrisko", "Rakesh Kumar", "Puneet Gupta"], "year": 2020, "MAG papers": [{"PaperId": 3006667757, "PaperTitle": "design space exploration for chiplet assembly based processors", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators.", "DBLP authors": ["Jie Sun", "Minglei Zhang", "Lei Qiu", "Jianhui Wu", "Weiqiang Liu"], "year": 2020, "MAG papers": [{"PaperId": 3000203975, "PaperTitle": "background calibration of bit weights in pipelined sar adcs using paired comparators", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"southeast university": 1.0, "nanjing university of aeronautics and astronautics": 2.0, "tongji university": 1.0, "university of macau": 1.0}}], "source": "ES"}, {"DBLP title": "pMOS Pass Gate Local Bitline SRAM Architecture With Virtual $V_{\\mathrm{SS}}$ for Near-Threshold Operation.", "DBLP authors": ["Juhyun Park", "Tae Woo Oh", "Seong-Ook Jung"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs.", "DBLP authors": ["Inayat Ullah", "Joon-Sung Yang", "Jaeyong Chung"], "year": 2020, "MAG papers": [{"PaperId": 3007580178, "PaperTitle": "er tcam a soft error resilient sram based ternary content addressable memory for fpgas", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"incheon national university": 2.0, "yonsei university": 1.0}}], "source": "ES"}, {"DBLP title": "Radiation-Hardened 0.3-0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications.", "DBLP authors": ["Yuanyuan Han", "Xu Cheng", "Jun Han", "Xiaoyang Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3000628595, "PaperTitle": "radiation hardened 0 3 0 9 v voltage scalable 14t sram and peripheral circuit in 28 nm technology for space applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion.", "DBLP authors": ["Chun-Chi Chen", "Chorng-Sii Hwang", "Kai-Hsiang Chang"], "year": 2020, "MAG papers": [{"PaperId": 2989574488, "PaperTitle": "all digital cost efficient cmos digital to time converter using binary weighted pulse expansion", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national yunlin university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS.", "DBLP authors": ["Chan-Ho Kye", "Han-Gon Ko", "Jinhyung Lee", "Deog-Kyoon Jeong"], "year": 2020, "MAG papers": [{"PaperId": 3003959468, "PaperTitle": "a 22 gb s 0 95 pj b energy efficient voltage mode transmitter with time based feedforward equalization in a 28 nm cmos", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 3.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS.", "DBLP authors": ["Hyochang Kim", "Changsik Yoo"], "year": 2020, "MAG papers": [{"PaperId": 3005861670, "PaperTitle": "a 6 gb s wireline receiver with intrapair skew compensation and three tap decision feedback equalizer in 28 nm cmos", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hanyang university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Architectures for Multigigabit CCSDS LDPC Encoders.", "DBLP authors": ["Dimitris Theodoropoulos", "Nektarios Kranitis", "Antonis Tsigkanos", "Antonis M. Paschalis"], "year": 2020, "MAG papers": [{"PaperId": 3009803599, "PaperTitle": "efficient architectures for multigigabit ccsds ldpc encoders", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national and kapodistrian university of athens": 3.0, "university of peloponnese": 1.0}}], "source": "ES"}, {"DBLP title": "Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing.", "DBLP authors": ["Zhongyuan Tian", "Jiang Xu", "Haoran Li", "Rafael Kioji Vivas Maeda"], "year": 2020, "MAG papers": [{"PaperId": 3006732124, "PaperTitle": "multidevice collaborative power management through decentralized knowledge sharing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong university of science and technology": 3.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches.", "DBLP authors": ["Chung-Hsun Huang", "Wei-Chen Liao"], "year": 2020, "MAG papers": [{"PaperId": 3010850463, "PaperTitle": "a high performance ldo regulator enabling low power soc with voltage scaling approaches", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chung cheng university": 2.0}}], "source": "ES"}, {"DBLP title": "Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning.", "DBLP authors": ["Haoran Li", "Zhongyuan Tian", "Jiang Xu", "Rafael K. V. Maeda", "Zhehui Wang", "Zhifei Wang"], "year": 2020, "MAG papers": [{"PaperId": 3004342491, "PaperTitle": "chip specific power delivery and consumption co management for process variation aware manycore systems using reinforcement learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong university of science and technology": 5.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF.", "DBLP authors": ["Nandini Vitee", "Harikrishnan Ramiah", "Pui-In Mak", "Jun Yin", "Rui Paulo Martins"], "year": 2020, "MAG papers": [{"PaperId": 3007617333, "PaperTitle": "a 1 v 4 mw differential folded mixer with common gate transconductor using multiple feedback achieving 18 4 db conversion gain 12 5 dbm iip3 and 8 5 db nf", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of malaya": 2.0, "university of macau": 3.0}}], "source": "ES"}, {"DBLP title": "All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization.", "DBLP authors": ["Yang Azevedo Tavares", "Kang-Yoon Lee", "Minjae Lee"], "year": 2020, "MAG papers": [{"PaperId": 3010243090, "PaperTitle": "all digital bandwidth mismatch calibration of ti adcs based on optimally induced minimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"gwangju institute of science and technology": 2.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer.", "DBLP authors": ["Alireza Mosalmani", "Mehdi Khoee", "Omid Shoaei"], "year": 2020, "MAG papers": [{"PaperId": 3010061512, "PaperTitle": "a 9 bit 70 ms s two stage sar adc with passive residue transfer", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of Passive Charge Sharing-Based Segmented SAR ADCs.", "DBLP authors": ["Aili Wang", "C.-J. Richard Shi"], "year": 2020, "MAG papers": [{"PaperId": 3014454434, "PaperTitle": "analysis of passive charge sharing based segmented sar adcs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling.", "DBLP authors": ["Hassan Afzali-Kusha", "Marzieh Vaeztourshizi", "Mehdi Kamal", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 3013273771, "PaperTitle": "design exploration of energy efficient accuracy configurable dadda multipliers with improved lifetime based on voltage overscaling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0, "university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation.", "DBLP authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"], "year": 2020, "MAG papers": [{"PaperId": 3012557065, "PaperTitle": "an efficient parallel da based fixed width design for approximate inner product computation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"jain university": 1.0, "narsee monjee institute of management studies": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Approximate Booth Squarer for Error-Tolerant Computing.", "DBLP authors": ["Karri Manikantta Reddy", "M. H. Vasantha", "Nithin Y. B. Kumar", "Devesh Dwivedi"], "year": 2020, "MAG papers": [{"PaperId": 3009570900, "PaperTitle": "design of approximate booth squarer for error tolerant computing", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national institute of technology goa": 4.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Collective Pulse Oscillators.", "DBLP authors": ["Prashansa Mukim", "Aditya Dalakoti", "David McCarthy", "Carrie Segal", "Merritt Miller", "James F. Buckwalter", "Forrest Brewer"], "year": 2020, "MAG papers": [{"PaperId": 2997855818, "PaperTitle": "design and analysis of collective pulse oscillators", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 7.0}}], "source": "ES"}, {"DBLP title": "Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization.", "DBLP authors": ["Taehyun Kwon", "Muhammad Imran", "David Z. Pan", "Joon-Sung Yang"], "year": 2020, "MAG papers": [{"PaperId": 3008158728, "PaperTitle": "virtual tile based flip flop alignment methodology for clock network power optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 1.0, "sungkyunkwan university": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips.", "DBLP authors": ["Tung-Che Liang", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2020, "MAG papers": [{"PaperId": 3006152095, "PaperTitle": "programmable daisychaining of microelectrodes to secure bioassay ip in meda biochips", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing.", "DBLP authors": ["Shantharam Kalipatnapu", "Indrajit Chakrabarti"], "year": 2020, "MAG papers": [{"PaperId": 3005255970, "PaperTitle": "low complexity interval passing algorithm and vlsi architecture for binary compressed sensing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors.", "DBLP authors": ["Marco Silva Pereira", "M\u00e1rio Assun\u00e7\u00e3o", "Jo\u00e3o Caldinhas Vaz"], "year": 2020, "MAG papers": [{"PaperId": 3008643147, "PaperTitle": "analysis and design of current mode class d power amplifiers with finite feeding inductors", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"instituto superior tecnico": 2.0}}], "source": "ES"}, {"DBLP title": "PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping.", "DBLP authors": ["Yiran Du", "Wei Li", "Zibin Dai", "Longmei Nan"], "year": 2020, "MAG papers": [{"PaperId": 3010650658, "PaperTitle": "pvharray an energy efficient reconfigurable cryptographic logic array with intelligent mapping", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands.", "DBLP authors": ["Zhiting Lin", "Honglan Zhan", "Xuan Li", "Chunyu Peng", "Wenjuan Lu", "Xiulong Wu", "Junning Chen"], "year": 2020, "MAG papers": [{"PaperId": 3011368285, "PaperTitle": "in memory computing with double word lines and three read ports for four operands", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"anhui university": 7.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters.", "DBLP authors": ["Dwaipayan Ray", "Nithin V. George", "Pramod Kumar Meher"], "year": 2020, "MAG papers": [{"PaperId": 3000855959, "PaperTitle": "analysis and design of unified architectures for zero attraction based sparse adaptive filters", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institute of technology gandhinagar": 2.0, "jain university": 1.0}}], "source": "ES"}, {"DBLP title": "An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window.", "DBLP authors": ["Boyang Chen", "Kai Liu", "Evgeny Belyaev"], "year": 2020, "MAG papers": [{"PaperId": 3004875449, "PaperTitle": "an efficient hardware implementation of multialphabet adaptive arithmetic encoder based on generalized virtual sliding window", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xidian university": 2.0, "saint petersburg state university of information technologies mechanics and optics": 1.0}}], "source": "ES"}, {"DBLP title": "Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar.", "DBLP authors": ["Maliang Liu", "Jinhai Xiao", "Peng Luo", "Zhangming Zhu", "Yintang Yang"], "year": 2020, "MAG papers": [{"PaperId": 3008847823, "PaperTitle": "ultrawideband power switchable transmitter with 17 7 dbm output power for see through wall radar", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"xidian university": 5.0}}], "source": "ES"}, {"DBLP title": "An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform.", "DBLP authors": ["Luis Alberto Aranda", "Alfonso S\u00e1nchez-Maci\u00e1n", "Juan Antonio Maestro"], "year": 2020, "MAG papers": [{"PaperId": 3005682104, "PaperTitle": "an algorithmic based fault detection technique for the 1 d discrete cosine transform", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"aries": 3.0}}], "source": "ES"}, {"DBLP title": "Bias-Dependent Variation in FinFET SRAM.", "DBLP authors": ["Randy W. Mann", "Meixiong Zhao", "Oh Sung Kwon", "Xi Cao", "Sanjay Parihar", "Muhammed Ahosan Ul Karim", "Jack M. Higman", "Joseph Versaggi", "Rick Carter"], "year": 2020, "MAG papers": [{"PaperId": 3007556306, "PaperTitle": "bias dependent variation in finfet sram", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"globalfoundries": 9.0}}], "source": "ES"}, {"DBLP title": "A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines.", "DBLP authors": ["Lu Lu", "Taegeun Yoo", "Van Loi Le", "Tony Tae-Hyoung Kim"], "year": 2020, "MAG papers": [{"PaperId": 3015626316, "PaperTitle": "a 0 506 pj 16 kb 8t sram with vertical read wordlines and selective dual split power lines", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches.", "DBLP authors": ["Muhammad Avais Qureshi", "Jungwoo Park", "Soontae Kim"], "year": 2020, "MAG papers": [{"PaperId": 3013840582, "PaperTitle": "sale smartly allocating low cost many bit ecc for mitigating read and write errors in stt ram caches", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "A 2-D Calibration Scheme for Resistive Nonvolatile Memories.", "DBLP authors": ["Albert Lee", "Raahul Jagannathan", "Di Wu", "Kang L. Wang"], "year": 2020, "MAG papers": [{"PaperId": 3011029401, "PaperTitle": "a 2 d calibration scheme for resistive nonvolatile memories", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 3.0, "birla institute of technology and science": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing FPGA Logic Block Architectures for Arithmetic.", "DBLP authors": ["Kevin E. Murray", "Jason Luu", "Matthew J. P. Walker", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles Chiasson", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2020, "MAG papers": [{"PaperId": 3017491333, "PaperTitle": "optimizing fpga logic block architectures for arithmetic", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of toronto": 8.0, "university of new brunswick": 4.0}}], "source": "ES"}, {"DBLP title": "High Throughput Spatial Convolution Filters on FPGAs.", "DBLP authors": ["Lenos Ioannou", "Abdullah Al-Dujaili", "Suhaib A. Fahmy"], "year": 2020, "MAG papers": [{"PaperId": 3023230498, "PaperTitle": "high throughput spatial convolution filters on fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of warwick": 2.0, "analog devices": 1.0}}], "source": "ES"}, {"DBLP title": "Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations.", "DBLP authors": ["Amir Fathi", "Behbood Mashoufi", "Sarkis Azizian"], "year": 2020, "MAG papers": [{"PaperId": 3016629747, "PaperTitle": "very fast high performance 5 2 and 7 2 compressors in cmos process for rapid parallel accumulations", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"urmia university": 2.0, "k n toosi university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell.", "DBLP authors": ["Jyoti Kandpal", "Abhishek Tomar", "Mayur Agarwal", "Kamal Kumar Sharma"], "year": 2020, "MAG papers": [{"PaperId": 3016940091, "PaperTitle": "high speed hybrid logic full adder using high performance 10 t xor xnor cell", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"g b pant university of agriculture and technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques.", "DBLP authors": ["Jianwei Yang", "Jun Han", "Fan Dai", "Weizhen Wang", "Xiaoyang Zeng"], "year": 2020, "MAG papers": [{"PaperId": 3008474499, "PaperTitle": "a power analysis attack resistant multicore platform with effective randomization techniques", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations.", "DBLP authors": ["Samaneh Ghandali", "Thorben Moos", "Amir Moradi", "Christof Paar"], "year": 2020, "MAG papers": [{"PaperId": 3016879030, "PaperTitle": "side channel hardware trojan for provably secure sca protected implementations", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ruhr university bochum": 3.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "A 1036-F2/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF.", "DBLP authors": ["Qiang Zhao", "Yiheng Wu", "Xiaojin Zhao", "Yuan Cao", "Chip-Hong Chang"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Cache-Out: Leaking Cache Memory Using Hardware Trojan.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Asmit De", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3015835130, "PaperTitle": "cache out leaking cache memory using hardware trojan", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "QEC: A Quantum Entropy Chip and Its Applications.", "DBLP authors": ["Jungmin Park", "Seongjoon Cho", "Taejin Lim", "Mark M. Tehranipoor"], "year": 2020, "MAG papers": [{"PaperId": 3012255206, "PaperTitle": "qec a quantum entropy chip and its applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology.", "DBLP authors": ["Ahmet Turan Erozan", "Guan Ying Wang", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 3012557762, "PaperTitle": "a compact low voltage true random number generator based on inkjet printing technology", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 4.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit.", "DBLP authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Farhan Rasheed", "Rajendra Bishnoi", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 3012992244, "PaperTitle": "a novel printed lookup table based programmable printed digital circuit", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 5.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems.", "DBLP authors": ["Abdelrahman G. Qoutb", "Eby G. Friedman"], "year": 2020, "MAG papers": [{"PaperId": 3015807334, "PaperTitle": "distributed spintronic cmos sensor network for thermal aware systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs.", "DBLP authors": ["Sanmitra Banerjee", "Arjun Chaudhuri", "Krishnendu Chakrabarty"], "year": 2020, "MAG papers": [{"PaperId": 3010986276, "PaperTitle": "analysis of the impact of process variations and manufacturing defects on the performance of carbon nanotube fets", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of Reconfigurable Asynchronous Pipelines.", "DBLP authors": ["Alessandro de Gennaro", "Danil Sokolov", "Andrey Mokhov"], "year": 2020, "MAG papers": [{"PaperId": 3006105683, "PaperTitle": "design and implementation of reconfigurable asynchronous pipelines", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"newcastle university": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective.", "DBLP authors": ["Qinyu Chen", "Yan Huang", "Rui Sun", "Wenqing Song", "Zhonghai Lu", "Yuxiang Fu", "Li Li"], "year": 2020, "MAG papers": [{"PaperId": 3009636589, "PaperTitle": "an efficient accelerator for multiple convolutions from the sparsity perspective", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanjing university": 6.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks.", "DBLP authors": ["Yunxuan Yu", "Tiandong Zhao", "Mingyu Wang", "Kun Wang", "Lei He"], "year": 2020, "MAG papers": [{"PaperId": 3034100311, "PaperTitle": "uni opu an fpga based uniform accelerator for convolutional and transposed convolutional networks", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.", "DBLP authors": ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2020, "MAG papers": [{"PaperId": 3020310886, "PaperTitle": "greentpu predictive design paradigm for improving timing error resilience of a near threshold tensor processing unit", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks.", "DBLP authors": ["Shubham Jain", "Sumeet Kumar Gupta", "Anand Raghunathan"], "year": 2020, "MAG papers": [{"PaperId": 3026337110, "PaperTitle": "tim dnn ternary in memory accelerator for deep neural networks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 3027238947, "PaperTitle": "interstice inverter based memristive neural networks discretization for function approximation applications", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 1.0, "university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Supply Sensitivity LC VCOs With Complementary Varactors.", "DBLP authors": ["Xiaoyan Gui", "Bingjun Tang", "Renjie Tang", "Dan Li", "Li Geng"], "year": 2020, "MAG papers": [{"PaperId": 3025307754, "PaperTitle": "low supply sensitivity lc vcos with complementary varactors", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process.", "DBLP authors": ["Yupeng Fu", "Lianming Li", "Yilong Liao", "Xuan Wang", "Yongjian Shi", "Dongming Wang"], "year": 2020, "MAG papers": [{"PaperId": 3030353383, "PaperTitle": "a 32 ghz nested pll based fmcw modulator with 2 16 ghz bandwidth in a 65 nm cmos process", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"southeast university": 6.0}}], "source": "ES"}, {"DBLP title": "Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method.", "DBLP authors": ["George Floros", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2020, "MAG papers": [{"PaperId": 3030874150, "PaperTitle": "frequency limited reduction of regular and singular circuit models via extended krylov subspace method", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of thessaly": 3.0}}], "source": "ES"}, {"DBLP title": "A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF-12 nF) Using Active Parallel Compensation.", "DBLP authors": ["Samuel Annor Fordjour", "Joseph Riad", "Edgar S\u00e1nchez-Sinencio"], "year": 2020, "MAG papers": [{"PaperId": 3026476728, "PaperTitle": "a 175 2 mw 4 stage ota with wide load range 400 pf 12 nf using active parallel compensation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university system": 3.0}}], "source": "ES"}, {"DBLP title": "A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis.", "DBLP authors": ["Huan Yu", "Madhavan Swaminathan"], "year": 2020, "MAG papers": [{"PaperId": 3031713809, "PaperTitle": "a bit time dependent model of i o drivers for overclocking analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Verification of Scheduling of Conditional Behaviors in High-Level Synthesis.", "DBLP authors": ["Ramanuj Chouksey", "Chandan Karfa"], "year": 2020, "MAG papers": [{"PaperId": 3011481298, "PaperTitle": "verification of scheduling of conditional behaviors in high level synthesis", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm.", "DBLP authors": ["Chenchen Xie", "Xi Li", "Yu Lei", "Houpeng Chen", "Qian Wang", "Jiashu Guo", "Jie Miao", "Yi Lv", "Zhitang Song"], "year": 2020, "MAG papers": [{"PaperId": 3021762866, "PaperTitle": "bist based fault diagnosis for pcm with enhanced test scheme and fault free region finding algorithm", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 9.0}}], "source": "ES"}, {"DBLP title": "Error Probability Models for Voltage-Scaled Multiply-Accumulate Units.", "DBLP authors": ["Mallika Rathore", "Peter A. Milder", "Emre Salman"], "year": 2020, "MAG papers": [{"PaperId": 3022450020, "PaperTitle": "error probability models for voltage scaled multiply accumulate units", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stony brook university": 3.0}}], "source": "ES"}, {"DBLP title": "Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory.", "DBLP authors": ["Jian Wang", "Songting Li", "Xianbin Li"], "year": 2020, "MAG papers": [{"PaperId": 3025130152, "PaperTitle": "scheduling of data access for the radix 2k fft processor using single port memory", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"academy of military science": 2.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "A General Construction and Encoder Implementation of Polar Codes.", "DBLP authors": ["Wei Song", "Yifei Shen", "Liping Li", "Kai Niu", "Chuan Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3015509577, "PaperTitle": "a general construction and encoder implementation of polar codes", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 2.0, "beijing university of posts and telecommunications": 1.0, "anhui university": 2.0}}], "source": "ES"}, {"DBLP title": "Autogeneration of Pipelined Belief Propagation Polar Decoders.", "DBLP authors": ["Chao Ji", "Yifei Shen", "Zaichen Zhang", "Xiaohu You", "Chuan Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3016889259, "PaperTitle": "autogeneration of pipelined belief propagation polar decoders", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"southeast university": 5.0}}], "source": "ES"}, {"DBLP title": "Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems.", "DBLP authors": ["Sung-Joon Jang", "Chong-Min Kyung"], "year": 2020, "MAG papers": [{"PaperId": 3020376597, "PaperTitle": "resource efficient and high throughput vlsi design of global optical flow method for mobile systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration.", "DBLP authors": ["Kuan-Lin Fu", "Shen-Iuan Liu"], "year": 2020, "MAG papers": [{"PaperId": 3028010688, "PaperTitle": "a 64 gb s pam 4 optical receiver with amplitude phase correction and threshold voltage data level calibration", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture of Cobweb-Based Redundant TSV for Clustered Faults.", "DBLP authors": ["Tianming Ni", "Dongsheng Liu", "Qi Xu", "Zhengfeng Huang", "Huaguo Liang", "Aibin Yan"], "year": 2020, "MAG papers": [{"PaperId": 3140564856, "PaperTitle": "architecture of cobweb based redundant tsv for clustered faults", "Year": 2020, "CitationCount": 65, "EstimatedCitation": 71, "Affiliations": {"anhui polytechnic university": 1.0, "hefei university of technology": 3.0, "huazhong university of science and technology": 1.0, "anhui university": 1.0}}], "source": "ES"}, {"DBLP title": "PUF-Based Secure Chaotic Random Number Generator Design Methodology.", "DBLP authors": ["Srisubha Kalanadhabhatta", "Deepak Kumar", "Kiran Kumar Anumandla", "S. Ashish Reddy", "Amit Acharyya"], "year": 2020, "MAG papers": [{"PaperId": 3013098700, "PaperTitle": "puf based secure chaotic random number generator design methodology", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology hyderabad": 5.0}}], "source": "ES"}, {"DBLP title": "Assertions for Protecting Mixed-Signal Latency Contracts in Power Management.", "DBLP authors": ["Sudipa Mandal", "Pallab Dasgupta", "Aritra Hazra", "Chunduri Rama Mohan"], "year": 2020, "MAG papers": [{"PaperId": 3041259634, "PaperTitle": "assertions for protecting mixed signal latency contracts in power management", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 3.0, "techno india": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection.", "DBLP authors": ["Fernando Lavalle-Aviles", "Edgar S\u00e1nchez-Sinencio"], "year": 2020, "MAG papers": [{"PaperId": 3036466718, "PaperTitle": "a 0 6 v power efficient active rc analog low pass filter with cutoff frequency selection", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers.", "DBLP authors": ["Hyungyu Ju", "Minjae Lee"], "year": 2020, "MAG papers": [{"PaperId": 3022796984, "PaperTitle": "a hybrid miller cascode compensation for fast settling in two stage operational amplifiers", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"gwangju institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications.", "DBLP authors": ["Mahdi Yektaei", "M. B. Ghaznavi-Ghoushchi"], "year": 2020, "MAG papers": [{"PaperId": 3035542333, "PaperTitle": "pdp and tpd flexible mcml and mtcml ultralow power and high speed structures for wireless and wireline applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"shahed university": 2.0}}], "source": "ES"}, {"DBLP title": "Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors.", "DBLP authors": ["Yan Wang", "Jinhui Liu", "Jingtong Hu"], "year": 2020, "MAG papers": [{"PaperId": 3015056093, "PaperTitle": "communication aware task scheduling for energy harvesting nonvolatile processors", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"guangzhou university": 1.0, "xidian university": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET.", "DBLP authors": ["Siva Nishok Dhanuskodi", "Samuel Allen", "Daniel E. Holcomb"], "year": 2020, "MAG papers": [{"PaperId": 3034705689, "PaperTitle": "efficient register renaming architectures for 8 bit aes datapath at 0 55 pj bit in 16 nm finfet", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel.", "DBLP authors": ["Zhiheng Wang", "Devan Larso", "Morgen Barker", "Soheil Mohajer", "Kia Bazargan"], "year": 2020, "MAG papers": [{"PaperId": 3036587489, "PaperTitle": "deterministic shuffling networks to implement stochastic circuits in parallel", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 5.0}}], "source": "ES"}, {"DBLP title": "Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics.", "DBLP authors": ["Ahish Shylendra", "Priyesh Shukla", "Saibal Mukhopadhyay", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2020, "MAG papers": [{"PaperId": 3016328983, "PaperTitle": "low power unsupervised anomaly detection by nonparametric modeling of sensor statistics", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of florida": 1.0, "university of illinois at chicago": 3.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients.", "DBLP authors": ["Susmita Dey Manasi", "Farhana Sharmin Snigdha", "Sachin S. Sapatnekar"], "year": 2020, "MAG papers": [{"PaperId": 3034870003, "PaperTitle": "neupart using analytical models to drive energy efficient partitioning of cnn computations on cloud connected mobile clients", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture.", "DBLP authors": ["Vahid Jamshidi"], "year": 2020, "MAG papers": [{"PaperId": 3043721004, "PaperTitle": "a vlsi majority logic device based on spin transfer torque mechanism for brain inspired computing architecture", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"shahid bahonar university of kerman": 1.0}}], "source": "ES"}, {"DBLP title": "F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration.", "DBLP authors": ["Wendong Mao", "Jun Lin", "Zhongfeng Wang"], "year": 2020, "MAG papers": [{"PaperId": 3040533934, "PaperTitle": "f dna fast convolution architecture for deconvolutional network acceleration", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanjing university": 3.0}}], "source": "ES"}, {"DBLP title": "Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources.", "DBLP authors": ["Yi-Hao Cheng", "Tao-Chun Yu", "Shao-Yun Fang"], "year": 2020, "MAG papers": [{"PaperId": 3022584495, "PaperTitle": "obstacle avoiding length matching bus routing considering nonuniform track resources", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis.", "DBLP authors": ["Sungmin Jang", "Jaeyoung Park"], "year": 2020, "MAG papers": [{"PaperId": 3027739090, "PaperTitle": "hyfii hybrid fault injection infrastructure for accurate runtime system failure analysis", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"handong global university": 2.0}}], "source": "ES"}, {"DBLP title": "Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte.", "DBLP authors": ["Aleksandar Radonjic"], "year": 2020, "MAG papers": [{"PaperId": 3037522227, "PaperTitle": "integer codes correcting double errors and triple adjacent errors within a byte", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"serbian academy of sciences and arts": 1.0}}], "source": "ES"}, {"DBLP title": "A 137-\u03bcW 1.78-mm2 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices.", "DBLP authors": ["Van Loi Le", "Taegeun Yoo", "Ju Eon Kim", "Ngoc Le Ba", "Kwang-Hyun Baek", "Tony Tae-Hyoung Kim"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "A 300-mV Auto Shutdown Comparator-Based Continuous Time \u0394\u2211 Modulator.", "DBLP authors": ["Laxmeesha Somappa", "Maryam Shojaei Baghini"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs.", "DBLP authors": ["Muhammad Irfan", "Zahid Ullah", "Mehdi Hasan Chowdhury", "Ray C. C. Cheung"], "year": 2020, "MAG papers": [{"PaperId": 3026322937, "PaperTitle": "rpe tcam reconfigurable power efficient ternary content addressable memory on fpgas", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 3033737387, "PaperTitle": "retro reintroducing tests for improved reverse order fault simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications.", "DBLP authors": ["Liang Wen", "Yuejun Zhang", "Pengjun Wang"], "year": 2020, "MAG papers": [{"PaperId": 3025112485, "PaperTitle": "radiation hardened read disturbance free new quatro 10t memory cell for aerospace applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ningbo university": 1.0, "the university of nottingham ningbo china": 1.0, "wenzhou university": 1.0}}], "source": "ES"}, {"DBLP title": "Broad-Brush Compaction for Sequential Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "MAG papers": [{"PaperId": 3024974697, "PaperTitle": "broad brush compaction for sequential test generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint.", "DBLP authors": ["Anni Lu", "Xiaochen Peng", "Yandong Luo", "Shimeng Yu"], "year": 2020, "MAG papers": [{"PaperId": 3036663566, "PaperTitle": "benchmark of the compute in memory based dnn accelerator with area constraint", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Chaoyang Zhu", "Kejie Huang", "Shuyuan Yang", "Ziqi Zhu", "Hejia Zhang", "Haibin Shen"], "year": 2020, "MAG papers": [{"PaperId": 2999533992, "PaperTitle": "an efficient hardware accelerator for structured sparse convolutional neural networks on fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"zhejiang university": 5.0, "university of southern california": 1.0}}, {"PaperId": 3038838661, "PaperTitle": "an efficient hardware accelerator for structured sparse convolutional neural networks on fpgas", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"zhejiang university": 5.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators.", "DBLP authors": ["Shanlin Xiao", "Yuhao Guo", "Wenkang Liao", "Huipeng Deng", "Yi Luo", "Huanliang Zheng", "Jian Wang", "Cheng Li", "Gezi Li", "Zhiyi Yu"], "year": 2020, "MAG papers": [{"PaperId": 3044630899, "PaperTitle": "neuronlink an efficient chip to chip interconnect for large scale neural network accelerators", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"huawei": 2.0, "sun yat sen university": 8.0}}], "source": "ES"}, {"DBLP title": "Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting.", "DBLP authors": ["Anirban Sengupta", "Mahendra Rathor"], "year": 2020, "MAG papers": [{"PaperId": 3034652049, "PaperTitle": "securing hardware accelerators for ce systems using biometric fingerprinting", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology indore": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems.", "DBLP authors": ["Adri\u00e1n Alcolea Morena", "Javier Olivito", "Javier Resano", "Hortensia Mecha"], "year": 2020, "MAG papers": [{"PaperId": 3041223772, "PaperTitle": "analysis of a pipelined architecture for sparse dnns on embedded systems", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of zaragoza": 3.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction.", "DBLP authors": ["Peilin Yang", "Xiao Wang", "Chengwei Wang", "Fule Li", "Hanjun Jiang", "Zhihua Wang"], "year": 2020, "MAG papers": [{"PaperId": 3044284751, "PaperTitle": "a 14 bit 200 ms s sha less pipelined adc with aperture error reduction", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions.", "DBLP authors": ["Hongxi Dong", "Manzhen Wang", "Yuanyong Luo", "Muhan Zheng", "Mengyu An", "Yajun Ha", "Hongbing Pan"], "year": 2020, "MAG papers": [{"PaperId": 3043675702, "PaperTitle": "plac piecewise linear approximation computation for all nonlinear unary functions", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanjing university": 5.0, "shanghaitech university": 1.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers.", "DBLP authors": ["Anuradha Chathuranga Ranasinghe", "Sabih H. Gerez"], "year": 2020, "MAG papers": [{"PaperId": 3045652118, "PaperTitle": "glitch optimized circuit blocks for low power high performance booth multipliers", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems.", "DBLP authors": ["Qian Ding", "Graham Knight", "Terrence S. T. Mak"], "year": 2020, "MAG papers": [{"PaperId": 3038389725, "PaperTitle": "an active silicon interposer with low power hybrid wireless wired clock distribution network for many core systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications.", "DBLP authors": ["Anthony Agnesina", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3045469533, "PaperTitle": "a cots based novel 3 d dram memory cube architecture for space applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"california institute of technology": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process.", "DBLP authors": ["Chua-Chin Wang", "Kuan-Yu Chao", "Sivaperumal Sampath", "Ponnan Suresh"], "year": 2020, "MAG papers": [{"PaperId": 3045392656, "PaperTitle": "anti pvt variation low power time to digital converter design using 90 nm cmos process", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national sun yat sen university": 2.0, "anna university": 2.0}}], "source": "ES"}, {"DBLP title": "A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks.", "DBLP authors": ["Libin K. Mathew", "Shanker Shreejith", "A. Prasad Vinod", "A. S. Madhukumar"], "year": 2020, "MAG papers": [{"PaperId": 3044010460, "PaperTitle": "a power efficient spectrum sensing scheme using 1 bit quantizer and modified filter banks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0, "trinity college": 1.0}}], "source": "ES"}, {"DBLP title": "All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability.", "DBLP authors": ["Chun-Chi Chen", "Chao-Lieh Chen", "Wei Fang", "Yen-Chan Chu"], "year": 2020, "MAG papers": [{"PaperId": 3043412922, "PaperTitle": "all digital cmos time to digital converter with temperature measuring capability", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Proof-Carrying Approximate Circuits.", "DBLP authors": ["Linus Witschen", "Tobias Wiersema", "Marco Platzner"], "year": 2020, "MAG papers": [{"PaperId": 3045420038, "PaperTitle": "proof carrying approximate circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology.", "DBLP authors": ["Wei Deng", "Rui Wu", "Zhijie Chen", "Man-Lai Ding", "Haikun Jia", "Baoyong Chi"], "year": 2020, "MAG papers": [{"PaperId": 3044837837, "PaperTitle": "a 35 ghz tx and rx front end with high tx output power for ka band fmcw phased array radar transceivers in cmos technology", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 3.0, "beijing university of technology": 1.0, "chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder.", "DBLP authors": ["Quan Pan", "Li Wang", "Xiongshi Luo", "C. Patrick Yue"], "year": 2020, "MAG papers": [{"PaperId": 3046039852, "PaperTitle": "a low power pam4 receiver with an adaptive variable gain rectifier based decoder", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong university of science and technology": 2.0, "southern university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.75-2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios.", "DBLP authors": ["Immanuel Raja", "Gaurab Banerjee"], "year": 2020, "MAG papers": [{"PaperId": 3043795694, "PaperTitle": "a 0 75 2 5 ghz all digital rf transmitter with integrated class e power amplifier for spectrum sharing applications in 5g radios", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of space science and technology": 1.0, "indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors.", "DBLP authors": ["Loris Duch", "Miguel Pe\u00f3n Quir\u00f3s", "Pieter Weckx", "Alexandre Levisse", "Rub\u00e9n Braojos", "Francky Catthoor", "David Atienza"], "year": 2020, "MAG papers": [{"PaperId": 3043397599, "PaperTitle": "analysis of functional errors produced by long term workload dependent bti degradation in ultralow power processors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs.", "DBLP authors": ["Guanghui He", "Sijie Zheng", "Naifeng Jing"], "year": 2020, "MAG papers": [{"PaperId": 3047786962, "PaperTitle": "a hierarchical scrubbing technique for seu mitigation on sram based fpgas", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2020, "MAG papers": [{"PaperId": 3037152957, "PaperTitle": "mcpat monolithic an area power timing architecture modeling framework for 3 d hybrid monolithic multicore systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Breaking Analog Locking Techniques.", "DBLP authors": ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Amr Abuellil", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2020, "MAG papers": [{"PaperId": 3045422389, "PaperTitle": "breaking analog locking techniques", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 6.0}}], "source": "ES"}, {"DBLP title": "High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter.", "DBLP authors": ["Naoya Onizawa", "Shogo Mukaida", "Akira Tamakoshi", "Hitoshi Yamagata", "Hiroyuki Fujita", "Takahiro Hanyu"], "year": 2020, "MAG papers": [{"PaperId": 3045345759, "PaperTitle": "high throughput low energy mtj based true random number generator using a multi voltage current converter", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tohoku university": 4.0}}], "source": "ES"}, {"DBLP title": "A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption.", "DBLP authors": ["Milad Bahadori", "Kimmo J\u00e4rvinen"], "year": 2020, "MAG papers": [{"PaperId": 3046669456, "PaperTitle": "a programmable soc based accelerator for privacy enhancing technologies and functional encryption", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of helsinki": 2.0}}], "source": "ES"}, {"DBLP title": "PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications.", "DBLP authors": ["Wei Yan", "Ning Zhang", "Laurent L. Njilla", "Xuan Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3048485013, "PaperTitle": "pcbchain lightweight reconfigurable blockchain primitives for secure iot applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"washington university in st louis": 3.0, "air force research laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing.", "DBLP authors": ["Somayeh Rahimipour", "Wameedh Nazar Flayyih", "Noor Ain Kamsani", "Shaiful Jahari Hashim", "Mircea R. Stan", "Fakhrul Zaman Rokhani"], "year": 2020, "MAG papers": [{"PaperId": 3048470385, "PaperTitle": "low power highly reliable dynamic thermal management by exploiting approximate computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universiti putra malaysia": 4.0, "university of baghdad": 1.0, "university of virginia": 1.0}}], "source": "ES"}, {"DBLP title": "Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping.", "DBLP authors": ["Even L\u00e5te", "Trond Ytterdal", "Snorre Aunet"], "year": 2020, "MAG papers": [{"PaperId": 3049364631, "PaperTitle": "benefiting from state dependencies in asymmetric sram cells through conditional word flipping", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Sub-1-V BGR and POR Hybrid Circuit With 2.25-\u03bcA Current Dissipation and Low Complexity.", "DBLP authors": ["Bo Zhou", "Yeran Jin", "Fuyuan Zhao"], "year": 2020, "MAG papers": [{"PaperId": 3046178265, "PaperTitle": "sub 1 v bgr and por hybrid circuit with 2 25 \u03bca current dissipation and low complexity", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"beijing institute of technology": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching.", "DBLP authors": ["Poki Chen", "Yung-Hsuan Chen", "John Carl Joel S. Marquez", "Ruei-Ting Wang", "Jiann-Jong Chen", "Yuh-Shyan Hwang"], "year": 2020, "MAG papers": [{"PaperId": 3043558785, "PaperTitle": "low flicker dimmable multichannel led driver with matrix style dpwm and precise current matching", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 3.0, "national taipei university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 23-36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications.", "DBLP authors": ["Zhiqun Li", "Guoxiao Cheng", "Tingting Han", "Zhennan Li", "Mi Tian"], "year": 2020, "MAG papers": [{"PaperId": 3063611408, "PaperTitle": "a 23 36 8 ghz low noise frequency synthesizer with a fundamental colpitts vco array in sige bicmos for 5g applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"southeast university": 5.0}}], "source": "ES"}, {"DBLP title": "An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits.", "DBLP authors": ["Kyungho Ryu", "Kil-Hoon Lee", "Jung-Pil Lim", "Jinho Kim", "Han Su Pae", "Junho Park", "Hyun-Wook Lim", "Jae-Youl Lee"], "year": 2020, "MAG papers": [{"PaperId": 3083817078, "PaperTitle": "an analytical jitter tolerance model for dll based clock and data recovery circuits", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"samsung": 8.0}}], "source": "ES"}, {"DBLP title": "A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator.", "DBLP authors": ["Ashish Joshi", "Hitesh Shrimali", "Satinder K. Sharma"], "year": 2020, "MAG papers": [{"PaperId": 3080619686, "PaperTitle": "a discrete time mos parametric amplifier based chopped signal demodulator", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology mandi": 3.0}}], "source": "ES"}, {"DBLP title": "Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO.", "DBLP authors": ["Mohammadhadi Danesh", "Aishwarya Bahudhanam Venkatasubramaniyan", "Gaurav Kapoor", "Naveen Ramesh", "Sudarsan Sadasivuni", "Sanjeev Tannirkulam Chandrasekaran", "Arindam Sanyal"], "year": 2020, "MAG papers": [{"PaperId": 3047031678, "PaperTitle": "unified analog puf and trng based on current steering dac and vco", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university at buffalo": 7.0}}], "source": "ES"}, {"DBLP title": "A 215-F\u00b2 Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process.", "DBLP authors": ["Gang Li", "Pengjun Wang", "Xuejiao Ma", "Jiana Lian", "Junpeng Shu", "Yuejun Zhang"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption.", "DBLP authors": ["Dayane Reis", "Jonathan Takeshita", "Taeho Jung", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2020, "MAG papers": [{"PaperId": 3023271296, "PaperTitle": "computing in memory for performance and energy efficient homomorphic encryption", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of notre dame": 5.0}}], "source": "ES"}, {"DBLP title": "An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor.", "DBLP authors": ["Xiang Wang", "Zongmin Zhao", "Dongdong Xu", "Zhun Zhang", "Qiang Hao", "Mengchen Liu"], "year": 2020, "MAG papers": [{"PaperId": 3088151800, "PaperTitle": "an m cache based security monitoring and fault recovery architecture for embedded processor", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"beihang university": 6.0}}], "source": "ES"}, {"DBLP title": "Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors.", "DBLP authors": ["Xin Li", "Zhi Li", "Wei Zhou", "Zhemin Duan"], "year": 2020, "MAG papers": [{"PaperId": 3057255048, "PaperTitle": "accurate on chip temperature sensing for multicore processors using embedded thermal sensors", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern polytechnical university": 4.0}}], "source": "ES"}, {"DBLP title": "A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips.", "DBLP authors": ["Hameedah Sultan", "Smruti R. Sarangi"], "year": 2020, "MAG papers": [{"PaperId": 3088685084, "PaperTitle": "a fast leakage aware green s function based thermal simulator for 3 d chips", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "Delay-Constrained GNR Routing for Layer Minimization.", "DBLP authors": ["Jin-Tai Yan"], "year": 2020, "MAG papers": [{"PaperId": 3042313127, "PaperTitle": "delay constrained gnr routing for layer minimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "Memristive Computational Memory Using Memristor Overwrite Logic (MOL).", "DBLP authors": ["Khaled Alhaj Ali", "Mostafa Rizk", "Amer Baghdadi", "Jean-Philippe Diguet", "Jalal Jomaah", "Naoya Onizawa", "Takahiro Hanyu"], "year": 2020, "MAG papers": [{"PaperId": 3048213375, "PaperTitle": "memristive computational memory using memristor overwrite logic mol", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tohoku university": 2.0, "centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Takuya Kojima", "Nguyen Anh Vu Doan", "Hideharu Amano"], "year": 2020, "MAG papers": [{"PaperId": 3045967224, "PaperTitle": "genmap a genetic algorithmic approach for optimizing spatial mapping of coarse grained reconfigurable architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"keio university": 2.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1.", "DBLP authors": ["Antonis Tsigkanos", "Nektarios Kranitis", "Dimitris Theodoropoulos", "Antonis M. Paschalis"], "year": 2020, "MAG papers": [{"PaperId": 3084669136, "PaperTitle": "high performance cots fpga soc for parallel hyperspectral image compression with ccsds 123 0 b 1", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor.", "DBLP authors": ["Tony Bailey", "Andrew Ford", "Siddharth Barve", "Jacob Wells", "Rashmi Jha"], "year": 2020, "MAG papers": [{"PaperId": 3076022400, "PaperTitle": "development of a short term to long term supervised spiking neural network processor", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of cincinnati": 5.0}}], "source": "ES"}, {"DBLP title": "Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse.", "DBLP authors": ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nael Mizanur Rahman", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3080132014, "PaperTitle": "architecture chip and package codesign flow for interposer based 2 5 d chiplet integration enabling heterogeneous ip reuse", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 14.0, "university of tartu": 1.0, "cryptography research": 1.0}}], "source": "ES"}, {"DBLP title": "Design Methodology for Distributed Large-Scale ERSFQ Bias Networks.", "DBLP authors": ["Gleb Krylov", "Eby G. Friedman"], "year": 2020, "MAG papers": [{"PaperId": 3089167839, "PaperTitle": "design methodology for distributed large scale ersfq bias networks", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits.", "DBLP authors": ["Ahmet Turan Erozan", "Dennis D. Weller", "Yijing Feng", "Gabriel Cadilha Marques", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"], "year": 2020, "MAG papers": [{"PaperId": 3092189036, "PaperTitle": "a printed camouflaged cell against reverse engineering of printed electronics circuits", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Fast Hybrid Karatsuba Multiplier for Type II Pentanomials.", "DBLP authors": ["Yin Li", "Yu Zhang", "Wei He"], "year": 2020, "MAG papers": [{"PaperId": 3093580873, "PaperTitle": "fast hybrid karatsuba multiplier for type ii pentanomials", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"xinyang normal university": 2.0, "dongguan university of technology": 1.0}}, {"PaperId": 3021911265, "PaperTitle": "fast hybrid karatsuba multiplier for type ii pentanomials", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xinyang normal university": 2.0, "dongguan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Information Storage Bit-Flipping Decoder for LDPC Codes.", "DBLP authors": ["Hangxuan Cui", "Jun Lin", "Zhongfeng Wang"], "year": 2020, "MAG papers": [{"PaperId": 3093700113, "PaperTitle": "information storage bit flipping decoder for ldpc codes", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanjing university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme.", "DBLP authors": ["Chao Liu", "Jianguo Yang", "Pengfei Jiang", "Qiao Wang", "Donglin Zhang", "Tiancheng Gong", "Qingting Ding", "Yuling Zhao", "Qing Luo", "Xiaoyong Xue", "Hangbing Lv", "Ming Liu"], "year": 2020, "MAG papers": [{"PaperId": 3084825546, "PaperTitle": "a low power 4t2c nvsram with dynamic current compensation operation scheme", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of science and technology of china": 1.0, "chinese academy of sciences": 9.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL.", "DBLP authors": ["Ming-Han Chou", "Shen-Iuan Liu"], "year": 2020, "MAG papers": [{"PaperId": 3051370591, "PaperTitle": "a 2 4 ghz area efficient and fast locking subharmonically injection locked type i pll", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies.", "DBLP authors": ["Amogh Agrawal", "Indranil Chakraborty", "Deboleena Roy", "Utkarsh Saxena", "Saima Sharmin", "Minsuk Koo", "Yong Shim", "Gopalakrishnan Srinivasan", "Chamika M. Liyanagedera", "Abhronil Sengupta", "Kaushik Roy"], "year": 2020, "MAG papers": [{"PaperId": 3027809542, "PaperTitle": "revisiting stochastic computing in the era of nanoscale nonvolatile technologies", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 10.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization.", "DBLP authors": ["Xin Fan", "Shutao Zhang", "Tobias Gemmeke"], "year": 2020, "MAG papers": [{"PaperId": 3048561995, "PaperTitle": "approximation of transcendental functions with guaranteed algorithmic qos by multilayer pareto optimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rwth aachen university": 3.0}}], "source": "ES"}, {"DBLP title": "A Dynamic General Accelerator for Integer and Fixed-Point Processing.", "DBLP authors": ["Ali A. D. Farahani", "Hakem Beitollahi", "Mahmood Fathi"], "year": 2020, "MAG papers": [{"PaperId": 3088531243, "PaperTitle": "a dynamic general accelerator for integer and fixed point processing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iran university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing.", "DBLP authors": ["Bapi Kar", "Pradeep Kumar Gopalakrishnan", "Sumon Kumar Bose", "Mohendra Roy", "Arindam Basu"], "year": 2020, "MAG papers": [{"PaperId": 3081320461, "PaperTitle": "adic anomaly detection integrated circuit in 65 nm cmos utilizing approximate computing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 3.0, "mentor graphics": 1.0, "pandit deendayal petroleum university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata.", "DBLP authors": ["Ali Newaz Bahar", "Khan A. Wahid"], "year": 2020, "MAG papers": [{"PaperId": 3061258208, "PaperTitle": "design and implementation of approximate dct architecture in quantum dot cellular automata", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions.", "DBLP authors": ["Yusheng Xie", "Alex Noel Joseph Raj", "Zhendong Hu", "Shaohaohan Huang", "Zhun Fan", "Miroslav Joler"], "year": 2020, "MAG papers": [{"PaperId": 3054316493, "PaperTitle": "a twofold lookup table architecture for efficient approximation of activation functions", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rijeka": 1.0, "shantou university": 5.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication.", "DBLP authors": ["Eleni Maragkoudaki", "Vasilis F. Pavlidis"], "year": 2020, "MAG papers": [{"PaperId": 3072950420, "PaperTitle": "energy efficient time based adaptive encoding for off chip communication", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of manchester": 2.0}}], "source": "ES"}, {"DBLP title": "Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs.", "DBLP authors": ["Zhen Gao", "Lingling Zhang", "Tong Yan", "Kangkang Guo", "Zhan Xu", "Pedro Reviriego"], "year": 2020, "MAG papers": [{"PaperId": 3082143909, "PaperTitle": "design of seu tolerant turbo decoders implemented on sram fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tianjin university": 4.0, "beijing information science technology university": 1.0, "charles iii university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders.", "DBLP authors": ["Grzegorz Pastuszak"], "year": 2020, "MAG papers": [{"PaperId": 3081264097, "PaperTitle": "multisymbol architecture of the entropy coder for h 265 hevc video encoders", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"warsaw university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach.", "DBLP authors": ["Piyali Datta", "Arpan Chakraborty", "Rajat Kumar Pal"], "year": 2020, "MAG papers": [{"PaperId": 3094247976, "PaperTitle": "a predictive model for fluid control codesign of paper based digital biochips following a machine learning approach", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of calcutta": 3.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment.", "DBLP authors": ["Ardhendu Sarkar", "Som Banerjee", "Surajeet Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3056572027, "PaperTitle": "an energy efficient pipelined multiprocessor architecture for biological sequence alignment", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems.", "DBLP authors": ["Hao-Yu Cheng", "Chen-Wei Chen", "Chung-An Shen", "Yuan-Hao Huang"], "year": 2020, "MAG papers": [{"PaperId": 3093683501, "PaperTitle": "the configurable hybrid precoding processor for bit stream based mmwave mimo systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 2.0, "national tsing hua university": 1.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "A 2-24-GHz 360\u00b0 Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network.", "DBLP authors": ["Tso-Wei Li", "Jong Seok Park", "Hua Wang"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory.", "DBLP authors": ["Yuzong Chen", "Lu Lu", "Bongjin Kim", "Tony Tae-Hyoung Kim"], "year": 2020, "MAG papers": [{"PaperId": 3094075356, "PaperTitle": "reconfigurable 2t2r reram architecture for versatile data storage and computing in memory", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM.", "DBLP authors": ["Hyun Kook Park", "Hong Keun Ahn", "Seong-Ook Jung"], "year": 2020, "MAG papers": [{"PaperId": 3094204829, "PaperTitle": "a novel matchline scheduling method for low power and reliable search operation in cross point array nonvolatile ternary cam", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"yonsei university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation.", "DBLP authors": ["Yi-Da Wu", "Kexin Yang", "Shu-Han Hsu", "Linda Milor"], "year": 2020, "MAG papers": [{"PaperId": 3081624433, "PaperTitle": "optimal accelerated test framework for time dependent dielectric breakdown lifetime parameter estimation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA.", "DBLP authors": ["Jun-Hoe Phoon", "Wai-Kong Lee", "Denis Chee-Keong Wong", "Wun-She Yap", "Bok-Min Goi"], "year": 2020, "MAG papers": [{"PaperId": 3091025685, "PaperTitle": "area time efficient code based postquantum key encapsulation mechanism on fpga", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"universiti tunku abdul rahman": 4.0, "gachon university": 1.0}}], "source": "ES"}, {"DBLP title": "Power Distribution Attacks in Multitenant FPGAs.", "DBLP authors": ["George Provelengios", "Daniel E. Holcomb", "Russell Tessier"], "year": 2020, "MAG papers": [{"PaperId": 3093685770, "PaperTitle": "power distribution attacks in multitenant fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs.", "DBLP authors": ["Haoyu Zhuang", "Can Tong", "Xizhu Peng", "He Tang"], "year": 2020, "MAG papers": [{"PaperId": 3088995170, "PaperTitle": "low power low noise edge race comparator for sar adcs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of electronic science and technology of china": 4.0}}], "source": "ES"}, {"DBLP title": "A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation.", "DBLP authors": ["Hye-Yoon Joo", "Jinhyung Lee", "Haram Ju", "Han-Gon Ko", "Jungmin Yoon", "Byungjun Kang", "Deog-Kyoon Jeong"], "year": 2020, "MAG papers": [{"PaperId": 3094293445, "PaperTitle": "a maximum eye tracking cdr with biased data level and eye slope detector for near optimal timing adaptation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 5.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI.", "DBLP authors": ["John Charles Wright", "Colin Schmidt", "Ben Keller", "Daniel Palmer Dabbelt", "Jaehwa Kwak", "Vighnesh Iyer", "Nandish Mehta", "Pi-Feng Chiu", "Stevo Bailey", "Krste Asanovic", "Borivoje Nikolic"], "year": 2020, "MAG papers": [{"PaperId": 3096580785, "PaperTitle": "a dual core risc v vector processor with on chip fine grain power management in 28 nm fd soi", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 11.0}}], "source": "ES"}, {"DBLP title": "FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs.", "DBLP authors": ["Ali Zahir", "Shadan Khan Khattak", "Anees Ullah", "Pedro Reviriego", "Fahad Bin Muslim", "Waleed Ahmad"], "year": 2020, "MAG papers": [{"PaperId": 3091884602, "PaperTitle": "fractcam fracturable lutram based tcam emulation on xilinx fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"comsats institute of information technology": 1.0, "king faisal university": 1.0, "iqra university": 1.0, "charles iii university of madrid": 1.0, "university of engineering and technology peshawar": 1.0}}], "source": "ES"}]