 
****************************************
Report : qor
Design : eth_top
Version: W-2024.09-SP2
Date   : Tue May 13 12:01:57 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:         19.73
  Critical Path Slack:         -10.18
  Critical Path Clk Period:     10.00
  Total Negative Slack:      -1097.66
  No. of Violating Paths:      133.00
  Worst Hold Violation:         -0.63
  Total Hold Violation:        -83.30
  No. of Hold Violations:      910.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         77
  Hierarchical Port Count:       3634
  Leaf Cell Count:              33232
  Buf/Inv Cell Count:            3125
  Buf Cell Count:                1003
  Inv Cell Count:                2122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22688
  Sequential Cell Count:        10544
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    59987.895395
  Noncombinational Area: 70439.569790
  Buf/Inv Area:           5916.218235
  Total Buffer Area:          2454.78
  Total Inverter Area:        3461.44
  Macro/Black Box Area:      0.000000
  Net Area:              56440.966241
  Net XLength        :      397209.12
  Net YLength        :      471060.16
  -----------------------------------
  Cell Area:            130427.465186
  Design Area:          186868.431426
  Net Length        :       868269.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         34291
  Nets With Violations:            10
  Max Trans Violations:             9
  Max Cap Violations:               1
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               89.74
  -----------------------------------------
  Overall Compile Time:               90.86
  Overall Compile Wall Clock Time:   108.02

  --------------------------------------------------------------------

  Design  WNS: 10.18  TNS: 1097.66  Number of Violating Paths: 133


  Design (Hold)  WNS: 0.63  TNS: 83.30  Number of Violating Paths: 910

  --------------------------------------------------------------------


1
