// Seed: 3711712384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    output tri0  id_9,
    output wor   id_10
);
  wire id_12;
  wire id_13, module_1;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13
  );
  wire id_14;
endmodule
