
*** Running vivado
    with args -log design_1_auto_ds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_0.tcl

WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** Vivado v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_ds_0.tcl -notrace
CRITICAL WARNING: [Board 49-63] Problem parsing preset file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zcu102/3.0/preset.xml,
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 735.473 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_top' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_axi_downsizer' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_b_downsizer' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_b_downsizer' (1#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_downsizer' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (2#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen' (20#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo' (21#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_fifo_gen__parameterized0' (21#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_fifo__parameterized0' (21#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_downsizer' (22#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_w_downsizer' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_w_downsizer' (23#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_a_downsizer__parameterized0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_a_downsizer__parameterized0' (23#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_14_r_downsizer' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_r_downsizer' (24#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_axi_downsizer' (25#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_14_top' (26#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/d498/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (27#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:02:58 . Memory (MB): peak = 735.473 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 735.473 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1273.633 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:17 ; elapsed = 00:03:40 . Memory (MB): peak = 1273.633 ; gain = 538.160
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:17 ; elapsed = 00:03:40 . Memory (MB): peak = 1273.633 ; gain = 538.160
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:17 ; elapsed = 00:03:40 . Memory (MB): peak = 1273.633 ; gain = 538.160
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:42 . Memory (MB): peak = 1273.633 ; gain = 538.160
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:52 . Memory (MB): peak = 1273.633 ; gain = 538.160
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                         | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M16 x 2   | 
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:56 ; elapsed = 00:04:21 . Memory (MB): peak = 2094.234 ; gain = 1358.762
Finished Timing Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:29 . Memory (MB): peak = 2192.371 ; gain = 1456.898
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:04:30 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished Renaming Generated Ports : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished Handling Custom Attributes : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
Finished Renaming Generated Nets : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     8|
|2     |LUT1     |    21|
|3     |LUT2     |   100|
|4     |LUT3     |   127|
|5     |LUT4     |   158|
|6     |LUT5     |    95|
|7     |LUT6     |   390|
|8     |RAM32M16 |     5|
|9     |FDCE     |    69|
|10    |FDPE     |    33|
|11    |FDRE     |   735|
|12    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:07 ; elapsed = 00:04:32 . Memory (MB): peak = 2193.379 ; gain = 1457.906
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 2315.223 ; gain = 1579.750
