Info: march tests and spi checks
Info: starting runGpioConfigChecks
Info: starting flash tests
Info: in march test for flash (fptr=0x0, got 0x3, expected 0x3)
Info: in march test for flash (fptr=0x0, got 0x4, expected 0x4)
Info: in march test for flash (fptr=0x0, got 0x5, expected 0x5)
Info: in march test for flash (fptr=0x0, got 0x6, expected 0x6)
Info: in march test for flash (fptr=0x0, got 0x7, expected 0x7)
Info: in march test for flash (fptr=0x0, got 0x8, expected 0x8)
Info: in march test for flash (fptr=0x0, got 0x9, expected 0x9)
Info: in march test for flash (fptr=0x0, got 0xa, expected 0xa)
Info: in march test for flash (fptr=0x0, got 0xb, expected 0xb)
Info: in march test for flash (fptr=0x0, got 0xc, expected 0xc)
Info: in march test for flash (fptr=0x0, got 0xd, expected 0xd)
Info: in march test for flash (fptr=0x0, got 0xe, expected 0xe)
Info: in march test for flash (fptr=0x0, got 0xf, expected 0xf)
Info: in march test for flash (fptr=0x0, got 0x10, expected 0x10)
Info: in march test for flash (fptr=0x0, got 0x11, expected 0x11)
Info: in march test for flash (fptr=0x0, got 0x12, expected 0x12)
Info: in march test for flash (fptr=0x0, got 0x13, expected 0x13)
Info: in march test for flash (fptr=0x0, got 0x14, expected 0x14)
Info: in march test for flash (fptr=0x0, got 0x15, expected 0x15)
Info: in march test for flash (fptr=0x0, got 0x16, expected 0x16)
Info: in march test for flash (fptr=0x0, got 0x17, expected 0x17)
Info: in march test for flash (fptr=0x0, got 0x18, expected 0x18)
Info: in march test for flash (fptr=0x0, got 0x19, expected 0x19)
Info: in march test for flash (fptr=0x0, got 0x1a, expected 0x1a)
Info: in march test for flash (fptr=0x0, got 0x1b, expected 0x1b)
Info: in march test for flash (fptr=0x0, got 0x1c, expected 0x1c)
Info: in march test for flash (fptr=0x0, got 0x1d, expected 0x1d)
Info: in march test for flash (fptr=0x0, got 0x1e, expected 0x1e)
Info: in march test for flash (fptr=0x0, got 0x1f, expected 0x1f)
Info: in march test for flash (fptr=0x0, got 0x20, expected 0x20)
Info: in march test for flash (fptr=0x0, got 0x21, expected 0x21)
Info: in march test for flash (fptr=0x0, got 0x22, expected 0x22)
Info: in march test for flash (fptr=0x0, got 0x23, expected 0x23)
Info: in march test for flash (fptr=0x0, got 0x24, expected 0x24)
Info: in march test for flash (fptr=0x0, got 0x25, expected 0x25)
Info: in march test for flash (fptr=0x0, got 0x26, expected 0x26)
Info: in march test for flash (fptr=0x0, got 0x27, expected 0x27)
Info: in march test for flash (fptr=0x0, got 0x28, expected 0x28)
Info: in march test for flash (fptr=0x0, got 0x29, expected 0x29)
Info: in march test for flash (fptr=0x0, got 0x2a, expected 0x2a)
Info: in march test for flash (fptr=0x0, got 0x2b, expected 0x2b)
Info: in march test for flash (fptr=0x0, got 0x2c, expected 0x2c)
Info: in march test for flash (fptr=0x0, got 0x2d, expected 0x2d)
Info: in march test for flash (fptr=0x0, got 0x2e, expected 0x2e)
Info: in march test for flash (fptr=0x0, got 0x2f, expected 0x2f)
Info: in march test for flash (fptr=0x0, got 0x30, expected 0x30)
Info: in march test for flash (fptr=0x0, got 0x31, expected 0x31)
Info: in march test for flash (fptr=0x0, got 0x32, expected 0x32)
Info: in march test for flash (fptr=0x0, got 0x33, expected 0x33)
Info: in march test for flash (fptr=0x0, got 0x34, expected 0x34)
Info: in march test for flash (fptr=0x0, got 0x35, expected 0x35)
Info: in march test for flash (fptr=0x0, got 0x36, expected 0x36)
Info: in march test for flash (fptr=0x0, got 0x37, expected 0x37)
Info: in march test for flash (fptr=0x0, got 0x38, expected 0x38)
Info: in march test for flash (fptr=0x0, got 0x39, expected 0x39)
Info: in march test for flash (fptr=0x0, got 0x3a, expected 0x3a)
Info: in march test for flash (fptr=0x0, got 0x3b, expected 0x3b)
Info: in march test for flash (fptr=0x0, got 0x3c, expected 0x3c)
Info: in march test for flash (fptr=0x0, got 0x3d, expected 0x3d)
Info: in march test for flash (fptr=0x0, got 0x3e, expected 0x3e)
Info: in march test for flash (fptr=0x0, got 0x3f, expected 0x3f)
Info: in march test for flash (fptr=0x0, got 0x40, expected 0x40)
Info: in march test for flash (fptr=0x0, got 0x41, expected 0x41)
Info: in march test for flash (fptr=0x0, got 0x42, expected 0x42)
Info: in march test for flash (fptr=0x0, got 0x43, expected 0x43)
Info: in march test for flash (fptr=0x0, got 0x44, expected 0x44)
Info: in march test for flash (fptr=0x0, got 0x45, expected 0x45)
Info: in march test for flash (fptr=0x0, got 0x46, expected 0x46)
Info: in march test for flash (fptr=0x0, got 0x47, expected 0x47)
Info: in march test for flash (fptr=0x0, got 0x48, expected 0x48)
Info: in march test for flash (fptr=0x0, got 0x49, expected 0x49)
Info: in march test for flash (fptr=0x0, got 0x4a, expected 0x4a)
Info: in march test for flash (fptr=0x0, got 0x4b, expected 0x4b)
Info: in march test for flash (fptr=0x0, got 0x4c, expected 0x4c)
Info: in march test for flash (fptr=0x0, got 0x4d, expected 0x4d)
Info: in march test for flash (fptr=0x0, got 0x4e, expected 0x4e)
Info: in march test for flash (fptr=0x0, got 0x4f, expected 0x4f)
Info: in march test for flash (fptr=0x0, got 0x50, expected 0x50)
Info: in march test for flash (fptr=0x0, got 0x51, expected 0x51)
Info: in march test for flash (fptr=0x0, got 0x52, expected 0x52)
Info: in march test for flash (fptr=0x0, got 0x53, expected 0x53)
Info: in march test for flash (fptr=0x0, got 0x54, expected 0x54)
Info: in march test for flash (fptr=0x0, got 0x55, expected 0x55)
Info: in march test for flash (fptr=0x0, got 0x56, expected 0x56)
Info: in march test for flash (fptr=0x0, got 0x57, expected 0x57)
Info: in march test for flash (fptr=0x0, got 0x58, expected 0x58)
Info: in march test for flash (fptr=0x0, got 0x59, expected 0x59)
Info: in march test for flash (fptr=0x0, got 0x5a, expected 0x5a)
Info: in march test for flash (fptr=0x0, got 0x5b, expected 0x5b)
Info: in march test for flash (fptr=0x0, got 0x5c, expected 0x5c)
Info: in march test for flash (fptr=0x0, got 0x5d, expected 0x5d)
Info: in march test for flash (fptr=0x0, got 0x5e, expected 0x5e)
Info: in march test for flash (fptr=0x0, got 0x5f, expected 0x5f)
Info: in march test for flash (fptr=0x0, got 0x60, expected 0x60)
Info: in march test for flash (fptr=0x0, got 0x61, expected 0x61)
Info: in march test for flash (fptr=0x0, got 0x62, expected 0x62)
Info: in march test for flash (fptr=0x0, got 0x63, expected 0x63)
Info: in march test for flash (fptr=0x0, got 0x64, expected 0x64)
Info: in march test for flash (fptr=0x0, got 0x65, expected 0x65)
Info: in march test for flash (fptr=0x0, got 0x66, expected 0x66)
Info: in march test for flash (fptr=0x0, got 0x67, expected 0x67)
Info: in march test for flash (fptr=0x0, got 0x68, expected 0x68)
Info: in march test for flash (fptr=0x0, got 0x69, expected 0x69)
Info: in march test for flash (fptr=0x0, got 0x6a, expected 0x6a)
Info: in march test for flash (fptr=0x0, got 0x6b, expected 0x6b)
Info: in march test for flash (fptr=0x0, got 0x6c, expected 0x6c)
Info: in march test for flash (fptr=0x0, got 0x6d, expected 0x6d)
Info: in march test for flash (fptr=0x0, got 0x6e, expected 0x6e)
Info: in march test for flash (fptr=0x0, got 0x6f, expected 0x6f)
Info: in march test for flash (fptr=0x0, got 0x70, expected 0x70)
Info: in march test for flash (fptr=0x0, got 0x71, expected 0x71)
Info: in march test for flash (fptr=0x0, got 0x72, expected 0x72)
Info: in march test for flash (fptr=0x0, got 0x73, expected 0x73)
Info: in march test for flash (fptr=0x0, got 0x74, expected 0x74)
Info: in march test for flash (fptr=0x0, got 0x75, expected 0x75)
Info: in march test for flash (fptr=0x0, got 0x76, expected 0x76)
Info: in march test for flash (fptr=0x0, got 0x77, expected 0x77)
Info: in march test for flash (fptr=0x0, got 0x78, expected 0x78)
Info: in march test for flash (fptr=0x0, got 0x79, expected 0x79)
Info: in march test for flash (fptr=0x0, got 0x7a, expected 0x7a)
Info: in march test for flash (fptr=0x0, got 0x7b, expected 0x7b)
Info: in march test for flash (fptr=0x0, got 0x7c, expected 0x7c)
Info: in march test for flash (fptr=0x0, got 0x7d, expected 0x7d)
Info: in march test for flash (fptr=0x0, got 0x7e, expected 0x7e)
Info: in march test for flash (fptr=0x0, got 0x7f, expected 0x7f)
Info: in march test for flash (fptr=0x0, got 0x80, expected 0x80)
Info: in march test for flash (fptr=0x0, got 0x81, expected 0x81)
Info: in march test for flash (fptr=0x0, got 0x82, expected 0x82)
Info: in march test for flash (fptr=0x0, got 0x83, expected 0x83)
Info: in march test for flash (fptr=0x0, got 0x84, expected 0x84)
Info: in march test for flash (fptr=0x0, got 0x85, expected 0x85)
Info: in march test for flash (fptr=0x0, got 0x86, expected 0x86)
Info: in march test for flash (fptr=0x0, got 0x87, expected 0x87)
Info: in march test for flash (fptr=0x0, got 0x88, expected 0x88)
Info: in march test for flash (fptr=0x0, got 0x89, expected 0x89)
Info: in march test for flash (fptr=0x0, got 0x8a, expected 0x8a)
Info: in march test for flash (fptr=0x0, got 0x8b, expected 0x8b)
Info: in march test for flash (fptr=0x0, got 0x8c, expected 0x8c)
Info: in march test for flash (fptr=0x0, got 0x8d, expected 0x8d)
Info: in march test for flash (fptr=0x0, got 0x8e, expected 0x8e)
Info: in march test for flash (fptr=0x0, got 0x8f, expected 0x8f)
Info: in march test for flash (fptr=0x0, got 0x90, expected 0x90)
Info: in march test for flash (fptr=0x0, got 0x91, expected 0x91)
Info: in march test for flash (fptr=0x0, got 0x92, expected 0x92)
Info: in march test for flash (fptr=0x0, got 0x93, expected 0x93)
Info: in march test for flash (fptr=0x0, got 0x94, expected 0x94)
Info: in march test for flash (fptr=0x0, got 0x95, expected 0x95)
Info: in march test for flash (fptr=0x0, got 0x96, expected 0x96)
Info: in march test for flash (fptr=0x0, got 0x97, expected 0x97)
Info: in march test for flash (fptr=0x0, got 0x98, expected 0x98)
Info: in march test for flash (fptr=0x0, got 0x99, expected 0x99)
Info: in march test for flash (fptr=0x0, got 0x9a, expected 0x9a)
Info: in march test for flash (fptr=0x0, got 0x9b, expected 0x9b)
Info: in march test for flash (fptr=0x0, got 0x9c, expected 0x9c)
Info: in march test for flash (fptr=0x0, got 0x9d, expected 0x9d)
Info: in march test for flash (fptr=0x0, got 0x9e, expected 0x9e)
Info: in march test for flash (fptr=0x0, got 0x9f, expected 0x9f)
Info: in march test for flash (fptr=0x0, got 0xa0, expected 0xa0)
Info: in march test for flash (fptr=0x0, got 0xa1, expected 0xa1)
Info: in march test for flash (fptr=0x0, got 0xa2, expected 0xa2)
Info: in march test for flash (fptr=0x0, got 0xa3, expected 0xa3)
Info: in march test for flash (fptr=0x0, got 0xa4, expected 0xa4)
Info: in march test for flash (fptr=0x0, got 0xa5, expected 0xa5)
Info: in march test for flash (fptr=0x0, got 0xa6, expected 0xa6)
Info: in march test for flash (fptr=0x0, got 0xa7, expected 0xa7)
Info: in march test for flash (fptr=0x0, got 0xa8, expected 0xa8)
Info: in march test for flash (fptr=0x0, got 0xa9, expected 0xa9)
Info: in march test for flash (fptr=0x0, got 0xaa, expected 0xaa)
Info: in march test for flash (fptr=0x0, got 0xab, expected 0xab)
Info: in march test for flash (fptr=0x0, got 0xac, expected 0xac)
Info: in march test for flash (fptr=0x0, got 0xad, expected 0xad)
Info: in march test for flash (fptr=0x0, got 0xae, expected 0xae)
Info: in march test for flash (fptr=0x0, got 0xaf, expected 0xaf)
Info: in march test for flash (fptr=0x0, got 0xb0, expected 0xb0)
Info: in march test for flash (fptr=0x0, got 0xb1, expected 0xb1)
Info: in march test for flash (fptr=0x0, got 0xb2, expected 0xb2)
Info: in march test for flash (fptr=0x0, got 0xb3, expected 0xb3)
Info: in march test for flash (fptr=0x0, got 0xb4, expected 0xb4)
Info: in march test for flash (fptr=0x0, got 0xb5, expected 0xb5)
Info: in march test for flash (fptr=0x0, got 0xb6, expected 0xb6)
Info: in march test for flash (fptr=0x0, got 0xb7, expected 0xb7)
Info: in march test for flash (fptr=0x0, got 0xb8, expected 0xb8)
Info: in march test for flash (fptr=0x0, got 0xb9, expected 0xb9)
Info: in march test for flash (fptr=0x0, got 0xba, expected 0xba)
Info: in march test for flash (fptr=0x0, got 0xbb, expected 0xbb)
Info: in march test for flash (fptr=0x0, got 0xbc, expected 0xbc)
Info: in march test for flash (fptr=0x0, got 0xbd, expected 0xbd)
Info: in march test for flash (fptr=0x0, got 0xbe, expected 0xbe)
Info: in march test for flash (fptr=0x0, got 0xbf, expected 0xbf)
Info: in march test for flash (fptr=0x0, got 0xc0, expected 0xc0)
Info: in march test for flash (fptr=0x0, got 0xc1, expected 0xc1)
Info: in march test for flash (fptr=0x0, got 0xc2, expected 0xc2)
Info: in march test for flash (fptr=0x0, got 0xc3, expected 0xc3)
Info: in march test for flash (fptr=0x0, got 0xc4, expected 0xc4)
Info: in march test for flash (fptr=0x0, got 0xc5, expected 0xc5)
Info: in march test for flash (fptr=0x0, got 0xc6, expected 0xc6)
Info: in march test for flash (fptr=0x0, got 0xc7, expected 0xc7)
Info: in march test for flash (fptr=0x0, got 0xc8, expected 0xc8)
Info: in march test for flash (fptr=0x0, got 0xc9, expected 0xc9)
Info: in march test for flash (fptr=0x0, got 0xca, expected 0xca)
Info: in march test for flash (fptr=0x0, got 0xcb, expected 0xcb)
Info: in march test for flash (fptr=0x0, got 0xcc, expected 0xcc)
Info: in march test for flash (fptr=0x0, got 0xcd, expected 0xcd)
Info: in march test for flash (fptr=0x0, got 0xce, expected 0xce)
Info: in march test for flash (fptr=0x0, got 0xcf, expected 0xcf)
Info: in march test for flash (fptr=0x0, got 0xd0, expected 0xd0)
Info: in march test for flash (fptr=0x0, got 0xd1, expected 0xd1)
Info: in march test for flash (fptr=0x0, got 0xd2, expected 0xd2)
Info: in march test for flash (fptr=0x0, got 0xd3, expected 0xd3)
Info: in march test for flash (fptr=0x0, got 0xd4, expected 0xd4)
Info: in march test for flash (fptr=0x0, got 0xd5, expected 0xd5)
Info: in march test for flash (fptr=0x0, got 0xd6, expected 0xd6)
Info: in march test for flash (fptr=0x0, got 0xd7, expected 0xd7)
Info: in march test for flash (fptr=0x0, got 0xd8, expected 0xd8)
Info: in march test for flash (fptr=0x0, got 0xd9, expected 0xd9)
Info: in march test for flash (fptr=0x0, got 0xda, expected 0xda)
Info: in march test for flash (fptr=0x0, got 0xdb, expected 0xdb)
Info: in march test for flash (fptr=0x0, got 0xdc, expected 0xdc)
Info: in march test for flash (fptr=0x0, got 0xdd, expected 0xdd)
Info: in march test for flash (fptr=0x0, got 0xde, expected 0xde)
Info: in march test for flash (fptr=0x0, got 0xdf, expected 0xdf)
Info: in march test for flash (fptr=0x0, got 0xe0, expected 0xe0)
Info: in march test for flash (fptr=0x0, got 0xe1, expected 0xe1)
Info: in march test for flash (fptr=0x0, got 0xe2, expected 0xe2)
Info: in march test for flash (fptr=0x0, got 0xe3, expected 0xe3)
Info: in march test for flash (fptr=0x0, got 0xe4, expected 0xe4)
Info: in march test for flash (fptr=0x0, got 0xe5, expected 0xe5)
Info: in march test for flash (fptr=0x0, got 0xe6, expected 0xe6)
Info: in march test for flash (fptr=0x0, got 0xe7, expected 0xe7)
Info: in march test for flash (fptr=0x0, got 0xe8, expected 0xe8)
Info: in march test for flash (fptr=0x0, got 0xe9, expected 0xe9)
Info: in march test for flash (fptr=0x0, got 0xea, expected 0xea)
Info: in march test for flash (fptr=0x0, got 0xeb, expected 0xeb)
Info: in march test for flash (fptr=0x0, got 0xec, expected 0xec)
Info: in march test for flash (fptr=0x0, got 0xed, expected 0xed)
Info: in march test for flash (fptr=0x0, got 0xee, expected 0xee)
Info: in march test for flash (fptr=0x0, got 0xef, expected 0xef)
Info: in march test for flash (fptr=0x0, got 0xf0, expected 0xf0)
Info: in march test for flash (fptr=0x0, got 0xf1, expected 0xf1)
Info: in march test for flash (fptr=0x0, got 0xf2, expected 0xf2)
Info: in march test for flash (fptr=0x0, got 0xf3, expected 0xf3)
Info: in march test for flash (fptr=0x0, got 0xf4, expected 0xf4)
Info: in march test for flash (fptr=0x0, got 0xf5, expected 0xf5)
Info: in march test for flash (fptr=0x0, got 0xf6, expected 0xf6)
Info: in march test for flash (fptr=0x0, got 0xf7, expected 0xf7)
Info: in march test for flash (fptr=0x0, got 0xf8, expected 0xf8)
Info: in march test for flash (fptr=0x0, got 0xf9, expected 0xf9)
Info: in march test for flash (fptr=0x0, got 0xfa, expected 0xfa)
Info: in march test for flash (fptr=0x0, got 0xfb, expected 0xfb)
Info: in march test for flash (fptr=0x0, got 0xfc, expected 0xfc)
Info: in march test for flash (fptr=0x0, got 0xfd, expected 0xfd)
Info: in march test for flash (fptr=0x0, got 0xfe, expected 0xfe)
Info: in march test for flash (fptr=0x0, got 0xff, expected 0xff)
Info: in march test for flash (fptr=0x0, got 0x100, expected 0x100)
Info: in march test for flash (fptr=0x0, got 0x101, expected 0x101)
Info: in march test for flash (fptr=0x0, got 0x102, expected 0x102)
Info: starting ext mem tests
Info: in march test for extmem (fptr=0x1000000, got 0x3, expected 0x3)
Info: in march test for extmem (fptr=0x1000000, got 0x4, expected 0x4)
Info: in march test for extmem (fptr=0x1000000, got 0x5, expected 0x5)
Info: in march test for extmem (fptr=0x1000000, got 0x6, expected 0x6)
Info: in march test for extmem (fptr=0x1000000, got 0x7, expected 0x7)
Info: in march test for extmem (fptr=0x1000000, got 0x8, expected 0x8)
Info: in march test for extmem (fptr=0x1000000, got 0x9, expected 0x9)
Info: in march test for extmem (fptr=0x1000000, got 0xa, expected 0xa)
Info: in march test for extmem (fptr=0x1000000, got 0xb, expected 0xb)
Info: in march test for extmem (fptr=0x1000000, got 0xc, expected 0xc)
Info: in march test for extmem (fptr=0x1000000, got 0xd, expected 0xd)
Info: in march test for extmem (fptr=0x1000000, got 0xe, expected 0xe)
Info: in march test for extmem (fptr=0x1000000, got 0xf, expected 0xf)
Info: in march test for extmem (fptr=0x1000000, got 0x10, expected 0x10)
Info: in march test for extmem (fptr=0x1000000, got 0x11, expected 0x11)
Info: in march test for extmem (fptr=0x1000000, got 0x12, expected 0x12)
Info: in march test for extmem (fptr=0x1000000, got 0x13, expected 0x13)
Info: in march test for extmem (fptr=0x1000000, got 0x14, expected 0x14)
Info: in march test for extmem (fptr=0x1000000, got 0x15, expected 0x15)
Info: in march test for extmem (fptr=0x1000000, got 0x16, expected 0x16)
Info: in march test for extmem (fptr=0x1000000, got 0x17, expected 0x17)
Info: in march test for extmem (fptr=0x1000000, got 0x18, expected 0x18)
Info: in march test for extmem (fptr=0x1000000, got 0x19, expected 0x19)
Info: in march test for extmem (fptr=0x1000000, got 0x1a, expected 0x1a)
Info: in march test for extmem (fptr=0x1000000, got 0x1b, expected 0x1b)
Info: in march test for extmem (fptr=0x1000000, got 0x1c, expected 0x1c)
Info: in march test for extmem (fptr=0x1000000, got 0x1d, expected 0x1d)
Info: in march test for extmem (fptr=0x1000000, got 0x1e, expected 0x1e)
Info: in march test for extmem (fptr=0x1000000, got 0x1f, expected 0x1f)
Info: in march test for extmem (fptr=0x1000000, got 0x20, expected 0x20)
Info: in march test for extmem (fptr=0x1000000, got 0x21, expected 0x21)
Info: in march test for extmem (fptr=0x1000000, got 0x22, expected 0x22)
Info: in march test for extmem (fptr=0x1000000, got 0x23, expected 0x23)
Info: in march test for extmem (fptr=0x1000000, got 0x24, expected 0x24)
Info: in march test for extmem (fptr=0x1000000, got 0x25, expected 0x25)
Info: in march test for extmem (fptr=0x1000000, got 0x26, expected 0x26)
Info: in march test for extmem (fptr=0x1000000, got 0x27, expected 0x27)
Info: in march test for extmem (fptr=0x1000000, got 0x28, expected 0x28)
Info: in march test for extmem (fptr=0x1000000, got 0x29, expected 0x29)
Info: in march test for extmem (fptr=0x1000000, got 0x2a, expected 0x2a)
Info: in march test for extmem (fptr=0x1000000, got 0x2b, expected 0x2b)
Info: in march test for extmem (fptr=0x1000000, got 0x2c, expected 0x2c)
Info: in march test for extmem (fptr=0x1000000, got 0x2d, expected 0x2d)
Info: in march test for extmem (fptr=0x1000000, got 0x2e, expected 0x2e)
Info: in march test for extmem (fptr=0x1000000, got 0x2f, expected 0x2f)
Info: in march test for extmem (fptr=0x1000000, got 0x30, expected 0x30)
Info: in march test for extmem (fptr=0x1000000, got 0x31, expected 0x31)
Info: in march test for extmem (fptr=0x1000000, got 0x32, expected 0x32)
Info: in march test for extmem (fptr=0x1000000, got 0x33, expected 0x33)
Info: in march test for extmem (fptr=0x1000000, got 0x34, expected 0x34)
Info: in march test for extmem (fptr=0x1000000, got 0x35, expected 0x35)
Info: in march test for extmem (fptr=0x1000000, got 0x36, expected 0x36)
Info: in march test for extmem (fptr=0x1000000, got 0x37, expected 0x37)
Info: in march test for extmem (fptr=0x1000000, got 0x38, expected 0x38)
Info: in march test for extmem (fptr=0x1000000, got 0x39, expected 0x39)
Info: in march test for extmem (fptr=0x1000000, got 0x3a, expected 0x3a)
Info: in march test for extmem (fptr=0x1000000, got 0x3b, expected 0x3b)
Info: in march test for extmem (fptr=0x1000000, got 0x3c, expected 0x3c)
Info: in march test for extmem (fptr=0x1000000, got 0x3d, expected 0x3d)
Info: in march test for extmem (fptr=0x1000000, got 0x3e, expected 0x3e)
Info: in march test for extmem (fptr=0x1000000, got 0x3f, expected 0x3f)
Info: in march test for extmem (fptr=0x1000000, got 0x40, expected 0x40)
Info: in march test for extmem (fptr=0x1000000, got 0x41, expected 0x41)
Info: in march test for extmem (fptr=0x1000000, got 0x42, expected 0x42)
Info: in march test for extmem (fptr=0x1000000, got 0x43, expected 0x43)
Info: in march test for extmem (fptr=0x1000000, got 0x44, expected 0x44)
Info: in march test for extmem (fptr=0x1000000, got 0x45, expected 0x45)
Info: in march test for extmem (fptr=0x1000000, got 0x46, expected 0x46)
Info: in march test for extmem (fptr=0x1000000, got 0x47, expected 0x47)
Info: in march test for extmem (fptr=0x1000000, got 0x48, expected 0x48)
Info: in march test for extmem (fptr=0x1000000, got 0x49, expected 0x49)
Info: in march test for extmem (fptr=0x1000000, got 0x4a, expected 0x4a)
Info: in march test for extmem (fptr=0x1000000, got 0x4b, expected 0x4b)
Info: in march test for extmem (fptr=0x1000000, got 0x4c, expected 0x4c)
Info: in march test for extmem (fptr=0x1000000, got 0x4d, expected 0x4d)
Info: in march test for extmem (fptr=0x1000000, got 0x4e, expected 0x4e)
Info: in march test for extmem (fptr=0x1000000, got 0x4f, expected 0x4f)
Info: in march test for extmem (fptr=0x1000000, got 0x50, expected 0x50)
Info: in march test for extmem (fptr=0x1000000, got 0x51, expected 0x51)
Info: in march test for extmem (fptr=0x1000000, got 0x52, expected 0x52)
Info: in march test for extmem (fptr=0x1000000, got 0x53, expected 0x53)
Info: in march test for extmem (fptr=0x1000000, got 0x54, expected 0x54)
Info: in march test for extmem (fptr=0x1000000, got 0x55, expected 0x55)
Info: in march test for extmem (fptr=0x1000000, got 0x56, expected 0x56)
Info: in march test for extmem (fptr=0x1000000, got 0x57, expected 0x57)
Info: in march test for extmem (fptr=0x1000000, got 0x58, expected 0x58)
Info: in march test for extmem (fptr=0x1000000, got 0x59, expected 0x59)
Info: in march test for extmem (fptr=0x1000000, got 0x5a, expected 0x5a)
Info: in march test for extmem (fptr=0x1000000, got 0x5b, expected 0x5b)
Info: in march test for extmem (fptr=0x1000000, got 0x5c, expected 0x5c)
Info: in march test for extmem (fptr=0x1000000, got 0x5d, expected 0x5d)
Info: in march test for extmem (fptr=0x1000000, got 0x5e, expected 0x5e)
Info: in march test for extmem (fptr=0x1000000, got 0x5f, expected 0x5f)
Info: in march test for extmem (fptr=0x1000000, got 0x60, expected 0x60)
Info: in march test for extmem (fptr=0x1000000, got 0x61, expected 0x61)
Info: in march test for extmem (fptr=0x1000000, got 0x62, expected 0x62)
Info: in march test for extmem (fptr=0x1000000, got 0x63, expected 0x63)
Info: in march test for extmem (fptr=0x1000000, got 0x64, expected 0x64)
Info: in march test for extmem (fptr=0x1000000, got 0x65, expected 0x65)
Info: in march test for extmem (fptr=0x1000000, got 0x66, expected 0x66)
Info: in march test for extmem (fptr=0x1000000, got 0x67, expected 0x67)
Info: in march test for extmem (fptr=0x1000000, got 0x68, expected 0x68)
Info: in march test for extmem (fptr=0x1000000, got 0x69, expected 0x69)
Info: in march test for extmem (fptr=0x1000000, got 0x6a, expected 0x6a)
Info: in march test for extmem (fptr=0x1000000, got 0x6b, expected 0x6b)
Info: in march test for extmem (fptr=0x1000000, got 0x6c, expected 0x6c)
Info: in march test for extmem (fptr=0x1000000, got 0x6d, expected 0x6d)
Info: in march test for extmem (fptr=0x1000000, got 0x6e, expected 0x6e)
Info: in march test for extmem (fptr=0x1000000, got 0x6f, expected 0x6f)
Info: in march test for extmem (fptr=0x1000000, got 0x70, expected 0x70)
Info: in march test for extmem (fptr=0x1000000, got 0x71, expected 0x71)
Info: in march test for extmem (fptr=0x1000000, got 0x72, expected 0x72)
Info: in march test for extmem (fptr=0x1000000, got 0x73, expected 0x73)
Info: in march test for extmem (fptr=0x1000000, got 0x74, expected 0x74)
Info: in march test for extmem (fptr=0x1000000, got 0x75, expected 0x75)
Info: in march test for extmem (fptr=0x1000000, got 0x76, expected 0x76)
Info: in march test for extmem (fptr=0x1000000, got 0x77, expected 0x77)
Info: in march test for extmem (fptr=0x1000000, got 0x78, expected 0x78)
Info: in march test for extmem (fptr=0x1000000, got 0x79, expected 0x79)
Info: in march test for extmem (fptr=0x1000000, got 0x7a, expected 0x7a)
Info: in march test for extmem (fptr=0x1000000, got 0x7b, expected 0x7b)
Info: in march test for extmem (fptr=0x1000000, got 0x7c, expected 0x7c)
Info: in march test for extmem (fptr=0x1000000, got 0x7d, expected 0x7d)
Info: in march test for extmem (fptr=0x1000000, got 0x7e, expected 0x7e)
Info: in march test for extmem (fptr=0x1000000, got 0x7f, expected 0x7f)
Info: in march test for extmem (fptr=0x1000000, got 0x80, expected 0x80)
Info: in march test for extmem (fptr=0x1000000, got 0x81, expected 0x81)
Info: in march test for extmem (fptr=0x1000000, got 0x82, expected 0x82)
Info: in march test for extmem (fptr=0x1000000, got 0x83, expected 0x83)
Info: in march test for extmem (fptr=0x1000000, got 0x84, expected 0x84)
Info: in march test for extmem (fptr=0x1000000, got 0x85, expected 0x85)
Info: in march test for extmem (fptr=0x1000000, got 0x86, expected 0x86)
Info: in march test for extmem (fptr=0x1000000, got 0x87, expected 0x87)
Info: in march test for extmem (fptr=0x1000000, got 0x88, expected 0x88)
Info: in march test for extmem (fptr=0x1000000, got 0x89, expected 0x89)
Info: in march test for extmem (fptr=0x1000000, got 0x8a, expected 0x8a)
Info: in march test for extmem (fptr=0x1000000, got 0x8b, expected 0x8b)
Info: in march test for extmem (fptr=0x1000000, got 0x8c, expected 0x8c)
Info: in march test for extmem (fptr=0x1000000, got 0x8d, expected 0x8d)
Info: in march test for extmem (fptr=0x1000000, got 0x8e, expected 0x8e)
Info: in march test for extmem (fptr=0x1000000, got 0x8f, expected 0x8f)
Info: in march test for extmem (fptr=0x1000000, got 0x90, expected 0x90)
Info: in march test for extmem (fptr=0x1000000, got 0x91, expected 0x91)
Info: in march test for extmem (fptr=0x1000000, got 0x92, expected 0x92)
Info: in march test for extmem (fptr=0x1000000, got 0x93, expected 0x93)
Info: in march test for extmem (fptr=0x1000000, got 0x94, expected 0x94)
Info: in march test for extmem (fptr=0x1000000, got 0x95, expected 0x95)
Info: in march test for extmem (fptr=0x1000000, got 0x96, expected 0x96)
Info: in march test for extmem (fptr=0x1000000, got 0x97, expected 0x97)
Info: in march test for extmem (fptr=0x1000000, got 0x98, expected 0x98)
Info: in march test for extmem (fptr=0x1000000, got 0x99, expected 0x99)
Info: in march test for extmem (fptr=0x1000000, got 0x9a, expected 0x9a)
Info: in march test for extmem (fptr=0x1000000, got 0x9b, expected 0x9b)
Info: in march test for extmem (fptr=0x1000000, got 0x9c, expected 0x9c)
Info: in march test for extmem (fptr=0x1000000, got 0x9d, expected 0x9d)
Info: in march test for extmem (fptr=0x1000000, got 0x9e, expected 0x9e)
Info: in march test for extmem (fptr=0x1000000, got 0x9f, expected 0x9f)
Info: in march test for extmem (fptr=0x1000000, got 0xa0, expected 0xa0)
Info: in march test for extmem (fptr=0x1000000, got 0xa1, expected 0xa1)
Info: in march test for extmem (fptr=0x1000000, got 0xa2, expected 0xa2)
Info: in march test for extmem (fptr=0x1000000, got 0xa3, expected 0xa3)
Info: in march test for extmem (fptr=0x1000000, got 0xa4, expected 0xa4)
Info: in march test for extmem (fptr=0x1000000, got 0xa5, expected 0xa5)
Info: in march test for extmem (fptr=0x1000000, got 0xa6, expected 0xa6)
Info: in march test for extmem (fptr=0x1000000, got 0xa7, expected 0xa7)
Info: in march test for extmem (fptr=0x1000000, got 0xa8, expected 0xa8)
Info: in march test for extmem (fptr=0x1000000, got 0xa9, expected 0xa9)
Info: in march test for extmem (fptr=0x1000000, got 0xaa, expected 0xaa)
Info: in march test for extmem (fptr=0x1000000, got 0xab, expected 0xab)
Info: in march test for extmem (fptr=0x1000000, got 0xac, expected 0xac)
Info: in march test for extmem (fptr=0x1000000, got 0xad, expected 0xad)
Info: in march test for extmem (fptr=0x1000000, got 0xae, expected 0xae)
Info: in march test for extmem (fptr=0x1000000, got 0xaf, expected 0xaf)
Info: in march test for extmem (fptr=0x1000000, got 0xb0, expected 0xb0)
Info: in march test for extmem (fptr=0x1000000, got 0xb1, expected 0xb1)
Info: in march test for extmem (fptr=0x1000000, got 0xb2, expected 0xb2)
Info: in march test for extmem (fptr=0x1000000, got 0xb3, expected 0xb3)
Info: in march test for extmem (fptr=0x1000000, got 0xb4, expected 0xb4)
Info: in march test for extmem (fptr=0x1000000, got 0xb5, expected 0xb5)
Info: in march test for extmem (fptr=0x1000000, got 0xb6, expected 0xb6)
Info: in march test for extmem (fptr=0x1000000, got 0xb7, expected 0xb7)
Info: in march test for extmem (fptr=0x1000000, got 0xb8, expected 0xb8)
Info: in march test for extmem (fptr=0x1000000, got 0xb9, expected 0xb9)
Info: in march test for extmem (fptr=0x1000000, got 0xba, expected 0xba)
Info: in march test for extmem (fptr=0x1000000, got 0xbb, expected 0xbb)
Info: in march test for extmem (fptr=0x1000000, got 0xbc, expected 0xbc)
Info: in march test for extmem (fptr=0x1000000, got 0xbd, expected 0xbd)
Info: in march test for extmem (fptr=0x1000000, got 0xbe, expected 0xbe)
Info: in march test for extmem (fptr=0x1000000, got 0xbf, expected 0xbf)
Info: in march test for extmem (fptr=0x1000000, got 0xc0, expected 0xc0)
Info: in march test for extmem (fptr=0x1000000, got 0xc1, expected 0xc1)
Info: in march test for extmem (fptr=0x1000000, got 0xc2, expected 0xc2)
Info: in march test for extmem (fptr=0x1000000, got 0xc3, expected 0xc3)
Info: in march test for extmem (fptr=0x1000000, got 0xc4, expected 0xc4)
Info: in march test for extmem (fptr=0x1000000, got 0xc5, expected 0xc5)
Info: in march test for extmem (fptr=0x1000000, got 0xc6, expected 0xc6)
Info: in march test for extmem (fptr=0x1000000, got 0xc7, expected 0xc7)
Info: in march test for extmem (fptr=0x1000000, got 0xc8, expected 0xc8)
Info: in march test for extmem (fptr=0x1000000, got 0xc9, expected 0xc9)
Info: in march test for extmem (fptr=0x1000000, got 0xca, expected 0xca)
Info: in march test for extmem (fptr=0x1000000, got 0xcb, expected 0xcb)
Info: in march test for extmem (fptr=0x1000000, got 0xcc, expected 0xcc)
Info: in march test for extmem (fptr=0x1000000, got 0xcd, expected 0xcd)
Info: in march test for extmem (fptr=0x1000000, got 0xce, expected 0xce)
Info: in march test for extmem (fptr=0x1000000, got 0xcf, expected 0xcf)
Info: in march test for extmem (fptr=0x1000000, got 0xd0, expected 0xd0)
Info: in march test for extmem (fptr=0x1000000, got 0xd1, expected 0xd1)
Info: in march test for extmem (fptr=0x1000000, got 0xd2, expected 0xd2)
Info: in march test for extmem (fptr=0x1000000, got 0xd3, expected 0xd3)
Info: in march test for extmem (fptr=0x1000000, got 0xd4, expected 0xd4)
Info: in march test for extmem (fptr=0x1000000, got 0xd5, expected 0xd5)
Info: in march test for extmem (fptr=0x1000000, got 0xd6, expected 0xd6)
Info: in march test for extmem (fptr=0x1000000, got 0xd7, expected 0xd7)
Info: in march test for extmem (fptr=0x1000000, got 0xd8, expected 0xd8)
Info: in march test for extmem (fptr=0x1000000, got 0xd9, expected 0xd9)
Info: in march test for extmem (fptr=0x1000000, got 0xda, expected 0xda)
Info: in march test for extmem (fptr=0x1000000, got 0xdb, expected 0xdb)
Info: in march test for extmem (fptr=0x1000000, got 0xdc, expected 0xdc)
Info: in march test for extmem (fptr=0x1000000, got 0xdd, expected 0xdd)
Info: in march test for extmem (fptr=0x1000000, got 0xde, expected 0xde)
Info: in march test for extmem (fptr=0x1000000, got 0xdf, expected 0xdf)
Info: in march test for extmem (fptr=0x1000000, got 0xe0, expected 0xe0)
Info: in march test for extmem (fptr=0x1000000, got 0xe1, expected 0xe1)
Info: in march test for extmem (fptr=0x1000000, got 0xe2, expected 0xe2)
Info: in march test for extmem (fptr=0x1000000, got 0xe3, expected 0xe3)
Info: in march test for extmem (fptr=0x1000000, got 0xe4, expected 0xe4)
Info: in march test for extmem (fptr=0x1000000, got 0xe5, expected 0xe5)
Info: in march test for extmem (fptr=0x1000000, got 0xe6, expected 0xe6)
Info: in march test for extmem (fptr=0x1000000, got 0xe7, expected 0xe7)
Info: in march test for extmem (fptr=0x1000000, got 0xe8, expected 0xe8)
Info: in march test for extmem (fptr=0x1000000, got 0xe9, expected 0xe9)
Info: in march test for extmem (fptr=0x1000000, got 0xea, expected 0xea)
Info: in march test for extmem (fptr=0x1000000, got 0xeb, expected 0xeb)
Info: in march test for extmem (fptr=0x1000000, got 0xec, expected 0xec)
Info: in march test for extmem (fptr=0x1000000, got 0xed, expected 0xed)
Info: in march test for extmem (fptr=0x1000000, got 0xee, expected 0xee)
Info: in march test for extmem (fptr=0x1000000, got 0xef, expected 0xef)
Info: in march test for extmem (fptr=0x1000000, got 0xf0, expected 0xf0)
Info: in march test for extmem (fptr=0x1000000, got 0xf1, expected 0xf1)
Info: in march test for extmem (fptr=0x1000000, got 0xf2, expected 0xf2)
Info: in march test for extmem (fptr=0x1000000, got 0xf3, expected 0xf3)
Info: in march test for extmem (fptr=0x1000000, got 0xf4, expected 0xf4)
Info: in march test for extmem (fptr=0x1000000, got 0xf5, expected 0xf5)
Info: in march test for extmem (fptr=0x1000000, got 0xf6, expected 0xf6)
Info: in march test for extmem (fptr=0x1000000, got 0xf7, expected 0xf7)
Info: in march test for extmem (fptr=0x1000000, got 0xf8, expected 0xf8)
Info: in march test for extmem (fptr=0x1000000, got 0xf9, expected 0xf9)
Info: in march test for extmem (fptr=0x1000000, got 0xfa, expected 0xfa)
Info: in march test for extmem (fptr=0x1000000, got 0xfb, expected 0xfb)
Info: in march test for extmem (fptr=0x1000000, got 0xfc, expected 0xfc)
Info: in march test for extmem (fptr=0x1000000, got 0xfd, expected 0xfd)
Info: in march test for extmem (fptr=0x1000000, got 0xfe, expected 0xfe)
Info: in march test for extmem (fptr=0x1000000, got 0xff, expected 0xff)
Info: in march test for extmem (fptr=0x1000000, got 0x100, expected 0x100)
Info: in march test for extmem (fptr=0x1000000, got 0x101, expected 0x101)
Info: in march test for extmem (fptr=0x1000000, got 0x102, expected 0x102)
Info: starting int mem tests
Info: in march test for intmem (fptr=0x40064000, got 0x3, expected 0x3)
Info: in march test for intmem (fptr=0x40064000, got 0x4, expected 0x4)
Info: in march test for intmem (fptr=0x40064000, got 0x5, expected 0x5)
Info: in march test for intmem (fptr=0x40064000, got 0x6, expected 0x6)
Info: in march test for intmem (fptr=0x40064000, got 0x7, expected 0x7)
Info: in march test for intmem (fptr=0x40064000, got 0x8, expected 0x8)
Info: in march test for intmem (fptr=0x40064000, got 0x9, expected 0x9)
Info: in march test for intmem (fptr=0x40064000, got 0xa, expected 0xa)
Info: in march test for intmem (fptr=0x40064000, got 0xb, expected 0xb)
Info: in march test for intmem (fptr=0x40064000, got 0xc, expected 0xc)
Info: in march test for intmem (fptr=0x40064000, got 0xd, expected 0xd)
Info: in march test for intmem (fptr=0x40064000, got 0xe, expected 0xe)
Info: in march test for intmem (fptr=0x40064000, got 0xf, expected 0xf)
Info: in march test for intmem (fptr=0x40064000, got 0x10, expected 0x10)
Info: in march test for intmem (fptr=0x40064000, got 0x11, expected 0x11)
Info: in march test for intmem (fptr=0x40064000, got 0x12, expected 0x12)
Info: in march test for intmem (fptr=0x40064000, got 0x13, expected 0x13)
Info: in march test for intmem (fptr=0x40064000, got 0x14, expected 0x14)
Info: in march test for intmem (fptr=0x40064000, got 0x15, expected 0x15)
Info: in march test for intmem (fptr=0x40064000, got 0x16, expected 0x16)
Info: in march test for intmem (fptr=0x40064000, got 0x17, expected 0x17)
Info: in march test for intmem (fptr=0x40064000, got 0x18, expected 0x18)
Info: in march test for intmem (fptr=0x40064000, got 0x19, expected 0x19)
Info: in march test for intmem (fptr=0x40064000, got 0x1a, expected 0x1a)
Info: in march test for intmem (fptr=0x40064000, got 0x1b, expected 0x1b)
Info: in march test for intmem (fptr=0x40064000, got 0x1c, expected 0x1c)
Info: in march test for intmem (fptr=0x40064000, got 0x1d, expected 0x1d)
Info: in march test for intmem (fptr=0x40064000, got 0x1e, expected 0x1e)
Info: in march test for intmem (fptr=0x40064000, got 0x1f, expected 0x1f)
Info: in march test for intmem (fptr=0x40064000, got 0x20, expected 0x20)
Info: in march test for intmem (fptr=0x40064000, got 0x21, expected 0x21)
Info: in march test for intmem (fptr=0x40064000, got 0x22, expected 0x22)
Info: in march test for intmem (fptr=0x40064000, got 0x23, expected 0x23)
Info: in march test for intmem (fptr=0x40064000, got 0x24, expected 0x24)
Info: in march test for intmem (fptr=0x40064000, got 0x25, expected 0x25)
Info: in march test for intmem (fptr=0x40064000, got 0x26, expected 0x26)
Info: in march test for intmem (fptr=0x40064000, got 0x27, expected 0x27)
Info: in march test for intmem (fptr=0x40064000, got 0x28, expected 0x28)
Info: in march test for intmem (fptr=0x40064000, got 0x29, expected 0x29)
Info: in march test for intmem (fptr=0x40064000, got 0x2a, expected 0x2a)
Info: in march test for intmem (fptr=0x40064000, got 0x2b, expected 0x2b)
Info: in march test for intmem (fptr=0x40064000, got 0x2c, expected 0x2c)
Info: in march test for intmem (fptr=0x40064000, got 0x2d, expected 0x2d)
Info: in march test for intmem (fptr=0x40064000, got 0x2e, expected 0x2e)
Info: in march test for intmem (fptr=0x40064000, got 0x2f, expected 0x2f)
Info: in march test for intmem (fptr=0x40064000, got 0x30, expected 0x30)
Info: in march test for intmem (fptr=0x40064000, got 0x31, expected 0x31)
Info: in march test for intmem (fptr=0x40064000, got 0x32, expected 0x32)
Info: in march test for intmem (fptr=0x40064000, got 0x33, expected 0x33)
Info: in march test for intmem (fptr=0x40064000, got 0x34, expected 0x34)
Info: in march test for intmem (fptr=0x40064000, got 0x35, expected 0x35)
Info: in march test for intmem (fptr=0x40064000, got 0x36, expected 0x36)
Info: in march test for intmem (fptr=0x40064000, got 0x37, expected 0x37)
Info: in march test for intmem (fptr=0x40064000, got 0x38, expected 0x38)
Info: in march test for intmem (fptr=0x40064000, got 0x39, expected 0x39)
Info: in march test for intmem (fptr=0x40064000, got 0x3a, expected 0x3a)
Info: in march test for intmem (fptr=0x40064000, got 0x3b, expected 0x3b)
Info: in march test for intmem (fptr=0x40064000, got 0x3c, expected 0x3c)
Info: in march test for intmem (fptr=0x40064000, got 0x3d, expected 0x3d)
Info: in march test for intmem (fptr=0x40064000, got 0x3e, expected 0x3e)
Info: in march test for intmem (fptr=0x40064000, got 0x3f, expected 0x3f)
Info: in march test for intmem (fptr=0x40064000, got 0x40, expected 0x40)
Info: in march test for intmem (fptr=0x40064000, got 0x41, expected 0x41)
Info: in march test for intmem (fptr=0x40064000, got 0x42, expected 0x42)
Info: in march test for intmem (fptr=0x40064000, got 0x43, expected 0x43)
Info: in march test for intmem (fptr=0x40064000, got 0x44, expected 0x44)
Info: in march test for intmem (fptr=0x40064000, got 0x45, expected 0x45)
Info: in march test for intmem (fptr=0x40064000, got 0x46, expected 0x46)
Info: in march test for intmem (fptr=0x40064000, got 0x47, expected 0x47)
Info: in march test for intmem (fptr=0x40064000, got 0x48, expected 0x48)
Info: in march test for intmem (fptr=0x40064000, got 0x49, expected 0x49)
Info: in march test for intmem (fptr=0x40064000, got 0x4a, expected 0x4a)
Info: in march test for intmem (fptr=0x40064000, got 0x4b, expected 0x4b)
Info: in march test for intmem (fptr=0x40064000, got 0x4c, expected 0x4c)
Info: in march test for intmem (fptr=0x40064000, got 0x4d, expected 0x4d)
Info: in march test for intmem (fptr=0x40064000, got 0x4e, expected 0x4e)
Info: in march test for intmem (fptr=0x40064000, got 0x4f, expected 0x4f)
Info: in march test for intmem (fptr=0x40064000, got 0x50, expected 0x50)
Info: in march test for intmem (fptr=0x40064000, got 0x51, expected 0x51)
Info: in march test for intmem (fptr=0x40064000, got 0x52, expected 0x52)
Info: in march test for intmem (fptr=0x40064000, got 0x53, expected 0x53)
Info: in march test for intmem (fptr=0x40064000, got 0x54, expected 0x54)
Info: in march test for intmem (fptr=0x40064000, got 0x55, expected 0x55)
Info: in march test for intmem (fptr=0x40064000, got 0x56, expected 0x56)
Info: in march test for intmem (fptr=0x40064000, got 0x57, expected 0x57)
Info: in march test for intmem (fptr=0x40064000, got 0x58, expected 0x58)
Info: in march test for intmem (fptr=0x40064000, got 0x59, expected 0x59)
Info: in march test for intmem (fptr=0x40064000, got 0x5a, expected 0x5a)
Info: in march test for intmem (fptr=0x40064000, got 0x5b, expected 0x5b)
Info: in march test for intmem (fptr=0x40064000, got 0x5c, expected 0x5c)
Info: in march test for intmem (fptr=0x40064000, got 0x5d, expected 0x5d)
Info: in march test for intmem (fptr=0x40064000, got 0x5e, expected 0x5e)
Info: in march test for intmem (fptr=0x40064000, got 0x5f, expected 0x5f)
Info: in march test for intmem (fptr=0x40064000, got 0x60, expected 0x60)
Info: in march test for intmem (fptr=0x40064000, got 0x61, expected 0x61)
Info: in march test for intmem (fptr=0x40064000, got 0x62, expected 0x62)
Info: in march test for intmem (fptr=0x40064000, got 0x63, expected 0x63)
Info: in march test for intmem (fptr=0x40064000, got 0x64, expected 0x64)
Info: in march test for intmem (fptr=0x40064000, got 0x65, expected 0x65)
Info: in march test for intmem (fptr=0x40064000, got 0x66, expected 0x66)
Info: in march test for intmem (fptr=0x40064000, got 0x67, expected 0x67)
Info: in march test for intmem (fptr=0x40064000, got 0x68, expected 0x68)
Info: in march test for intmem (fptr=0x40064000, got 0x69, expected 0x69)
Info: in march test for intmem (fptr=0x40064000, got 0x6a, expected 0x6a)
Info: in march test for intmem (fptr=0x40064000, got 0x6b, expected 0x6b)
Info: in march test for intmem (fptr=0x40064000, got 0x6c, expected 0x6c)
Info: in march test for intmem (fptr=0x40064000, got 0x6d, expected 0x6d)
Info: in march test for intmem (fptr=0x40064000, got 0x6e, expected 0x6e)
Info: in march test for intmem (fptr=0x40064000, got 0x6f, expected 0x6f)
Info: in march test for intmem (fptr=0x40064000, got 0x70, expected 0x70)
Info: in march test for intmem (fptr=0x40064000, got 0x71, expected 0x71)
Info: in march test for intmem (fptr=0x40064000, got 0x72, expected 0x72)
Info: in march test for intmem (fptr=0x40064000, got 0x73, expected 0x73)
Info: in march test for intmem (fptr=0x40064000, got 0x74, expected 0x74)
Info: in march test for intmem (fptr=0x40064000, got 0x75, expected 0x75)
Info: in march test for intmem (fptr=0x40064000, got 0x76, expected 0x76)
Info: in march test for intmem (fptr=0x40064000, got 0x77, expected 0x77)
Info: in march test for intmem (fptr=0x40064000, got 0x78, expected 0x78)
Info: in march test for intmem (fptr=0x40064000, got 0x79, expected 0x79)
Info: in march test for intmem (fptr=0x40064000, got 0x7a, expected 0x7a)
Info: in march test for intmem (fptr=0x40064000, got 0x7b, expected 0x7b)
Info: in march test for intmem (fptr=0x40064000, got 0x7c, expected 0x7c)
Info: in march test for intmem (fptr=0x40064000, got 0x7d, expected 0x7d)
Info: in march test for intmem (fptr=0x40064000, got 0x7e, expected 0x7e)
Info: in march test for intmem (fptr=0x40064000, got 0x7f, expected 0x7f)
Info: in march test for intmem (fptr=0x40064000, got 0x80, expected 0x80)
Info: in march test for intmem (fptr=0x40064000, got 0x81, expected 0x81)
Info: in march test for intmem (fptr=0x40064000, got 0x82, expected 0x82)
Info: in march test for intmem (fptr=0x40064000, got 0x83, expected 0x83)
Info: in march test for intmem (fptr=0x40064000, got 0x84, expected 0x84)
Info: in march test for intmem (fptr=0x40064000, got 0x85, expected 0x85)
Info: in march test for intmem (fptr=0x40064000, got 0x86, expected 0x86)
Info: in march test for intmem (fptr=0x40064000, got 0x87, expected 0x87)
Info: in march test for intmem (fptr=0x40064000, got 0x88, expected 0x88)
Info: in march test for intmem (fptr=0x40064000, got 0x89, expected 0x89)
Info: in march test for intmem (fptr=0x40064000, got 0x8a, expected 0x8a)
Info: in march test for intmem (fptr=0x40064000, got 0x8b, expected 0x8b)
Info: in march test for intmem (fptr=0x40064000, got 0x8c, expected 0x8c)
Info: in march test for intmem (fptr=0x40064000, got 0x8d, expected 0x8d)
Info: in march test for intmem (fptr=0x40064000, got 0x8e, expected 0x8e)
Info: in march test for intmem (fptr=0x40064000, got 0x8f, expected 0x8f)
Info: in march test for intmem (fptr=0x40064000, got 0x90, expected 0x90)
Info: in march test for intmem (fptr=0x40064000, got 0x91, expected 0x91)
Info: in march test for intmem (fptr=0x40064000, got 0x92, expected 0x92)
Info: in march test for intmem (fptr=0x40064000, got 0x93, expected 0x93)
Info: in march test for intmem (fptr=0x40064000, got 0x94, expected 0x94)
Info: in march test for intmem (fptr=0x40064000, got 0x95, expected 0x95)
Info: in march test for intmem (fptr=0x40064000, got 0x96, expected 0x96)
Info: in march test for intmem (fptr=0x40064000, got 0x97, expected 0x97)
Info: in march test for intmem (fptr=0x40064000, got 0x98, expected 0x98)
Info: in march test for intmem (fptr=0x40064000, got 0x99, expected 0x99)
Info: in march test for intmem (fptr=0x40064000, got 0x9a, expected 0x9a)
Info: in march test for intmem (fptr=0x40064000, got 0x9b, expected 0x9b)
Info: in march test for intmem (fptr=0x40064000, got 0x9c, expected 0x9c)
Info: in march test for intmem (fptr=0x40064000, got 0x9d, expected 0x9d)
Info: in march test for intmem (fptr=0x40064000, got 0x9e, expected 0x9e)
Info: in march test for intmem (fptr=0x40064000, got 0x9f, expected 0x9f)
Info: in march test for intmem (fptr=0x40064000, got 0xa0, expected 0xa0)
Info: in march test for intmem (fptr=0x40064000, got 0xa1, expected 0xa1)
Info: in march test for intmem (fptr=0x40064000, got 0xa2, expected 0xa2)
Info: in march test for intmem (fptr=0x40064000, got 0xa3, expected 0xa3)
Info: in march test for intmem (fptr=0x40064000, got 0xa4, expected 0xa4)
Info: in march test for intmem (fptr=0x40064000, got 0xa5, expected 0xa5)
Info: in march test for intmem (fptr=0x40064000, got 0xa6, expected 0xa6)
Info: in march test for intmem (fptr=0x40064000, got 0xa7, expected 0xa7)
Info: in march test for intmem (fptr=0x40064000, got 0xa8, expected 0xa8)
Info: in march test for intmem (fptr=0x40064000, got 0xa9, expected 0xa9)
Info: in march test for intmem (fptr=0x40064000, got 0xaa, expected 0xaa)
Info: in march test for intmem (fptr=0x40064000, got 0xab, expected 0xab)
Info: in march test for intmem (fptr=0x40064000, got 0xac, expected 0xac)
Info: in march test for intmem (fptr=0x40064000, got 0xad, expected 0xad)
Info: in march test for intmem (fptr=0x40064000, got 0xae, expected 0xae)
Info: in march test for intmem (fptr=0x40064000, got 0xaf, expected 0xaf)
Info: in march test for intmem (fptr=0x40064000, got 0xb0, expected 0xb0)
Info: in march test for intmem (fptr=0x40064000, got 0xb1, expected 0xb1)
Info: in march test for intmem (fptr=0x40064000, got 0xb2, expected 0xb2)
Info: in march test for intmem (fptr=0x40064000, got 0xb3, expected 0xb3)
Info: in march test for intmem (fptr=0x40064000, got 0xb4, expected 0xb4)
Info: in march test for intmem (fptr=0x40064000, got 0xb5, expected 0xb5)
Info: in march test for intmem (fptr=0x40064000, got 0xb6, expected 0xb6)
Info: in march test for intmem (fptr=0x40064000, got 0xb7, expected 0xb7)
Info: in march test for intmem (fptr=0x40064000, got 0xb8, expected 0xb8)
Info: in march test for intmem (fptr=0x40064000, got 0xb9, expected 0xb9)
Info: in march test for intmem (fptr=0x40064000, got 0xba, expected 0xba)
Info: in march test for intmem (fptr=0x40064000, got 0xbb, expected 0xbb)
Info: in march test for intmem (fptr=0x40064000, got 0xbc, expected 0xbc)
Info: in march test for intmem (fptr=0x40064000, got 0xbd, expected 0xbd)
Info: in march test for intmem (fptr=0x40064000, got 0xbe, expected 0xbe)
Info: in march test for intmem (fptr=0x40064000, got 0xbf, expected 0xbf)
Info: in march test for intmem (fptr=0x40064000, got 0xc0, expected 0xc0)
Info: in march test for intmem (fptr=0x40064000, got 0xc1, expected 0xc1)
Info: in march test for intmem (fptr=0x40064000, got 0xc2, expected 0xc2)
Info: in march test for intmem (fptr=0x40064000, got 0xc3, expected 0xc3)
Info: in march test for intmem (fptr=0x40064000, got 0xc4, expected 0xc4)
Info: in march test for intmem (fptr=0x40064000, got 0xc5, expected 0xc5)
Info: in march test for intmem (fptr=0x40064000, got 0xc6, expected 0xc6)
Info: in march test for intmem (fptr=0x40064000, got 0xc7, expected 0xc7)
Info: in march test for intmem (fptr=0x40064000, got 0xc8, expected 0xc8)
Info: in march test for intmem (fptr=0x40064000, got 0xc9, expected 0xc9)
Info: in march test for intmem (fptr=0x40064000, got 0xca, expected 0xca)
Info: in march test for intmem (fptr=0x40064000, got 0xcb, expected 0xcb)
Info: in march test for intmem (fptr=0x40064000, got 0xcc, expected 0xcc)
Info: in march test for intmem (fptr=0x40064000, got 0xcd, expected 0xcd)
Info: in march test for intmem (fptr=0x40064000, got 0xce, expected 0xce)
Info: in march test for intmem (fptr=0x40064000, got 0xcf, expected 0xcf)
Info: in march test for intmem (fptr=0x40064000, got 0xd0, expected 0xd0)
Info: in march test for intmem (fptr=0x40064000, got 0xd1, expected 0xd1)
Info: in march test for intmem (fptr=0x40064000, got 0xd2, expected 0xd2)
Info: in march test for intmem (fptr=0x40064000, got 0xd3, expected 0xd3)
Info: in march test for intmem (fptr=0x40064000, got 0xd4, expected 0xd4)
Info: in march test for intmem (fptr=0x40064000, got 0xd5, expected 0xd5)
Info: in march test for intmem (fptr=0x40064000, got 0xd6, expected 0xd6)
Info: in march test for intmem (fptr=0x40064000, got 0xd7, expected 0xd7)
Info: in march test for intmem (fptr=0x40064000, got 0xd8, expected 0xd8)
Info: in march test for intmem (fptr=0x40064000, got 0xd9, expected 0xd9)
Info: in march test for intmem (fptr=0x40064000, got 0xda, expected 0xda)
Info: in march test for intmem (fptr=0x40064000, got 0xdb, expected 0xdb)
Info: in march test for intmem (fptr=0x40064000, got 0xdc, expected 0xdc)
Info: in march test for intmem (fptr=0x40064000, got 0xdd, expected 0xdd)
Info: in march test for intmem (fptr=0x40064000, got 0xde, expected 0xde)
Info: in march test for intmem (fptr=0x40064000, got 0xdf, expected 0xdf)
Info: in march test for intmem (fptr=0x40064000, got 0xe0, expected 0xe0)
Info: in march test for intmem (fptr=0x40064000, got 0xe1, expected 0xe1)
Info: in march test for intmem (fptr=0x40064000, got 0xe2, expected 0xe2)
Info: in march test for intmem (fptr=0x40064000, got 0xe3, expected 0xe3)
Info: in march test for intmem (fptr=0x40064000, got 0xe4, expected 0xe4)
Info: in march test for intmem (fptr=0x40064000, got 0xe5, expected 0xe5)
Info: in march test for intmem (fptr=0x40064000, got 0xe6, expected 0xe6)
Info: in march test for intmem (fptr=0x40064000, got 0xe7, expected 0xe7)
Info: in march test for intmem (fptr=0x40064000, got 0xe8, expected 0xe8)
Info: in march test for intmem (fptr=0x40064000, got 0xe9, expected 0xe9)
Info: in march test for intmem (fptr=0x40064000, got 0xea, expected 0xea)
Info: in march test for intmem (fptr=0x40064000, got 0xeb, expected 0xeb)
Info: in march test for intmem (fptr=0x40064000, got 0xec, expected 0xec)
Info: in march test for intmem (fptr=0x40064000, got 0xed, expected 0xed)
Info: in march test for intmem (fptr=0x40064000, got 0xee, expected 0xee)
Info: in march test for intmem (fptr=0x40064000, got 0xef, expected 0xef)
Info: in march test for intmem (fptr=0x40064000, got 0xf0, expected 0xf0)
Info: in march test for intmem (fptr=0x40064000, got 0xf1, expected 0xf1)
Info: in march test for intmem (fptr=0x40064000, got 0xf2, expected 0xf2)
Info: in march test for intmem (fptr=0x40064000, got 0xf3, expected 0xf3)
Info: in march test for intmem (fptr=0x40064000, got 0xf4, expected 0xf4)
Info: in march test for intmem (fptr=0x40064000, got 0xf5, expected 0xf5)
Info: in march test for intmem (fptr=0x40064000, got 0xf6, expected 0xf6)
Info: in march test for intmem (fptr=0x40064000, got 0xf7, expected 0xf7)
Info: in march test for intmem (fptr=0x40064000, got 0xf8, expected 0xf8)
Info: in march test for intmem (fptr=0x40064000, got 0xf9, expected 0xf9)
Info: in march test for intmem (fptr=0x40064000, got 0xfa, expected 0xfa)
Info: in march test for intmem (fptr=0x40064000, got 0xfb, expected 0xfb)
Info: in march test for intmem (fptr=0x40064000, got 0xfc, expected 0xfc)
Info: in march test for intmem (fptr=0x40064000, got 0xfd, expected 0xfd)
Info: in march test for intmem (fptr=0x40064000, got 0xfe, expected 0xfe)
Info: in march test for intmem (fptr=0x40064000, got 0xff, expected 0xff)
Info: in march test for intmem (fptr=0x40064000, got 0x100, expected 0x100)
Info: in march test for intmem (fptr=0x40064000, got 0x101, expected 0x101)
Info: in march test for intmem (fptr=0x40064000, got 0x102, expected 0x102)
Info: starting cp mem tests
Info: in march test for cp (fptr=0xfff00098, got 0x3, expected 0x3)
Info: in march test for cp (fptr=0xfff00098, got 0x4, expected 0x4)
Info: in march test for cp (fptr=0xfff00098, got 0x5, expected 0x5)
Info: in march test for cp (fptr=0xfff00098, got 0x6, expected 0x6)
Info: in march test for cp (fptr=0xfff00098, got 0x7, expected 0x7)
Info: in march test for cp (fptr=0xfff00098, got 0x8, expected 0x8)
Info: in march test for cp (fptr=0xfff00098, got 0x9, expected 0x9)
Info: in march test for cp (fptr=0xfff00098, got 0xa, expected 0xa)
Info: in march test for cp (fptr=0xfff00098, got 0xb, expected 0xb)
Info: in march test for cp (fptr=0xfff00098, got 0xc, expected 0xc)
Info: in march test for cp (fptr=0xfff00098, got 0xd, expected 0xd)
Info: in march test for cp (fptr=0xfff00098, got 0xe, expected 0xe)
Info: in march test for cp (fptr=0xfff00098, got 0xf, expected 0xf)
Info: in march test for cp (fptr=0xfff00098, got 0x10, expected 0x10)
Info: in march test for cp (fptr=0xfff00098, got 0x11, expected 0x11)
Info: in march test for cp (fptr=0xfff00098, got 0x12, expected 0x12)
Info: in march test for cp (fptr=0xfff00098, got 0x13, expected 0x13)
Info: in march test for cp (fptr=0xfff00098, got 0x14, expected 0x14)
Info: in march test for cp (fptr=0xfff00098, got 0x15, expected 0x15)
Info: in march test for cp (fptr=0xfff00098, got 0x16, expected 0x16)
Info: in march test for cp (fptr=0xfff00098, got 0x17, expected 0x17)
Info: in march test for cp (fptr=0xfff00098, got 0x18, expected 0x18)
Info: in march test for cp (fptr=0xfff00098, got 0x19, expected 0x19)
Info: in march test for cp (fptr=0xfff00098, got 0x1a, expected 0x1a)
Info: in march test for cp (fptr=0xfff00098, got 0x1b, expected 0x1b)
Info: in march test for cp (fptr=0xfff00098, got 0x1c, expected 0x1c)
Info: in march test for cp (fptr=0xfff00098, got 0x1d, expected 0x1d)
Info: in march test for cp (fptr=0xfff00098, got 0x1e, expected 0x1e)
Info: in march test for cp (fptr=0xfff00098, got 0x1f, expected 0x1f)
Info: in march test for cp (fptr=0xfff00098, got 0x20, expected 0x20)
Info: in march test for cp (fptr=0xfff00098, got 0x21, expected 0x21)
Info: in march test for cp (fptr=0xfff00098, got 0x22, expected 0x22)
Info: in march test for cp (fptr=0xfff00098, got 0x23, expected 0x23)
Info: in march test for cp (fptr=0xfff00098, got 0x24, expected 0x24)
Info: in march test for cp (fptr=0xfff00098, got 0x25, expected 0x25)
Info: in march test for cp (fptr=0xfff00098, got 0x26, expected 0x26)
Info: in march test for cp (fptr=0xfff00098, got 0x27, expected 0x27)
Info: in march test for cp (fptr=0xfff00098, got 0x28, expected 0x28)
Info: in march test for cp (fptr=0xfff00098, got 0x29, expected 0x29)
Info: in march test for cp (fptr=0xfff00098, got 0x2a, expected 0x2a)
Info: in march test for cp (fptr=0xfff00098, got 0x2b, expected 0x2b)
Info: in march test for cp (fptr=0xfff00098, got 0x2c, expected 0x2c)
Info: in march test for cp (fptr=0xfff00098, got 0x2d, expected 0x2d)
Info: in march test for cp (fptr=0xfff00098, got 0x2e, expected 0x2e)
Info: in march test for cp (fptr=0xfff00098, got 0x2f, expected 0x2f)
Info: in march test for cp (fptr=0xfff00098, got 0x30, expected 0x30)
Info: in march test for cp (fptr=0xfff00098, got 0x31, expected 0x31)
Info: in march test for cp (fptr=0xfff00098, got 0x32, expected 0x32)
Info: in march test for cp (fptr=0xfff00098, got 0x33, expected 0x33)
Info: in march test for cp (fptr=0xfff00098, got 0x34, expected 0x34)
Info: in march test for cp (fptr=0xfff00098, got 0x35, expected 0x35)
Info: in march test for cp (fptr=0xfff00098, got 0x36, expected 0x36)
Info: in march test for cp (fptr=0xfff00098, got 0x37, expected 0x37)
Info: in march test for cp (fptr=0xfff00098, got 0x38, expected 0x38)
Info: in march test for cp (fptr=0xfff00098, got 0x39, expected 0x39)
Info: in march test for cp (fptr=0xfff00098, got 0x3a, expected 0x3a)
Info: in march test for cp (fptr=0xfff00098, got 0x3b, expected 0x3b)
Info: in march test for cp (fptr=0xfff00098, got 0x3c, expected 0x3c)
Info: in march test for cp (fptr=0xfff00098, got 0x3d, expected 0x3d)
Info: in march test for cp (fptr=0xfff00098, got 0x3e, expected 0x3e)
Info: in march test for cp (fptr=0xfff00098, got 0x3f, expected 0x3f)
Info: in march test for cp (fptr=0xfff00098, got 0x40, expected 0x40)
Info: in march test for cp (fptr=0xfff00098, got 0x41, expected 0x41)
Info: in march test for cp (fptr=0xfff00098, got 0x42, expected 0x42)
Info: in march test for cp (fptr=0xfff00098, got 0x43, expected 0x43)
Info: in march test for cp (fptr=0xfff00098, got 0x44, expected 0x44)
Info: in march test for cp (fptr=0xfff00098, got 0x45, expected 0x45)
Info: in march test for cp (fptr=0xfff00098, got 0x46, expected 0x46)
Info: in march test for cp (fptr=0xfff00098, got 0x47, expected 0x47)
Info: in march test for cp (fptr=0xfff00098, got 0x48, expected 0x48)
Info: in march test for cp (fptr=0xfff00098, got 0x49, expected 0x49)
Info: in march test for cp (fptr=0xfff00098, got 0x4a, expected 0x4a)
Info: in march test for cp (fptr=0xfff00098, got 0x4b, expected 0x4b)
Info: in march test for cp (fptr=0xfff00098, got 0x4c, expected 0x4c)
Info: in march test for cp (fptr=0xfff00098, got 0x4d, expected 0x4d)
Info: in march test for cp (fptr=0xfff00098, got 0x4e, expected 0x4e)
Info: in march test for cp (fptr=0xfff00098, got 0x4f, expected 0x4f)
Info: in march test for cp (fptr=0xfff00098, got 0x50, expected 0x50)
Info: in march test for cp (fptr=0xfff00098, got 0x51, expected 0x51)
Info: in march test for cp (fptr=0xfff00098, got 0x52, expected 0x52)
Info: in march test for cp (fptr=0xfff00098, got 0x53, expected 0x53)
Info: in march test for cp (fptr=0xfff00098, got 0x54, expected 0x54)
Info: in march test for cp (fptr=0xfff00098, got 0x55, expected 0x55)
Info: in march test for cp (fptr=0xfff00098, got 0x56, expected 0x56)
Info: in march test for cp (fptr=0xfff00098, got 0x57, expected 0x57)
Info: in march test for cp (fptr=0xfff00098, got 0x58, expected 0x58)
Info: in march test for cp (fptr=0xfff00098, got 0x59, expected 0x59)
Info: in march test for cp (fptr=0xfff00098, got 0x5a, expected 0x5a)
Info: in march test for cp (fptr=0xfff00098, got 0x5b, expected 0x5b)
Info: in march test for cp (fptr=0xfff00098, got 0x5c, expected 0x5c)
Info: in march test for cp (fptr=0xfff00098, got 0x5d, expected 0x5d)
Info: in march test for cp (fptr=0xfff00098, got 0x5e, expected 0x5e)
Info: in march test for cp (fptr=0xfff00098, got 0x5f, expected 0x5f)
Info: in march test for cp (fptr=0xfff00098, got 0x60, expected 0x60)
Info: in march test for cp (fptr=0xfff00098, got 0x61, expected 0x61)
Info: in march test for cp (fptr=0xfff00098, got 0x62, expected 0x62)
Info: in march test for cp (fptr=0xfff00098, got 0x63, expected 0x63)
Info: in march test for cp (fptr=0xfff00098, got 0x64, expected 0x64)
Info: in march test for cp (fptr=0xfff00098, got 0x65, expected 0x65)
Info: in march test for cp (fptr=0xfff00098, got 0x66, expected 0x66)
Info: in march test for cp (fptr=0xfff00098, got 0x67, expected 0x67)
Info: in march test for cp (fptr=0xfff00098, got 0x68, expected 0x68)
Info: in march test for cp (fptr=0xfff00098, got 0x69, expected 0x69)
Info: in march test for cp (fptr=0xfff00098, got 0x6a, expected 0x6a)
Info: in march test for cp (fptr=0xfff00098, got 0x6b, expected 0x6b)
Info: in march test for cp (fptr=0xfff00098, got 0x6c, expected 0x6c)
Info: in march test for cp (fptr=0xfff00098, got 0x6d, expected 0x6d)
Info: in march test for cp (fptr=0xfff00098, got 0x6e, expected 0x6e)
Info: in march test for cp (fptr=0xfff00098, got 0x6f, expected 0x6f)
Info: in march test for cp (fptr=0xfff00098, got 0x70, expected 0x70)
Info: in march test for cp (fptr=0xfff00098, got 0x71, expected 0x71)
Info: in march test for cp (fptr=0xfff00098, got 0x72, expected 0x72)
Info: in march test for cp (fptr=0xfff00098, got 0x73, expected 0x73)
Info: in march test for cp (fptr=0xfff00098, got 0x74, expected 0x74)
Info: in march test for cp (fptr=0xfff00098, got 0x75, expected 0x75)
Info: in march test for cp (fptr=0xfff00098, got 0x76, expected 0x76)
Info: in march test for cp (fptr=0xfff00098, got 0x77, expected 0x77)
Info: in march test for cp (fptr=0xfff00098, got 0x78, expected 0x78)
Info: in march test for cp (fptr=0xfff00098, got 0x79, expected 0x79)
Info: in march test for cp (fptr=0xfff00098, got 0x7a, expected 0x7a)
Info: in march test for cp (fptr=0xfff00098, got 0x7b, expected 0x7b)
Info: in march test for cp (fptr=0xfff00098, got 0x7c, expected 0x7c)
Info: in march test for cp (fptr=0xfff00098, got 0x7d, expected 0x7d)
Info: in march test for cp (fptr=0xfff00098, got 0x7e, expected 0x7e)
Info: in march test for cp (fptr=0xfff00098, got 0x7f, expected 0x7f)
Info: in march test for cp (fptr=0xfff00098, got 0x80, expected 0x80)
Info: in march test for cp (fptr=0xfff00098, got 0x81, expected 0x81)
Info: in march test for cp (fptr=0xfff00098, got 0x82, expected 0x82)
Info: in march test for cp (fptr=0xfff00098, got 0x83, expected 0x83)
Info: in march test for cp (fptr=0xfff00098, got 0x84, expected 0x84)
Info: in march test for cp (fptr=0xfff00098, got 0x85, expected 0x85)
Info: in march test for cp (fptr=0xfff00098, got 0x86, expected 0x86)
Info: in march test for cp (fptr=0xfff00098, got 0x87, expected 0x87)
Info: in march test for cp (fptr=0xfff00098, got 0x88, expected 0x88)
Info: in march test for cp (fptr=0xfff00098, got 0x89, expected 0x89)
Info: in march test for cp (fptr=0xfff00098, got 0x8a, expected 0x8a)
Info: in march test for cp (fptr=0xfff00098, got 0x8b, expected 0x8b)
Info: in march test for cp (fptr=0xfff00098, got 0x8c, expected 0x8c)
Info: in march test for cp (fptr=0xfff00098, got 0x8d, expected 0x8d)
Info: in march test for cp (fptr=0xfff00098, got 0x8e, expected 0x8e)
Info: in march test for cp (fptr=0xfff00098, got 0x8f, expected 0x8f)
Info: in march test for cp (fptr=0xfff00098, got 0x90, expected 0x90)
Info: in march test for cp (fptr=0xfff00098, got 0x91, expected 0x91)
Info: in march test for cp (fptr=0xfff00098, got 0x92, expected 0x92)
Info: in march test for cp (fptr=0xfff00098, got 0x93, expected 0x93)
Info: in march test for cp (fptr=0xfff00098, got 0x94, expected 0x94)
Info: in march test for cp (fptr=0xfff00098, got 0x95, expected 0x95)
Info: in march test for cp (fptr=0xfff00098, got 0x96, expected 0x96)
Info: in march test for cp (fptr=0xfff00098, got 0x97, expected 0x97)
Info: in march test for cp (fptr=0xfff00098, got 0x98, expected 0x98)
Info: in march test for cp (fptr=0xfff00098, got 0x99, expected 0x99)
Info: in march test for cp (fptr=0xfff00098, got 0x9a, expected 0x9a)
Info: in march test for cp (fptr=0xfff00098, got 0x9b, expected 0x9b)
Info: in march test for cp (fptr=0xfff00098, got 0x9c, expected 0x9c)
Info: in march test for cp (fptr=0xfff00098, got 0x9d, expected 0x9d)
Info: in march test for cp (fptr=0xfff00098, got 0x9e, expected 0x9e)
Info: in march test for cp (fptr=0xfff00098, got 0x9f, expected 0x9f)
Info: in march test for cp (fptr=0xfff00098, got 0xa0, expected 0xa0)
Info: in march test for cp (fptr=0xfff00098, got 0xa1, expected 0xa1)
Info: in march test for cp (fptr=0xfff00098, got 0xa2, expected 0xa2)
Info: in march test for cp (fptr=0xfff00098, got 0xa3, expected 0xa3)
Info: in march test for cp (fptr=0xfff00098, got 0xa4, expected 0xa4)
Info: in march test for cp (fptr=0xfff00098, got 0xa5, expected 0xa5)
Info: in march test for cp (fptr=0xfff00098, got 0xa6, expected 0xa6)
Info: in march test for cp (fptr=0xfff00098, got 0xa7, expected 0xa7)
Info: in march test for cp (fptr=0xfff00098, got 0xa8, expected 0xa8)
Info: in march test for cp (fptr=0xfff00098, got 0xa9, expected 0xa9)
Info: in march test for cp (fptr=0xfff00098, got 0xaa, expected 0xaa)
Info: in march test for cp (fptr=0xfff00098, got 0xab, expected 0xab)
Info: in march test for cp (fptr=0xfff00098, got 0xac, expected 0xac)
Info: in march test for cp (fptr=0xfff00098, got 0xad, expected 0xad)
Info: in march test for cp (fptr=0xfff00098, got 0xae, expected 0xae)
Info: in march test for cp (fptr=0xfff00098, got 0xaf, expected 0xaf)
Info: in march test for cp (fptr=0xfff00098, got 0xb0, expected 0xb0)
Info: in march test for cp (fptr=0xfff00098, got 0xb1, expected 0xb1)
Info: in march test for cp (fptr=0xfff00098, got 0xb2, expected 0xb2)
Info: in march test for cp (fptr=0xfff00098, got 0xb3, expected 0xb3)
Info: in march test for cp (fptr=0xfff00098, got 0xb4, expected 0xb4)
Info: in march test for cp (fptr=0xfff00098, got 0xb5, expected 0xb5)
Info: in march test for cp (fptr=0xfff00098, got 0xb6, expected 0xb6)
Info: in march test for cp (fptr=0xfff00098, got 0xb7, expected 0xb7)
Info: in march test for cp (fptr=0xfff00098, got 0xb8, expected 0xb8)
Info: in march test for cp (fptr=0xfff00098, got 0xb9, expected 0xb9)
Info: in march test for cp (fptr=0xfff00098, got 0xba, expected 0xba)
Info: in march test for cp (fptr=0xfff00098, got 0xbb, expected 0xbb)
Info: in march test for cp (fptr=0xfff00098, got 0xbc, expected 0xbc)
Info: in march test for cp (fptr=0xfff00098, got 0xbd, expected 0xbd)
Info: in march test for cp (fptr=0xfff00098, got 0xbe, expected 0xbe)
Info: in march test for cp (fptr=0xfff00098, got 0xbf, expected 0xbf)
Info: in march test for cp (fptr=0xfff00098, got 0xc0, expected 0xc0)
Info: in march test for cp (fptr=0xfff00098, got 0xc1, expected 0xc1)
Info: in march test for cp (fptr=0xfff00098, got 0xc2, expected 0xc2)
Info: in march test for cp (fptr=0xfff00098, got 0xc3, expected 0xc3)
Info: in march test for cp (fptr=0xfff00098, got 0xc4, expected 0xc4)
Info: in march test for cp (fptr=0xfff00098, got 0xc5, expected 0xc5)
Info: in march test for cp (fptr=0xfff00098, got 0xc6, expected 0xc6)
Info: in march test for cp (fptr=0xfff00098, got 0xc7, expected 0xc7)
Info: in march test for cp (fptr=0xfff00098, got 0xc8, expected 0xc8)
Info: in march test for cp (fptr=0xfff00098, got 0xc9, expected 0xc9)
Info: in march test for cp (fptr=0xfff00098, got 0xca, expected 0xca)
Info: in march test for cp (fptr=0xfff00098, got 0xcb, expected 0xcb)
Info: in march test for cp (fptr=0xfff00098, got 0xcc, expected 0xcc)
Info: in march test for cp (fptr=0xfff00098, got 0xcd, expected 0xcd)
Info: in march test for cp (fptr=0xfff00098, got 0xce, expected 0xce)
Info: in march test for cp (fptr=0xfff00098, got 0xcf, expected 0xcf)
Info: in march test for cp (fptr=0xfff00098, got 0xd0, expected 0xd0)
Info: in march test for cp (fptr=0xfff00098, got 0xd1, expected 0xd1)
Info: in march test for cp (fptr=0xfff00098, got 0xd2, expected 0xd2)
Info: in march test for cp (fptr=0xfff00098, got 0xd3, expected 0xd3)
Info: in march test for cp (fptr=0xfff00098, got 0xd4, expected 0xd4)
Info: in march test for cp (fptr=0xfff00098, got 0xd5, expected 0xd5)
Info: in march test for cp (fptr=0xfff00098, got 0xd6, expected 0xd6)
Info: in march test for cp (fptr=0xfff00098, got 0xd7, expected 0xd7)
Info: in march test for cp (fptr=0xfff00098, got 0xd8, expected 0xd8)
Info: in march test for cp (fptr=0xfff00098, got 0xd9, expected 0xd9)
Info: in march test for cp (fptr=0xfff00098, got 0xda, expected 0xda)
Info: in march test for cp (fptr=0xfff00098, got 0xdb, expected 0xdb)
Info: in march test for cp (fptr=0xfff00098, got 0xdc, expected 0xdc)
Info: in march test for cp (fptr=0xfff00098, got 0xdd, expected 0xdd)
Info: in march test for cp (fptr=0xfff00098, got 0xde, expected 0xde)
Info: in march test for cp (fptr=0xfff00098, got 0xdf, expected 0xdf)
Info: in march test for cp (fptr=0xfff00098, got 0xe0, expected 0xe0)
Info: in march test for cp (fptr=0xfff00098, got 0xe1, expected 0xe1)
Info: in march test for cp (fptr=0xfff00098, got 0xe2, expected 0xe2)
Info: in march test for cp (fptr=0xfff00098, got 0xe3, expected 0xe3)
Info: in march test for cp (fptr=0xfff00098, got 0xe4, expected 0xe4)
Info: in march test for cp (fptr=0xfff00098, got 0xe5, expected 0xe5)
Info: in march test for cp (fptr=0xfff00098, got 0xe6, expected 0xe6)
Info: in march test for cp (fptr=0xfff00098, got 0xe7, expected 0xe7)
Info: in march test for cp (fptr=0xfff00098, got 0xe8, expected 0xe8)
Info: in march test for cp (fptr=0xfff00098, got 0xe9, expected 0xe9)
Info: in march test for cp (fptr=0xfff00098, got 0xea, expected 0xea)
Info: in march test for cp (fptr=0xfff00098, got 0xeb, expected 0xeb)
Info: in march test for cp (fptr=0xfff00098, got 0xec, expected 0xec)
Info: in march test for cp (fptr=0xfff00098, got 0xed, expected 0xed)
Info: in march test for cp (fptr=0xfff00098, got 0xee, expected 0xee)
Info: in march test for cp (fptr=0xfff00098, got 0xef, expected 0xef)
Info: in march test for cp (fptr=0xfff00098, got 0xf0, expected 0xf0)
Info: in march test for cp (fptr=0xfff00098, got 0xf1, expected 0xf1)
Info: in march test for cp (fptr=0xfff00098, got 0xf2, expected 0xf2)
Info: in march test for cp (fptr=0xfff00098, got 0xf3, expected 0xf3)
Info: in march test for cp (fptr=0xfff00098, got 0xf4, expected 0xf4)
Info: in march test for cp (fptr=0xfff00098, got 0xf5, expected 0xf5)
Info: in march test for cp (fptr=0xfff00098, got 0xf6, expected 0xf6)
Info: in march test for cp (fptr=0xfff00098, got 0xf7, expected 0xf7)
Info: in march test for cp (fptr=0xfff00098, got 0xf8, expected 0xf8)
Info: in march test for cp (fptr=0xfff00098, got 0xf9, expected 0xf9)
Info: in march test for cp (fptr=0xfff00098, got 0xfa, expected 0xfa)
Info: in march test for cp (fptr=0xfff00098, got 0xfb, expected 0xfb)
Info: in march test for cp (fptr=0xfff00098, got 0xfc, expected 0xfc)
Info: in march test for cp (fptr=0xfff00098, got 0xfd, expected 0xfd)
Info: in march test for cp (fptr=0xfff00098, got 0xfe, expected 0xfe)
Info: in march test for cp (fptr=0xfff00098, got 0xff, expected 0xff)
Info: in march test for cp (fptr=0xfff00098, got 0x100, expected 0x100)
Info: in march test for cp (fptr=0xfff00098, got 0x101, expected 0x101)
Info: in march test for cp (fptr=0xfff00098, got 0x102, expected 0x102)
Info: starting rf mem tests
Info: in march test for rf (fptr=0xfff411c0, got 0x3, expected 0x3)
Info: in march test for rf (fptr=0xfff411c0, got 0x4, expected 0x4)
Info: in march test for rf (fptr=0xfff411c0, got 0x5, expected 0x5)
Info: in march test for rf (fptr=0xfff411c0, got 0x6, expected 0x6)
Info: in march test for rf (fptr=0xfff411c0, got 0x7, expected 0x7)
Info: in march test for rf (fptr=0xfff411c0, got 0x8, expected 0x8)
Info: in march test for rf (fptr=0xfff411c0, got 0x9, expected 0x9)
Info: in march test for rf (fptr=0xfff411c0, got 0xa, expected 0xa)
Info: in march test for rf (fptr=0xfff411c0, got 0xb, expected 0xb)
Info: in march test for rf (fptr=0xfff411c0, got 0xc, expected 0xc)
Info: in march test for rf (fptr=0xfff411c0, got 0xd, expected 0xd)
Info: in march test for rf (fptr=0xfff411c0, got 0xe, expected 0xe)
Info: in march test for rf (fptr=0xfff411c0, got 0xf, expected 0xf)
Info: in march test for rf (fptr=0xfff411c0, got 0x10, expected 0x10)
Info: in march test for rf (fptr=0xfff411c0, got 0x11, expected 0x11)
Info: in march test for rf (fptr=0xfff411c0, got 0x12, expected 0x12)
Info: in march test for rf (fptr=0xfff411c0, got 0x13, expected 0x13)
Info: in march test for rf (fptr=0xfff411c0, got 0x14, expected 0x14)
Info: in march test for rf (fptr=0xfff411c0, got 0x15, expected 0x15)
Info: in march test for rf (fptr=0xfff411c0, got 0x16, expected 0x16)
Info: in march test for rf (fptr=0xfff411c0, got 0x17, expected 0x17)
Info: in march test for rf (fptr=0xfff411c0, got 0x18, expected 0x18)
Info: in march test for rf (fptr=0xfff411c0, got 0x19, expected 0x19)
Info: in march test for rf (fptr=0xfff411c0, got 0x1a, expected 0x1a)
Info: in march test for rf (fptr=0xfff411c0, got 0x1b, expected 0x1b)
Info: in march test for rf (fptr=0xfff411c0, got 0x1c, expected 0x1c)
Info: in march test for rf (fptr=0xfff411c0, got 0x1d, expected 0x1d)
Info: in march test for rf (fptr=0xfff411c0, got 0x1e, expected 0x1e)
Info: in march test for rf (fptr=0xfff411c0, got 0x1f, expected 0x1f)
Info: in march test for rf (fptr=0xfff411c0, got 0x20, expected 0x20)
Info: in march test for rf (fptr=0xfff411c0, got 0x21, expected 0x21)
Info: in march test for rf (fptr=0xfff411c0, got 0x22, expected 0x22)
Info: in march test for rf (fptr=0xfff411c0, got 0x23, expected 0x23)
Info: in march test for rf (fptr=0xfff411c0, got 0x24, expected 0x24)
Info: in march test for rf (fptr=0xfff411c0, got 0x25, expected 0x25)
Info: in march test for rf (fptr=0xfff411c0, got 0x26, expected 0x26)
Info: in march test for rf (fptr=0xfff411c0, got 0x27, expected 0x27)
Info: in march test for rf (fptr=0xfff411c0, got 0x28, expected 0x28)
Info: in march test for rf (fptr=0xfff411c0, got 0x29, expected 0x29)
Info: in march test for rf (fptr=0xfff411c0, got 0x2a, expected 0x2a)
Info: in march test for rf (fptr=0xfff411c0, got 0x2b, expected 0x2b)
Info: in march test for rf (fptr=0xfff411c0, got 0x2c, expected 0x2c)
Info: in march test for rf (fptr=0xfff411c0, got 0x2d, expected 0x2d)
Info: in march test for rf (fptr=0xfff411c0, got 0x2e, expected 0x2e)
Info: in march test for rf (fptr=0xfff411c0, got 0x2f, expected 0x2f)
Info: in march test for rf (fptr=0xfff411c0, got 0x30, expected 0x30)
Info: in march test for rf (fptr=0xfff411c0, got 0x31, expected 0x31)
Info: in march test for rf (fptr=0xfff411c0, got 0x32, expected 0x32)
Info: in march test for rf (fptr=0xfff411c0, got 0x33, expected 0x33)
Info: in march test for rf (fptr=0xfff411c0, got 0x34, expected 0x34)
Info: in march test for rf (fptr=0xfff411c0, got 0x35, expected 0x35)
Info: in march test for rf (fptr=0xfff411c0, got 0x36, expected 0x36)
Info: in march test for rf (fptr=0xfff411c0, got 0x37, expected 0x37)
Info: in march test for rf (fptr=0xfff411c0, got 0x38, expected 0x38)
Info: in march test for rf (fptr=0xfff411c0, got 0x39, expected 0x39)
Info: in march test for rf (fptr=0xfff411c0, got 0x3a, expected 0x3a)
Info: in march test for rf (fptr=0xfff411c0, got 0x3b, expected 0x3b)
Info: in march test for rf (fptr=0xfff411c0, got 0x3c, expected 0x3c)
Info: in march test for rf (fptr=0xfff411c0, got 0x3d, expected 0x3d)
Info: in march test for rf (fptr=0xfff411c0, got 0x3e, expected 0x3e)
Info: in march test for rf (fptr=0xfff411c0, got 0x3f, expected 0x3f)
Info: in march test for rf (fptr=0xfff411c0, got 0x40, expected 0x40)
Info: in march test for rf (fptr=0xfff411c0, got 0x41, expected 0x41)
Info: in march test for rf (fptr=0xfff411c0, got 0x42, expected 0x42)
SUCCESS!!
??>< $`@0  `@Info: march tests and spi checks
Info: starting runGpioConfigChecks
Info: starting flash tests
Info: in march test for flash (fptr=0x0, got 0x3, expected 0x3)
Info: in march test for flash (fptr=0x0, got 0x4, expected 0x4)
Info: in march test for flash (fptr=0x0, got 0x5, expected 0x5)
Info: in march test for flash (fptr=0x0, got 0x6, expected 0x6)
Info: in march test for flash (fptr=0x0, got 0x7, expected 0x7)
Info: in march test for flash (fptr=0x0, got 0x8, expected 0x8)
Info: in march test for flash (fptr=0x0, got 0x9, expected 0x9)
Info: in march test for flash (fptr=0x0, got 0xa, expected 0xa)
Info: in march test for flash (fptr=0x0, got 0xb, expected 0xb)
Info: in march test for flash (fptr=0x0, got 0xc, expected 0xc)
Info: in march test for flash (fptr=0x0, got 0xd, expected 0xd)
Info: in march test for flash (fptr=0x0, got 0xe, expected 0xe)
Info: in march test for flash (fptr=0x0, got 0xf, expected 0xf)
Info: in march test for flash (fptr=0x0, got 0x10, expected 0x10)
Info: in march test for flash (fptr=0x0, got 0x11, expected 0x11)
Info: in march test for flash (fptr=0x0, got 0x12, expected 0x12)
Info: in march test for flash (fptr=0x0, got 0x13, expected 0x13)
Info: in march test for flash (fptr=0x0, got 0x14, expected 0x14)
Info: in march test for flash (fptr=0x0, got 0x15, expected 0x15)
Info: in march test for flash (fptr=0x0, got 0x16, expected 0x16)
Info: in march test for flash (fptr=0x0, got 0x17, expected 0x17)
Info: in march test for flash (fptr=0x0, got 0x18, expected 0x18)
Info: in march test for flash (fptr=0x0, got 0x19, expected 0x19)
Info: in march test for flash (fptr=0x0, got 0x1a, expected 0x1a)
Info: in march test for flash (fptr=0x0, got 0x1b, expected 0x1b)
Info: in march test for flash (fptr=0x0, got 0x1c, expected 0x1c)
Info: in march test for flash (fptr=0x0, got 0x1d, expected 0x1d)
Info: in march test for flash (fptr=0x0, got 0x1e, expected 0x1e)
Info: in march test for flash (fptr=0x0, got 0x1f, expected 0x1f)
Info: in march test for flash (fptr=0x0, got 0x20, expected 0x20)
Info: in march test for flash (fptr=0x0, got 0x21, expected 0x21)
Info: in march test for flash (fptr=0x0, got 0x22, expected 0x22)
Info: in march test for flash (fptr=0x0, got 0x23, expected 0x23)
Info: in march test for flash (fptr=0x0, got 0x24, expected 0x24)
Info: in march test for flash (fptr=0x0, got 0x25, expected 0x25)
Info: in march test for flash (fptr=0x0, got 0x26, expected 0x26)
Info: in march test for flash (fptr=0x0, got 0x27, expected 0x27)
Info: in march test for flash (fptr=0x0, got 0x28, expected 0x28)
Info: in march test for flash (fptr=0x0, got 0x29, expected 0x29)
Info: in march test for flash (fptr=0x0, got 0x2a, expected 0x2a)
Info: in march test for flash (fptr=0x0, got 0x2b, expected 0x2b)
Info: in march test for flash (fptr=0x0, got 0x2c, expected 0x2c)
Info: in march test for flash (fptr=0x0, got 0x2d, expected 0x2d)
Info: in march test for flash (fptr=0x0, got 0x2e, expected 0x2e)
Info: in march test for flash (fptr=0x0, got 0x2f, expected 0x2f)
Info: in march test for flash (fptr=0x0, got 0x30, expected 0x30)
Info: in march test for flash (fptr=0x0, got 0x31, expected 0x31)
Info: in march test for flash (fptr=0x0, got 0x32, expected 0x32)
Info: in march test for flash (fptr=0x0, got 0x33, expected 0x33)
Info: in march test for flash (fptr=0x0, got 0x34, expected 0x34)
Info: in march test for flash (fptr=0x0, got 0x35, expected 0x35)
Info: in march test for flash (fptr=0x0, got 0x36, expected 0x36)
Info: in march test for flash (fptr=0x0, got 0x37, expected 0x37)
Info: in march test for flash (fptr=0x0, got 0x38, expected 0x38)
Info: in march test for flash (fptr=0x0, got 0x39, expected 0x39)
Info: in march test for flash (fptr=0x0, got 0x3a, expected 0x3a)
Info: in march test for flash (fptr=0x0, got 0x3b, expected 0x3b)
Info: in march test for flash (fptr=0x0, got 0x3c, expected 0x3c)
Info: in march test for flash (fptr=0x0, got 0x3d, expected 0x3d)
Info: in march test for flash (fptr=0x0, got 0x3e, expected 0x3e)
Info: in march test for flash (fptr=0x0, got 0x3f, expected 0x3f)
Info: in march test for flash (fptr=0x0, got 0x40, expected 0x40)
Info: in march test for flash (fptr=0x0, got 0x41, expected 0x41)
Info: in march test for flash (fptr=0x0, got 0x42, expected 0x42)
Info: in march test for flash (fptr=0x0, got 0x43, expected 0x43)
Info: in march test for flash (fptr=0x0, got 0x44, expected 0x44)
Info: in march test for flash (fptr=0x0, got 0x45, expected 0x45)
Info: in march test for flash (fptr=0x0, got 0x46, expected 0x46)
Info: in march test for flash (fptr=0x0, got 0x47, expected 0x47)
Info: in march test for flash (fptr=0x0, got 0x48, expected 0x48)
Info: in march test for flash (fptr=0x0, got 0x49, expected 0x49)
Info: in march test for flash (fptr=0x0, got 0x4a, expected 0x4a)
Info: in march test for flash (fptr=0x0, got 0x4b, expected 0x4b)
Info: in march test for flash (fptr=0x0, got 0x4c, expected 0x4c)
Info: in march test for flash (fptr=0x0, got 0x4d, expected 0x4d)
Info: in march test for flash (fptr=0x0, got 0x4e, expected 0x4e)
Info: in march test for flash (fptr=0x0, got 0x4f, expected 0x4f)
Info: in march test for flash (fptr=0x0, got 0x50, expected 0x50)
Info: in march test for flash (fptr=0x0, got 0x51, expected 0x51)
Info: in march test for flash (fptr=0x0, got 0x52, expected 0x52)
Info: in march test for flash (fptr=0x0, got 0x53, expected 0x53)
Info: in march test for flash (fptr=0x0, got 0x54, expected 0x54)
Info: in march test for flash (fptr=0x0, got 0x55, expected 0x55)
Info: in march test for flash (fptr=0x0, got 0x56, expected 0x56)
Info: in march test for flash (fptr=0x0, got 0x57, expected 0x57)
Info: in march test for flash (fptr=0x0, got 0x58, expected 0x58)
Info: in march test for flash (fptr=0x0, got 0x59, expected 0x59)
Info: in march test for flash (fptr=0x0, got 0x5a, expected 0x5a)
Info: in march test for flash (fptr=0x0, got 0x5b, expected 0x5b)
Info: in march test for flash (fptr=0x0, got 0x5c, expected 0x5c)
Info: in march test for flash (fptr=0x0, got 0x5d, expected 0x5d)
Info: in march test for flash (fptr=0x0, got 0x5e, expected 0x5e)
Info: in march test for flash (fptr=0x0, got 0x5f, expected 0x5f)
Info: in march test for flash (fptr=0x0, got 0x60, expected 0x60)
Info: in march test for flash (fptr=0x0, got 0x61, expected 0x61)
Info: in march test for flash (fptr=0x0, got 0x62, expected 0x62)
Info: in march test for flash (fptr=0x0, got 0x63, expected 0x63)
Info: in march test for flash (fptr=0x0, got 0x64, expected 0x64)
Info: in march test for flash (fptr=0x0, got 0x65, expected 0x65)
Info: in march test for flash (fptr=0x0, got 0x66, expected 0x66)
Info: in march test for flash (fptr=0x0, got 0x67, expected 0x67)
Info: in march test for flash (fptr=0x0, got 0x68, expected 0x68)
Info: in march test for flash (fptr=0x0, got 0x69, expected 0x69)
Info: in march test for flash (fptr=0x0, got 0x6a, expected 0x6a)
Info: in march test for flash (fptr=0x0, got 0x6b, expected 0x6b)
Info: in march test for flash (fptr=0x0, got 0x6c, expected 0x6c)
Info: in march test for flash (fptr=0x0, got 0x6d, expected 0x6d)
Info: in march test for flash (fptr=0x0, got 0x6e, expected 0x6e)
Info: in march test for flash (fptr=0x0, got 0x6f, expected 0x6f)
Info: in march test for flash (fptr=0x0, got 0x70, expected 0x70)
Info: in march test for flash (fptr=0x0, got 0x71, expected 0x71)
Info: in march test for flash (fptr=0x0, got 0x72, expected 0x72)
Info: in march test for flash (fptr=0x0, got 0x73, expected 0x73)
Info: in march test for flash (fptr=0x0, got 0x74, expected 0x74)
Info: in march test for flash (fptr=0x0, got 0x75, expected 0x75)
Info: in march test for flash (fptr=0x0, got 0x76, expected 0x76)
Info: in march test for flash (fptr=0x0, got 0x77, expected 0x77)
Info: in march test for flash (fptr=0x0, got 0x78, expected 0x78)
Info: in march test for flash (fptr=0x0, got 0x79, expected 0x79)
Info: in march test for flash (fptr=0x0, got 0x7a, expected 0x7a)
Info: in march test for flash (fptr=0x0, got 0x7b, expected 0x7b)
Info: in march test for flash (fptr=0x0, got 0x7c, expected 0x7c)
Info: in march test for flash (fptr=0x0, got 0x7d, expected 0x7d)
Info: in march test for flash (fptr=0x0, got 0x7e, expected 0x7e)
Info: in march test for flash (fptr=0x0, got 0x7f, expected 0x7f)
Info: in march test for flash (fptr=0x0, got 0x80, expected 0x80)
Info: in march test for flash (fptr=0x0, got 0x81, expected 0x81)
Info: in march test for flash (fptr=0x0, got 0x82, expected 0x82)
Info: in march test for flash (fptr=0x0, got 0x83, expected 0x83)
Info: in march test for flash (fptr=0x0, got 0x84, expected 0x84)
Info: in march test for flash (fptr=0x0, got 0x85, expected 0x85)
Info: in march test for flash (fptr=0x0, got 0x86, expected 0x86)
Info: in march test for flash (fptr=0x0, got 0x87, expected 0x87)
Info: in march test for flash (fptr=0x0, got 0x88, expected 0x88)
Info: in march test for flash (fptr=0x0, got 0x89, expected 0x89)
Info: in march test for flash (fptr=0x0, got 0x8a, expected 0x8a)
Info: in march test for flash (fptr=0x0, got 0x8b, expected 0x8b)
Info: in march test for flash (fptr=0x0, got 0x8c, expected 0x8c)
Info: in march test for flash (fptr=0x0, got 0x8d, expected 0x8d)
Info: in march test for flash (fptr=0x0, got 0x8e, expected 0x8e)
Info: in march test for flash (fptr=0x0, got 0x8f, expected 0x8f)
Info: in march test for flash (fptr=0x0, got 0x90, expected 0x90)
Info: in march test for flash (fptr=0x0, got 0x91, expected 0x91)
Info: in march test for flash (fptr=0x0, got 0x92, expected 0x92)
Info: in march test for flash (fptr=0x0, got 0x93, expected 0x93)
Info: in march test for flash (fptr=0x0, got 0x94, expected 0x94)
Info: in march test for flash (fptr=0x0, got 0x95, expected 0x95)
Info: in march test for flash (fptr=0x0, got 0x96, expected 0x96)
Info: in march test for flash (fptr=0x0, got 0x97, expected 0x97)
Info: in march test for flash (fptr=0x0, got 0x98, expected 0x98)
Info: in march test for flash (fptr=0x0, got 0x99, expected 0x99)
Info: in march test for flash (fptr=0x0, got 0x9a, expected 0x9a)
Info: in march test for flash (fptr=0x0, got 0x9b, expected 0x9b)
Info: in march test for flash (fptr=0x0, got 0x9c, expected 0x9c)
Info: in march test for flash (fptr=0x0, got 0x9d, expected 0x9d)
Info: in march test for flash (fptr=0x0, got 0x9e, expected 0x9e)
Info: in march test for flash (fptr=0x0, got 0x9f, expected 0x9f)
Info: in march test for flash (fptr=0x0, got 0xa0, expected 0xa0)
Info: in march test for flash (fptr=0x0, got 0xa1, expected 0xa1)
Info: in march test for flash (fptr=0x0, got 0xa2, expected 0xa2)
Info: in march test for flash (fptr=0x0, got 0xa3, expected 0xa3)
Info: in march test for flash (fptr=0x0, got 0xa4, expected 0xa4)
Info: in march test for flash (fptr=0x0, got 0xa5, expected 0xa5)
Info: in march test for flash (fptr=0x0, got 0xa6, expected 0xa6)
Info: in march test for flash (fptr=0x0, got 0xa7, expected 0xa7)
Info: in march test for flash (fptr=0x0, got 0xa8, expected 0xa8)
Info: in march test for flash (fptr=0x0, got 0xa9, expected 0xa9)
Info: in march test for flash (fptr=0x0, got 0xaa, expected 0xaa)
Info: in march test for flash (fptr=0x0, got 0xab, expected 0xab)
Info: in march test for flash (fptr=0x0, got 0xac, expected 0xac)
Info: in march test for flash (fptr=0x0, got 0xad, expected 0xad)
Info: in march test for flash (fptr=0x0, got 0xae, expected 0xae)
Info: in march test for flash (fptr=0x0, got 0xaf, expected 0xaf)
Info: in march test for flash (fptr=0x0, got 0xb0, expected 0xb0)
Info: in march test for flash (fptr=0x0, got 0xb1, expected 0xb1)
Info: in march test for flash (fptr=0x0, got 0xb2, expected 0xb2)
Info: in march test for flash (fptr=0x0, got 0xb3, expected 0xb3)
Info: in march test for flash (fptr=0x0, got 0xb4, expected 0xb4)
Info: in march test for flash (fptr=0x0, got 0xb5, expected 0xb5)
Info: in march test for flash (fptr=0x0, got 0xb6, expected 0xb6)
Info: in march test for flash (fptr=0x0, got 0xb7, expected 0xb7)
Info: in march test for flash (fptr=0x0, got 0xb8, expected 0xb8)
Info: in march test for flash (fptr=0x0, got 0xb9, expected 0xb9)
Info: in march test for flash (fptr=0x0, got 0xba, expected 0xba)
Info: in march test for flash (fptr=0x0, got 0xbb, expected 0xbb)
Info: in march test for flash (fptr=0x0, got 0xbc, expected 0xbc)
Info: in march test for flash (fptr=0x0, got 0xbd, expected 0xbd)
Info: in march test for flash (fptr=0x0, got 0xbe, expected 0xbe)
Info: in march test for flash (fptr=0x0, got 0xbf, expected 0xbf)
Info: in march test for flash (fptr=0x0, got 0xc0, expected 0xc0)
Info: in march test for flash (fptr=0x0, got 0xc1, expected 0xc1)
Info: in march test for flash (fptr=0x0, got 0xc2, expected 0xc2)
Info: in march test for flash (fptr=0x0, got 0xc3, expected 0xc3)
Info: in march test for flash (fptr=0x0, got 0xc4, expected 0xc4)
Info: in march test for flash (fptr=0x0, got 0xc5, expected 0xc5)
Info: in march test for flash (fptr=0x0, got 0xc6, expected 0xc6)
Info: in march test for flash (fptr=0x0, got 0xc7, expected 0xc7)
Info: in march test for flash (fptr=0x0, got 0xc8, expected 0xc8)
Info: in march test for flash (fptr=0x0, got 0xc9, expected 0xc9)
Info: in march test for flash (fptr=0x0, got 0xca, expected 0xca)
Info: in march test for flash (fptr=0x0, got 0xcb, expected 0xcb)
Info: in march test for flash (fptr=0x0, got 0xcc, expected 0xcc)
Info: in march test for flash (fptr=0x0, got 0xcd, expected 0xcd)
Info: in march test for flash (fptr=0x0, got 0xce, expected 0xce)
Info: in march test for flash (fptr=0x0, got 0xcf, expected 0xcf)
Info: in march test for flash (fptr=0x0, got 0xd0, expected 0xd0)
Info: in march test for flash (fptr=0x0, got 0xd1, expected 0xd1)
Info: in march test for flash (fptr=0x0, got 0xd2, expected 0xd2)
Info: in march test for flash (fptr=0x0, got 0xd3, expected 0xd3)
Info: in march test for flash (fptr=0x0, got 0xd4, expected 0xd4)
Info: in march test for flash (fptr=0x0, got 0xd5, expected 0xd5)
Info: in march test for flash (fptr=0x0, got 0xd6, expected 0xd6)
Info: in march test for flash (fptr=0x0, got 0xd7, expected 0xd7)
Info: in march test for flash (fptr=0x0, got 0xd8, expected 0xd8)
Info: in march test for flash (fptr=0x0, got 0xd9, expected 0xd9)
Info: in march test for flash (fptr=0x0, got 0xda, expected 0xda)
Info: in march test for flash (fptr=0x0, got 0xdb, expected 0xdb)
Info: in march test for flash (fptr=0x0, got 0xdc, expected 0xdc)
Info: in march test for flash (fptr=0x0, got 0xdd, expected 0xdd)
Info: in march test for flash (fptr=0x0, got 0xde, expected 0xde)
Info: in march test for flash (fptr=0x0, got 0xdf, expected 0xdf)
Info: in march test for flash (fptr=0x0, got 0xe0, expected 0xe0)
Info: in march test for flash (fptr=0x0, got 0xe1, expected 0xe1)
Info: in march test for flash (fptr=0x0, got 0xe2, expected 0xe2)
Info: in march test for flash (fptr=0x0, got 0xe3, expected 0xe3)
Info: in march test for flash (fptr=0x0, got 0xe4, expected 0xe4)
Info: in march test for flash (fptr=0x0, got 0xe5, expected 0xe5)
Info: in march test for flash (fptr=0x0, got 0xe6, expected 0xe6)
Info: in march test for flash (fptr=0x0, got 0xe7, expected 0xe7)
Info: in march test for flash (fptr=0x0, got 0xe8, expected 0xe8)
Info: in march test for flash (fptr=0x0, got 0xe9, expected 0xe9)
Info: in march test for flash (fptr=0x0, got 0xea, expected 0xea)
Info: in march test for flash (fptr=0x0, got 0xeb, expected 0xeb)
Info: in march test for flash (fptr=0x0, got 0xec, expected 0xec)
Info: in march test for flash (fptr=0x0, got 0xed, expected 0xed)
Info: in march test for flash (fptr=0x0, got 0xee, expected 0xee)
Info: in march test for flash (fptr=0x0, got 0xef, expected 0xef)
Info: in march test for flash (fptr=0x0, got 0xf0, expected 0xf0)
Info: in march test for flash (fptr=0x0, got 0xf1, expected 0xf1)
Info: in march test for flash (fptr=0x0, got 0xf2, expected 0xf2)
Info: in march test for flash (fptr=0x0, got 0xf3, expected 0xf3)
Info: in march test for flash (fptr=0x0, got 0xf4, expected 0xf4)
Info: in march test for flash (fptr=0x0, got 0xf5, expected 0xf5)
Info: in march test for flash (fptr=0x0, got 0xf6, expected 0xf6)
Info: in march test for flash (fptr=0x0, got 0xf7, expected 0xf7)
Info: in march test for flash (fptr=0x0, got 0xf8, expected 0xf8)
Info: in march test for flash (fptr=0x0, got 0xf9, expected 0xf9)
Info: in march test for flash (fptr=0x0, got 0xfa, expected 0xfa)
Info: in march test for flash (fptr=0x0, got 0xfb, expected 0xfb)
Info: in march test for flash (fptr=0x0, got 0xfc, expected 0xfc)
Info: in march test for flash (fptr=0x0, got 0xfd, expected 0xfd)
Info: in march test for flash (fptr=0x0, got 0xfe, expected 0xfe)
Info: in march test for flash (fptr=0x0, got 0xff, expected 0xff)
Info: in march test for flash (fptr=0x0, got 0x100, expected 0x100)
Info: in march test for flash (fptr=0x0, got 0x101, expected 0x101)
Info: in march test for flash (fptr=0x0, got 0x102, expected 0x102)
Info: starting ext mem tests
Info: in march test for extmem (fptr=0x1000000, got 0x3, expected 0x3)
Info: in march test for extmem (fptr=0x1000000, got 0x4, expected 0x4)
Info: in march test for extmem (fptr=0x1000000, got 0x5, expected 0x5)
Info: in march test for extmem (fptr=0x1000000, got 0x6, expected 0x6)
Info: in march test for extmem (fptr=0x1000000, got 0x7, expected 0x7)
Info: in march test for extmem (fptr=0x1000000, got 0x8, expected 0x8)
Info: in march test for extmem (fptr=0x1000000, got 0x9, expected 0x9)
Info: in march test for extmem (fptr=0x1000000, got 0xa, expected 0xa)
Info: in march test for extmem (fptr=0x1000000, got 0xb, expected 0xb)
Info: in march test for extmem (fptr=0x1000000, got 0xc, expected 0xc)
Info: in march test for extmem (fptr=0x1000000, got 0xd, expected 0xd)
Info: in march test for extmem (fptr=0x1000000, got 0xe, expected 0xe)
Info: in march test for extmem (fptr=0x1000000, got 0xf, expected 0xf)
Info: in march test for extmem (fptr=0x1000000, got 0x10, expected 0x10)
Info: in march test for extmem (fptr=0x1000000, got 0x11, expected 0x11)
Info: in march test for extmem (fptr=0x1000000, got 0x12, expected 0x12)
Info: in march test for extmem (fptr=0x1000000, got 0x13, expected 0x13)
Info: in march test for extmem (fptr=0x1000000, got 0x14, expected 0x14)
Info: in march test for extmem (fptr=0x1000000, got 0x15, expected 0x15)
Info: in march test for extmem (fptr=0x1000000, got 0x16, expected 0x16)
Info: in march test for extmem (fptr=0x1000000, got 0x17, expected 0x17)
Info: in march test for extmem (fptr=0x1000000, got 0x18, expected 0x18)
Info: in march test for extmem (fptr=0x1000000, got 0x19, expected 0x19)
Info: in march test for extmem (fptr=0x1000000, got 0x1a, expected 0x1a)
Info: in march test for extmem (fptr=0x1000000, got 0x1b, expected 0x1b)
Info: in march test for extmem (fptr=0x1000000, got 0x1c, expected 0x1c)
Info: in march test for extmem (fptr=0x1000000, got 0x1d, expected 0x1d)
Info: in march test for extmem (fptr=0x1000000, got 0x1e, expected 0x1e)
Info: in march test for extmem (fptr=0x1000000, got 0x1f, expected 0x1f)
Info: in march test for extmem (fptr=0x1000000, got 0x20, expected 0x20)
Info: in march test for extmem (fptr=0x1000000, got 0x21, expected 0x21)
Info: in march test for extmem (fptr=0x1000000, got 0x22, expected 0x22)
Info: in march test for extmem (fptr=0x1000000, got 0x23, expected 0x23)
Info: in march test for extmem (fptr=0x1000000, got 0x24, expected 0x24)
Info: in march test for extmem (fptr=0x1000000, got 0x25, expected 0x25)
Info: in march test for extmem (fptr=0x1000000, got 0x26, expected 0x26)
Info: in march test for extmem (fptr=0x1000000, got 0x27, expected 0x27)
Info: in march test for extmem (fptr=0x1000000, got 0x28, expected 0x28)
Info: in march test for extmem (fptr=0x1000000, got 0x29, expected 0x29)
Info: in march test for extmem (fptr=0x1000000, got 0x2a, expected 0x2a)
Info: in march test for extmem (fptr=0x1000000, got 0x2b, expected 0x2b)
Info: in march test for extmem (fptr=0x1000000, got 0x2c, expected 0x2c)
Info: in march test for extmem (fptr=0x1000000, got 0x2d, expected 0x2d)
Info: in march test for extmem (fptr=0x1000000, got 0x2e, expected 0x2e)
Info: in march test for extmem (fptr=0x1000000, got 0x2f, expected 0x2f)
Info: in march test for extmem (fptr=0x1000000, got 0x30, expected 0x30)
Info: in march test for extmem (fptr=0x1000000, got 0x31, expected 0x31)
Info: in march test for extmem (fptr=0x1000000, got 0x32, expected 0x32)
Info: in march test for extmem (fptr=0x1000000, got 0x33, expected 0x33)
Info: in march test for extmem (fptr=0x1000000, got 0x34, expected 0x34)
Info: in march test for extmem (fptr=0x1000000, got 0x35, expected 0x35)
Info: in march test for extmem (fptr=0x1000000, got 0x36, expected 0x36)
Info: in march test for extmem (fptr=0x1000000, got 0x37, expected 0x37)
Info: in march test for extmem (fptr=0x1000000, got 0x38, expected 0x38)
Info: in march test for extmem (fptr=0x1000000, got 0x39, expected 0x39)
Info: in march test for extmem (fptr=0x1000000, got 0x3a, expected 0x3a)
Info: in march test for extmem (fptr=0x1000000, got 0x3b, expected 0x3b)
Info: in march test for extmem (fptr=0x1000000, got 0x3c, expected 0x3c)
Info: in march test for extmem (fptr=0x1000000, got 0x3d, expected 0x3d)
Info: in march test for extmem (fptr=0x1000000, got 0x3e, expected 0x3e)
Info: in march test for extmem (fptr=0x1000000, got 0x3f, expected 0x3f)
Info: in march test for extmem (fptr=0x1000000, got 0x40, expected 0x40)
Info: in march test for extmem (fptr=0x1000000, got 0x41, expected 0x41)
Info: in march test for extmem (fptr=0x1000000, got 0x42, expected 0x42)
Info: in march test for extmem (fptr=0x1000000, got 0x43, expected 0x43)
Info: in march test for extmem (fptr=0x1000000, got 0x44, expected 0x44)
Info: in march test for extmem (fptr=0x1000000, got 0x45, expected 0x45)
Info: in march test for extmem (fptr=0x1000000, got 0x46, expected 0x46)
Info: in march test for extmem (fptr=0x1000000, got 0x47, expected 0x47)
Info: in march test for extmem (fptr=0x1000000, got 0x48, expected 0x48)
Info: in march test for extmem (fptr=0x1000000, got 0x49, expected 0x49)
Info: in march test for extmem (fptr=0x1000000, got 0x4a, expected 0x4a)
Info: in march test for extmem (fptr=0x1000000, got 0x4b, expected 0x4b)
Info: in march test for extmem (fptr=0x1000000, got 0x4c, expected 0x4c)
Info: in march test for extmem (fptr=0x1000000, got 0x4d, expected 0x4d)
Info: in march test for extmem (fptr=0x1000000, got 0x4e, expected 0x4e)
Info: in march test for extmem (fptr=0x1000000, got 0x4f, expected 0x4f)
Info: in march test for extmem (fptr=0x1000000, got 0x50, expected 0x50)
Info: in march test for extmem (fptr=0x1000000, got 0x51, expected 0x51)
Info: in march test for extmem (fptr=0x1000000, got 0x52, expected 0x52)
Info: in march test for extmem (fptr=0x1000000, got 0x53, expected 0x53)
Info: in march test for extmem (fptr=0x1000000, got 0x54, expected 0x54)
Info: in march test for extmem (fptr=0x1000000, got 0x55, expected 0x55)
Info: in march test for extmem (fptr=0x1000000, got 0x56, expected 0x56)
Info: in march test for extmem (fptr=0x1000000, got 0x57, expected 0x57)
Info: in march test for extmem (fptr=0x1000000, got 0x58, expected 0x58)
Info: in march test for extmem (fptr=0x1000000, got 0x59, expected 0x59)
Info: in march test for extmem (fptr=0x1000000, got 0x5a, expected 0x5a)
Info: in march test for extmem (fptr=0x1000000, got 0x5b, expected 0x5b)
Info: in march test for extmem (fptr=0x1000000, got 0x5c, expected 0x5c)
Info: in march test for extmem (fptr=0x1000000, got 0x5d, expected 0x5d)
Info: in march test for extmem (fptr=0x1000000, got 0x5e, expected 0x5e)
Info: in march test for extmem (fptr=0x1000000, got 0x5f, expected 0x5f)
Info: in march test for extmem (fptr=0x1000000, got 0x60, expected 0x60)
Info: in march test for extmem (fptr=0x1000000, got 0x61, expected 0x61)
Info: in march test for extmem (fptr=0x1000000, got 0x62, expected 0x62)
Info: in march test for extmem (fptr=0x1000000, got 0x63, expected 0x63)
Info: in march test for extmem (fptr=0x1000000, got 0x64, expected 0x64)
Info: in march test for extmem (fptr=0x1000000, got 0x65, expected 0x65)
Info: in march test for extmem (fptr=0x1000000, got 0x66, expected 0x66)
Info: in march test for extmem (fptr=0x1000000, got 0x67, expected 0x67)
Info: in march test for extmem (fptr=0x1000000, got 0x68, expected 0x68)
Info: in march test for extmem (fptr=0x1000000, got 0x69, expected 0x69)
Info: in march test for extmem (fptr=0x1000000, got 0x6a, expected 0x6a)
Info: in march test for extmem (fptr=0x1000000, got 0x6b, expected 0x6b)
Info: in march test for extmem (fptr=0x1000000, got 0x6c, expected 0x6c)
Info: in march test for extmem (fptr=0x1000000, got 0x6d, expected 0x6d)
Info: in march test for extmem (fptr=0x1000000, got 0x6e, expected 0x6e)
Info: in march test for extmem (fptr=0x1000000, got 0x6f, expected 0x6f)
Info: in march test for extmem (fptr=0x1000000, got 0x70, expected 0x70)
Info: in march test for extmem (fptr=0x1000000, got 0x71, expected 0x71)
Info: in march test for extmem (fptr=0x1000000, got 0x72, expected 0x72)
Info: in march test for extmem (fptr=0x1000000, got 0x73, expected 0x73)
Info: in march test for extmem (fptr=0x1000000, got 0x74, expected 0x74)
Info: in march test for extmem (fptr=0x1000000, got 0x75, expected 0x75)
Info: in march test for extmem (fptr=0x1000000, got 0x76, expected 0x76)
Info: in march test for extmem (fptr=0x1000000, got 0x77, expected 0x77)
Info: in march test for extmem (fptr=0x1000000, got 0x78, expected 0x78)
Info: in march test for extmem (fptr=0x1000000, got 0x79, expected 0x79)
Info: in march test for extmem (fptr=0x1000000, got 0x7a, expected 0x7a)
Info: in march test for extmem (fptr=0x1000000, got 0x7b, expected 0x7b)
Info: in march test for extmem (fptr=0x1000000, got 0x7c, expected 0x7c)
Info: in march test for extmem (fptr=0x1000000, got 0x7d, expected 0x7d)
Info: in march test for extmem (fptr=0x1000000, got 0x7e, expected 0x7e)
Info: in march test for extmem (fptr=0x1000000, got 0x7f, expected 0x7f)
Info: in march test for extmem (fptr=0x1000000, got 0x80, expected 0x80)
Info: in march test for extmem (fptr=0x1000000, got 0x81, expected 0x81)
Info: in march test for extmem (fptr=0x1000000, got 0x82, expected 0x82)
Info: in march test for extmem (fptr=0x1000000, got 0x83, expected 0x83)
Info: in march test for extmem (fptr=0x1000000, got 0x84, expected 0x84)
Info: in march test for extmem (fptr=0x1000000, got 0x85, expected 0x85)
Info: in march test for extmem (fptr=0x1000000, got 0x86, expected 0x86)
Info: in march test for extmem (fptr=0x1000000, got 0x87, expected 0x87)
Info: in march test for extmem (fptr=0x1000000, got 0x88, expected 0x88)
Info: in march test for extmem (fptr=0x1000000, got 0x89, expected 0x89)
Info: in march test for extmem (fptr=0x1000000, got 0x8a, expected 0x8a)
Info: in march test for extmem (fptr=0x1000000, got 0x8b, expected 0x8b)
Info: in march test for extmem (fptr=0x1000000, got 0x8c, expected 0x8c)
Info: in march test for extmem (fptr=0x1000000, got 0x8d, expected 0x8d)
Info: in march test for extmem (fptr=0x1000000, got 0x8e, expected 0x8e)
Info: in march test for extmem (fptr=0x1000000, got 0x8f, expected 0x8f)
Info: in march test for extmem (fptr=0x1000000, got 0x90, expected 0x90)
Info: in march test for extmem (fptr=0x1000000, got 0x91, expected 0x91)
Info: in march test for extmem (fptr=0x1000000, got 0x92, expected 0x92)
Info: in march test for extmem (fptr=0x1000000, got 0x93, expected 0x93)
Info: in march test for extmem (fptr=0x1000000, got 0x94, expected 0x94)
Info: in march test for extmem (fptr=0x1000000, got 0x95, expected 0x95)
Info: in march test for extmem (fptr=0x1000000, got 0x96, expected 0x96)
Info: in march test for extmem (fptr=0x1000000, got 0x97, expected 0x97)
Info: in march test for extmem (fptr=0x1000000, got 0x98, expected 0x98)
Info: in march test for extmem (fptr=0x1000000, got 0x99, expected 0x99)
Info: in march test for extmem (fptr=0x1000000, got 0x9a, expected 0x9a)
Info: in march test for extmem (fptr=0x1000000, got 0x9b, expected 0x9b)
Info: in march test for extmem (fptr=0x1000000, got 0x9c, expected 0x9c)
Info: in march test for extmem (fptr=0x1000000, got 0x9d, expected 0x9d)
Info: in march test for extmem (fptr=0x1000000, got 0x9e, expected 0x9e)
Info: in march test for extmem (fptr=0x1000000, got 0x9f, expected 0x9f)
Info: in march test for extmem (fptr=0x1000000, got 0xa0, expected 0xa0)
Info: in march test for extmem (fptr=0x1000000, got 0xa1, expected 0xa1)
Info: in march test for extmem (fptr=0x1000000, got 0xa2, expected 0xa2)
Info: in march test for extmem (fptr=0x1000000, got 0xa3, expected 0xa3)
Info: in march test for extmem (fptr=0x1000000, got 0xa4, expected 0xa4)
Info: in march test for extmem (fptr=0x1000000, got 0xa5, expected 0xa5)
Info: in march test for extmem (fptr=0x1000000, got 0xa6, expected 0xa6)
Info: in march test for extmem (fptr=0x1000000, got 0xa7, expected 0xa7)
Info: in march test for extmem (fptr=0x1000000, got 0xa8, expected 0xa8)
Info: in march test for extmem (fptr=0x1000000, got 0xa9, expected 0xa9)
Info: in march test for extmem (fptr=0x1000000, got 0xaa, expected 0xaa)
Info: in march test for extmem (fptr=0x1000000, got 0xab, expected 0xab)
Info: in march test for extmem (fptr=0x1000000, got 0xac, expected 0xac)
Info: in march test for extmem (fptr=0x1000000, got 0xad, expected 0xad)
Info: in march test for extmem (fptr=0x1000000, got 0xae, expected 0xae)
Info: in march test for extmem (fptr=0x1000000, got 0xaf, expected 0xaf)
Info: in march test for extmem (fptr=0x1000000, got 0xb0, expected 0xb0)
Info: in march test for extmem (fptr=0x1000000, got 0xb1, expected 0xb1)
Info: in march test for extmem (fptr=0x1000000, got 0xb2, expected 0xb2)
Info: in march test for extmem (fptr=0x1000000, got 0xb3, expected 0xb3)
Info: in march test for extmem (fptr=0x1000000, got 0xb4, expected 0xb4)
Info: in march test for extmem (fptr=0x1000000, got 0xb5, expected 0xb5)
Info: in march test for extmem (fptr=0x1000000, got 0xb6, expected 0xb6)
Info: in march test for extmem (fptr=0x1000000, got 0xb7, expected 0xb7)
Info: in march test for extmem (fptr=0x1000000, got 0xb8, expected 0xb8)
Info: in march test for extmem (fptr=0x1000000, got 0xb9, expected 0xb9)
Info: in march test for extmem (fptr=0x1000000, got 0xba, expected 0xba)
Info: in march test for extmem (fptr=0x1000000, got 0xbb, expected 0xbb)
Info: in march test for extmem (fptr=0x1000000, got 0xbc, expected 0xbc)
Info: in march test for extmem (fptr=0x1000000, got 0xbd, expected 0xbd)
Info: in march test for extmem (fptr=0x1000000, got 0xbe, expected 0xbe)
Info: in march test for extmem (fptr=0x1000000, got 0xbf, expected 0xbf)
Info: in march test for extmem (fptr=0x1000000, got 0xc0, expected 0xc0)
Info: in march test for extmem (fptr=0x1000000, got 0xc1, expected 0xc1)
Info: in march test for extmem (fptr=0x1000000, got 0xc2, expected 0xc2)
Info: in march test for extmem (fptr=0x1000000, got 0xc3, expected 0xc3)
Info: in march test for extmem (fptr=0x1000000, got 0xc4, expected 0xc4)
Info: in march test for extmem (fptr=0x1000000, got 0xc5, expected 0xc5)
Info: in march test for extmem (fptr=0x1000000, got 0xc6, expected 0xc6)
Info: in march test for extmem (fptr=0x1000000, got 0xc7, expected 0xc7)
Info: in march test for extmem (fptr=0x1000000, got 0xc8, expected 0xc8)
Info: in march test for extmem (fptr=0x1000000, got 0xc9, expected 0xc9)
Info: in march test for extmem (fptr=0x1000000, got 0xca, expected 0xca)
Info: in march test for extmem (fptr=0x1000000, got 0xcb, expected 0xcb)
Info: in march test for extmem (fptr=0x1000000, got 0xcc, expected 0xcc)
Info: in march test for extmem (fptr=0x1000000, got 0xcd, expected 0xcd)
Info: in march test for extmem (fptr=0x1000000, got 0xce, expected 0xce)
Info: in march test for extmem (fptr=0x1000000, got 0xcf, expected 0xcf)
Info: in march test for extmem (fptr=0x1000000, got 0xd0, expected 0xd0)
Info: in march test for extmem (fptr=0x1000000, got 0xd1, expected 0xd1)
Info: in march test for extmem (fptr=0x1000000, got 0xd2, expected 0xd2)
Info: in march test for extmem (fptr=0x1000000, got 0xd3, expected 0xd3)
Info: in march test for extmem (fptr=0x1000000, got 0xd4, expected 0xd4)
Info: in march test for extmem (fptr=0x1000000, got 0xd5, expected 0xd5)
Info: in march test for extmem (fptr=0x1000000, got 0xd6, expected 0xd6)
Info: in march test for extmem (fptr=0x1000000, got 0xd7, expected 0xd7)
Info: in march test for extmem (fptr=0x1000000, got 0xd8, expected 0xd8)
Info: in march test for extmem (fptr=0x1000000, got 0xd9, expected 0xd9)
Info: in march test for extmem (fptr=0x1000000, got 0xda, expected 0xda)
Info: in march test for extmem (fptr=0x1000000, got 0xdb, expected 0xdb)
Info: in march test for extmem (fptr=0x1000000, got 0xdc, expected 0xdc)
Info: in march test for extmem (fptr=0x1000000, got 0xdd, expected 0xdd)
Info: in march test for extmem (fptr=0x1000000, got 0xde, expected 0xde)
Info: in march test for extmem (fptr=0x1000000, got 0xdf, expected 0xdf)
Info: in march test for extmem (fptr=0x1000000, got 0xe0, expected 0xe0)
Info: in march test for extmem (fptr=0x1000000, got 0xe1, expected 0xe1)
Info: in march test for extmem (fptr=0x1000000, got 0xe2, expected 0xe2)
Info: in march test for extmem (fptr=0x1000000, got 0xe3, expected 0xe3)
Info: in march test for extmem (fptr=0x1000000, got 0xe4, expected 0xe4)
Info: in march test for extmem (fptr=0x1000000, got 0xe5, expected 0xe5)
Info: in march test for extmem (fptr=0x1000000, got 0xe6, expected 0xe6)
Info: in march test for extmem (fptr=0x1000000, got 0xe7, expected 0xe7)
Info: in march test for extmem (fptr=0x1000000, got 0xe8, expected 0xe8)
Info: in march test for extmem (fptr=0x1000000, got 0xe9, expected 0xe9)
Info: in march test for extmem (fptr=0x1000000, got 0xea, expected 0xea)
Info: in march test for extmem (fptr=0x1000000, got 0xeb, expected 0xeb)
Info: in march test for extmem (fptr=0x1000000, got 0xec, expected 0xec)
Info: in march test for extmem (fptr=0x1000000, got 0xed, expected 0xed)
Info: in march test for extmem (fptr=0x1000000, got 0xee, expected 0xee)
Info: in march test for extmem (fptr=0x1000000, got 0xef, expected 0xef)
Info: in march test for extmem (fptr=0x1000000, got 0xf0, expected 0xf0)
Info: in march test for extmem (fptr=0x1000000, got 0xf1, expected 0xf1)
Info: in march test for extmem (fptr=0x1000000, got 0xf2, expected 0xf2)
Info: in march test for extmem (fptr=0x1000000, got 0xf3, expected 0xf3)
Info: in march test for extmem (fptr=0x1000000, got 0xf4, expected 0xf4)
Info: in march test for extmem (fptr=0x1000000, got 0xf5, expected 0xf5)
Info: in march test for extmem (fptr=0x1000000, got 0xf6, expected 0xf6)
Info: in march test for extmem (fptr=0x1000000, got 0xf7, expected 0xf7)
Info: in march test for extmem (fptr=0x1000000, got 0xf8, expected 0xf8)
Info: in march test for extmem (fptr=0x1000000, got 0xf9, expected 0xf9)
Info: in march test for extmem (fptr=0x1000000, got 0xfa, expected 0xfa)
Info: in march test for extmem (fptr=0x1000000, got 0xfb, expected 0xfb)
Info: in march test for extmem (fptr=0x1000000, got 0xfc, expected 0xfc)
Info: in march test for extmem (fptr=0x1000000, got 0xfd, expected 0xfd)
Info: in march test for extmem (fptr=0x1000000, got 0xfe, expected 0xfe)
Info: in march test for extmem (fptr=0x1000000, got 0xff, expected 0xff)
Info: in march test for extmem (fptr=0x1000000, got 0x100, expected 0x100)
Info: in march test for extmem (fptr=0x1000000, got 0x101, expected 0x101)
Info: in march test for extmem (fptr=0x1000000, got 0x102, expected 0x102)
Info: starting int mem tests
Info: in march test for intmem (fptr=0x40064000, got 0x3, expected 0x3)
Info: in march test for intmem (fptr=0x40064000, got 0x4, expected 0x4)
Info: in march test for intmem (fptr=0x40064000, got 0x5, expected 0x5)
Info: in march test for intmem (fptr=0x40064000, got 0x6, expected 0x6)
Info: in march test for intmem (fptr=0x40064000, got 0x7, expected 0x7)
Info: in march test for intmem (fptr=0x40064000, got 0x8, expected 0x8)
Info: in march test for intmem (fptr=0x40064000, got 0x9, expected 0x9)
Info: in march test for intmem (fptr=0x40064000, got 0xa, expected 0xa)
Info: in march test for intmem (fptr=0x40064000, got 0xb, expected 0xb)
Info: in march test for intmem (fptr=0x40064000, got 0xc, expected 0xc)
Info: in march test for intmem (fptr=0x40064000, got 0xd, expected 0xd)
Info: in march test for intmem (fptr=0x40064000, got 0xe, expected 0xe)
Info: in march test for intmem (fptr=0x40064000, got 0xf, expected 0xf)
Info: in march test for intmem (fptr=0x40064000, got 0x10, expected 0x10)
Info: in march test for intmem (fptr=0x40064000, got 0x11, expected 0x11)
Info: in march test for intmem (fptr=0x40064000, got 0x12, expected 0x12)
Info: in march test for intmem (fptr=0x40064000, got 0x13, expected 0x13)
Info: in march test for intmem (fptr=0x40064000, got 0x14, expected 0x14)
Info: in march test for intmem (fptr=0x40064000, got 0x15, expected 0x15)
Info: in march test for intmem (fptr=0x40064000, got 0x16, expected 0x16)
Info: in march test for intmem (fptr=0x40064000, got 0x17, expected 0x17)
Info: in march test for intmem (fptr=0x40064000, got 0x18, expected 0x18)
Info: in march test for intmem (fptr=0x40064000, got 0x19, expected 0x19)
Info: in march test for intmem (fptr=0x40064000, got 0x1a, expected 0x1a)
Info: in march test for intmem (fptr=0x40064000, got 0x1b, expected 0x1b)
Info: in march test for intmem (fptr=0x40064000, got 0x1c, expected 0x1c)
Info: in march test for intmem (fptr=0x40064000, got 0x1d, expected 0x1d)
Info: in march test for intmem (fptr=0x40064000, got 0x1e, expected 0x1e)
Info: in march test for intmem (fptr=0x40064000, got 0x1f, expected 0x1f)
Info: in march test for intmem (fptr=0x40064000, got 0x20, expected 0x20)
Info: in march test for intmem (fptr=0x40064000, got 0x21, expected 0x21)
Info: in march test for intmem (fptr=0x40064000, got 0x22, expected 0x22)
Info: in march test for intmem (fptr=0x40064000, got 0x23, expected 0x23)
Info: in march test for intmem (fptr=0x40064000, got 0x24, expected 0x24)
Info: in march test for intmem (fptr=0x40064000, got 0x25, expected 0x25)
Info: in march test for intmem (fptr=0x40064000, got 0x26, expected 0x26)
Info: in march test for intmem (fptr=0x40064000, got 0x27, expected 0x27)
Info: in march test for intmem (fptr=0x40064000, got 0x28, expected 0x28)
Info: in march test for intmem (fptr=0x40064000, got 0x29, expected 0x29)
Info: in march test for intmem (fptr=0x40064000, got 0x2a, expected 0x2a)
Info: in march test for intmem (fptr=0x40064000, got 0x2b, expected 0x2b)
Info: in march test for intmem (fptr=0x40064000, got 0x2c, expected 0x2c)
Info: in march test for intmem (fptr=0x40064000, got 0x2d, expected 0x2d)
Info: in march test for intmem (fptr=0x40064000, got 0x2e, expected 0x2e)
Info: in march test for intmem (fptr=0x40064000, got 0x2f, expected 0x2f)
Info: in march test for intmem (fptr=0x40064000, got 0x30, expected 0x30)
Info: in march test for intmem (fptr=0x40064000, got 0x31, expected 0x31)
Info: in march test for intmem (fptr=0x40064000, got 0x32, expected 0x32)
Info: in march test for intmem (fptr=0x40064000, got 0x33, expected 0x33)
Info: in march test for intmem (fptr=0x40064000, got 0x34, expected 0x34)
Info: in march test for intmem (fptr=0x40064000, got 0x35, expected 0x35)
Info: in march test for intmem (fptr=0x40064000, got 0x36, expected 0x36)
Info: in march test for intmem (fptr=0x40064000, got 0x37, expected 0x37)
Info: in march test for intmem (fptr=0x40064000, got 0x38, expected 0x38)
Info: in march test for intmem (fptr=0x40064000, got 0x39, expected 0x39)
Info: in march test for intmem (fptr=0x40064000, got 0x3a, expected 0x3a)
Info: in march test for intmem (fptr=0x40064000, got 0x3b, expected 0x3b)
Info: in march test for intmem (fptr=0x40064000, got 0x3c, expected 0x3c)
Info: in march test for intmem (fptr=0x40064000, got 0x3d, expected 0x3d)
Info: in march test for intmem (fptr=0x40064000, got 0x3e, expected 0x3e)
Info: in march test for intmem (fptr=0x40064000, got 0x3f, expected 0x3f)
Info: in march test for intmem (fptr=0x40064000, got 0x40, expected 0x40)
Info: in march test for intmem (fptr=0x40064000, got 0x41, expected 0x41)
Info: in march test for intmem (fptr=0x40064000, got 0x42, expected 0x42)
Info: in march test for intmem (fptr=0x40064000, got 0x43, expected 0x43)
Info: in march test for intmem (fptr=0x40064000, got 0x44, expected 0x44)
Info: in march test for intmem (fptr=0x40064000, got 0x45, expected 0x45)
Info: in march test for intmem (fptr=0x40064000, got 0x46, expected 0x46)
Info: in march test for intmem (fptr=0x40064000, got 0x47, expected 0x47)
Info: in march test for intmem (fptr=0x40064000, got 0x48, expected 0x48)
Info: in march test for intmem (fptr=0x40064000, got 0x49, expected 0x49)
Info: in march test for intmem (fptr=0x40064000, got 0x4a, expected 0x4a)
Info: in march test for intmem (fptr=0x40064000, got 0x4b, expected 0x4b)
Info: in march test for intmem (fptr=0x40064000, got 0x4c, expected 0x4c)
Info: in march test for intmem (fptr=0x40064000, got 0x4d, expected 0x4d)
Info: in march test for intmem (fptr=0x40064000, got 0x4e, expected 0x4e)
Info: in march test for intmem (fptr=0x40064000, got 0x4f, expected 0x4f)
Info: in march test for intmem (fptr=0x40064000, got 0x50, expected 0x50)
Info: in march test for intmem (fptr=0x40064000, got 0x51, expected 0x51)
Info: in march test for intmem (fptr=0x40064000, got 0x52, expected 0x52)
Info: in march test for intmem (fptr=0x40064000, got 0x53, expected 0x53)
Info: in march test for intmem (fptr=0x40064000, got 0x54, expected 0x54)
Info: in march test for intmem (fptr=0x40064000, got 0x55, expected 0x55)
Info: in march test for intmem (fptr=0x40064000, got 0x56, expected 0x56)
Info: in march test for intmem (fptr=0x40064000, got 0x57, expected 0x57)
Info: in march test for intmem (fptr=0x40064000, got 0x58, expected 0x58)
Info: in march test for intmem (fptr=0x40064000, got 0x59, expected 0x59)
Info: in march test for intmem (fptr=0x40064000, got 0x5a, expected 0x5a)
Info: in march test for intmem (fptr=0x40064000, got 0x5b, expected 0x5b)
Info: in march test for intmem (fptr=0x40064000, got 0x5c, expected 0x5c)
Info: in march test for intmem (fptr=0x40064000, got 0x5d, expected 0x5d)
Info: in march test for intmem (fptr=0x40064000, got 0x5e, expected 0x5e)
Info: in march test for intmem (fptr=0x40064000, got 0x5f, expected 0x5f)
Info: in march test for intmem (fptr=0x40064000, got 0x60, expected 0x60)
Info: in march test for intmem (fptr=0x40064000, got 0x61, expected 0x61)
Info: in march test for intmem (fptr=0x40064000, got 0x62, expected 0x62)
Info: in march test for intmem (fptr=0x40064000, got 0x63, expected 0x63)
Info: in march test for intmem (fptr=0x40064000, got 0x64, expected 0x64)
Info: in march test for intmem (fptr=0x40064000, got 0x65, expected 0x65)
Info: in march test for intmem (fptr=0x40064000, got 0x66, expected 0x66)
Info: in march test for intmem (fptr=0x40064000, got 0x67, expected 0x67)
Info: in march test for intmem (fptr=0x40064000, got 0x68, expected 0x68)
Info: in march test for intmem (fptr=0x40064000, got 0x69, expected 0x69)
Info: in march test for intmem (fptr=0x40064000, got 0x6a, expected 0x6a)
Info: in march test for intmem (fptr=0x40064000, got 0x6b, expected 0x6b)
Info: in march test for intmem (fptr=0x40064000, got 0x6c, expected 0x6c)
Info: in march test for intmem (fptr=0x40064000, got 0x6d, expected 0x6d)
Info: in march test for intmem (fptr=0x40064000, got 0x6e, expected 0x6e)
Info: in march test for intmem (fptr=0x40064000, got 0x6f, expected 0x6f)
Info: in march test for intmem (fptr=0x40064000, got 0x70, expected 0x70)
Info: in march test for intmem (fptr=0x40064000, got 0x71, expected 0x71)
Info: in march test for intmem (fptr=0x40064000, got 0x72, expected 0x72)
Info: in march test for intmem (fptr=0x40064000, got 0x73, expected 0x73)
Info: in march test for intmem (fptr=0x40064000, got 0x74, expected 0x74)
Info: in march test for intmem (fptr=0x40064000, got 0x75, expected 0x75)
Info: in march test for intmem (fptr=0x40064000, got 0x76, expected 0x76)
Info: in march test for intmem (fptr=0x40064000, got 0x77, expected 0x77)
Info: in march test for intmem (fptr=0x40064000, got 0x78, expected 0x78)
Info: in march test for intmem (fptr=0x40064000, got 0x79, expected 0x79)
Info: in march test for intmem (fptr=0x40064000, got 0x7a, expected 0x7a)
Info: in march test for intmem (fptr=0x40064000, got 0x7b, expected 0x7b)
Info: in march test for intmem (fptr=0x40064000, got 0x7c, expected 0x7c)
Info: in march test for intmem (fptr=0x40064000, got 0x7d, expected 0x7d)
Info: in march test for intmem (fptr=0x40064000, got 0x7e, expected 0x7e)
Info: in march test for intmem (fptr=0x40064000, got 0x7f, expected 0x7f)
Info: in march test for intmem (fptr=0x40064000, got 0x80, expected 0x80)
Info: in march test for intmem (fptr=0x40064000, got 0x81, expected 0x81)
Info: in march test for intmem (fptr=0x40064000, got 0x82, expected 0x82)
Info: in march test for intmem (fptr=0x40064000, got 0x83, expected 0x83)
Info: in march test for intmem (fptr=0x40064000, got 0x84, expected 0x84)
Info: in march test for intmem (fptr=0x40064000, got 0x85, expected 0x85)
Info: in march test for intmem (fptr=0x40064000, got 0x86, expected 0x86)
Info: in march test for intmem (fptr=0x40064000, got 0x87, expected 0x87)
Info: in march test for intmem (fptr=0x40064000, got 0x88, expected 0x88)
Info: in march test for intmem (fptr=0x40064000, got 0x89, expected 0x89)
Info: in march test for intmem (fptr=0x40064000, got 0x8a, expected 0x8a)
Info: in march test for intmem (fptr=0x40064000, got 0x8b, expected 0x8b)
Info: in march test for intmem (fptr=0x40064000, got 0x8c, expected 0x8c)
Info: in march test for intmem (fptr=0x40064000, got 0x8d, expected 0x8d)
Info: in march test for intmem (fptr=0x40064000, got 0x8e, expected 0x8e)
Info: in march test for intmem (fptr=0x40064000, got 0x8f, expected 0x8f)
Info: in march test for intmem (fptr=0x40064000, got 0x90, expected 0x90)
Info: in march test for intmem (fptr=0x40064000, got 0x91, expected 0x91)
Info: in march test for intmem (fptr=0x40064000, got 0x92, expected 0x92)
Info: in march test for intmem (fptr=0x40064000, got 0x93, expected 0x93)
Info: in march test for intmem (fptr=0x40064000, got 0x94, expected 0x94)
Info: in march test for intmem (fptr=0x40064000, got 0x95, expected 0x95)
Info: in march test for intmem (fptr=0x40064000, got 0x96, expected 0x96)
Info: in march test for intmem (fptr=0x40064000, got 0x97, expected 0x97)
Info: in march test for intmem (fptr=0x40064000, got 0x98, expected 0x98)
Info: in march test for intmem (fptr=0x40064000, got 0x99, expected 0x99)
Info: in march test for intmem (fptr=0x40064000, got 0x9a, expected 0x9a)
Info: in march test for intmem (fptr=0x40064000, got 0x9b, expected 0x9b)
Info: in march test for intmem (fptr=0x40064000, got 0x9c, expected 0x9c)
Info: in march test for intmem (fptr=0x40064000, got 0x9d, expected 0x9d)
Info: in march test for intmem (fptr=0x40064000, got 0x9e, expected 0x9e)
Info: in march test for intmem (fptr=0x40064000, got 0x9f, expected 0x9f)
Info: in march test for intmem (fptr=0x40064000, got 0xa0, expected 0xa0)
Info: in march test for intmem (fptr=0x40064000, got 0xa1, expected 0xa1)
Info: in march test for intmem (fptr=0x40064000, got 0xa2, expected 0xa2)
Info: in march test for intmem (fptr=0x40064000, got 0xa3, expected 0xa3)
Info: in march test for intmem (fptr=0x40064000, got 0xa4, expected 0xa4)
Info: in march test for intmem (fptr=0x40064000, got 0xa5, expected 0xa5)
Info: in march test for intmem (fptr=0x40064000, got 0xa6, expected 0xa6)
Info: in march test for intmem (fptr=0x40064000, got 0xa7, expected 0xa7)
Info: in march test for intmem (fptr=0x40064000, got 0xa8, expected 0xa8)
Info: in march test for intmem (fptr=0x40064000, got 0xa9, expected 0xa9)
Info: in march test for intmem (fptr=0x40064000, got 0xaa, expected 0xaa)
Info: in march test for intmem (fptr=0x40064000, got 0xab, expected 0xab)
Info: in march test for intmem (fptr=0x40064000, got 0xac, expected 0xac)
Info: in march test for intmem (fptr=0x40064000, got 0xad, expected 0xad)
Info: in march test for intmem (fptr=0x40064000, got 0xae, expected 0xae)
Info: in march test for intmem (fptr=0x40064000, got 0xaf, expected 0xaf)
Info: in march test for intmem (fptr=0x40064000, got 0xb0, expected 0xb0)
Info: in march test for intmem (fptr=0x40064000, got 0xb1, expected 0xb1)
Info: in march test for intmem (fptr=0x40064000, got 0xb2, expected 0xb2)
Info: in march test for intmem (fptr=0x40064000, got 0xb3, expected 0xb3)
Info: in march test for intmem (fptr=0x40064000, got 0xb4, expected 0xb4)
Info: in march test for intmem (fptr=0x40064000, got 0xb5, expected 0xb5)
Info: in march test for intmem (fptr=0x40064000, got 0xb6, expected 0xb6)
Info: in march test for intmem (fptr=0x40064000, got 0xb7, expected 0xb7)
Info: in march test for intmem (fptr=0x40064000, got 0xb8, expected 0xb8)
Info: in march test for intmem (fptr=0x40064000, got 0xb9, expected 0xb9)
Info: in march test for intmem (fptr=0x40064000, got 0xba, expected 0xba)
Info: in march test for intmem (fptr=0x40064000, got 0xbb, expected 0xbb)
Info: in march test for intmem (fptr=0x40064000, got 0xbc, expected 0xbc)
Info: in march test for intmem (fptr=0x40064000, got 0xbd, expected 0xbd)
Info: in march test for intmem (fptr=0x40064000, got 0xbe, expected 0xbe)
Info: in march test for intmem (fptr=0x40064000, got 0xbf, expected 0xbf)
Info: in march test for intmem (fptr=0x40064000, got 0xc0, expected 0xc0)
Info: in march test for intmem (fptr=0x40064000, got 0xc1, expected 0xc1)
Info: in march test for intmem (fptr=0x40064000, got 0xc2, expected 0xc2)
Info: in march test for intmem (fptr=0x40064000, got 0xc3, expected 0xc3)
Info: in march test for intmem (fptr=0x40064000, got 0xc4, expected 0xc4)
Info: in march test for intmem (fptr=0x40064000, got 0xc5, expected 0xc5)
Info: in march test for intmem (fptr=0x40064000, got 0xc6, expected 0xc6)
Info: in march test for intmem (fptr=0x40064000, got 0xc7, expected 0xc7)
Info: in march test for intmem (fptr=0x40064000, got 0xc8, expected 0xc8)
Info: in march test for intmem (fptr=0x40064000, got 0xc9, expected 0xc9)
Info: in march test for intmem (fptr=0x40064000, got 0xca, expected 0xca)
Info: in march test for intmem (fptr=0x40064000, got 0xcb, expected 0xcb)
Info: in march test for intmem (fptr=0x40064000, got 0xcc, expected 0xcc)
Info: in march test for intmem (fptr=0x40064000, got 0xcd, expected 0xcd)
Info: in march test for intmem (fptr=0x40064000, got 0xce, expected 0xce)
Info: in march test for intmem (fptr=0x40064000, got 0xcf, expected 0xcf)
Info: in march test for intmem (fptr=0x40064000, got 0xd0, expected 0xd0)
Info: in march test for intmem (fptr=0x40064000, got 0xd1, expected 0xd1)
Info: in march test for intmem (fptr=0x40064000, got 0xd2, expected 0xd2)
Info: in march test for intmem (fptr=0x40064000, got 0xd3, expected 0xd3)
Info: in march test for intmem (fptr=0x40064000, got 0xd4, expected 0xd4)
Info: in march test for intmem (fptr=0x40064000, got 0xd5, expected 0xd5)
Info: in march test for intmem (fptr=0x40064000, got 0xd6, expected 0xd6)
Info: in march test for intmem (fptr=0x40064000, got 0xd7, expected 0xd7)
Info: in march test for intmem (fptr=0x40064000, got 0xd8, expected 0xd8)
Info: in march test for intmem (fptr=0x40064000, got 0xd9, expected 0xd9)
Info: in march test for intmem (fptr=0x40064000, got 0xda, expected 0xda)
Info: in march test for intmem (fptr=0x40064000, got 0xdb, expected 0xdb)
Info: in march test for intmem (fptr=0x40064000, got 0xdc, expected 0xdc)
Info: in march test for intmem (fptr=0x40064000, got 0xdd, expected 0xdd)
Info: in march test for intmem (fptr=0x40064000, got 0xde, expected 0xde)
Info: in march test for intmem (fptr=0x40064000, got 0xdf, expected 0xdf)
Info: in march test for intmem (fptr=0x40064000, got 0xe0, expected 0xe0)
Info: in march test for intmem (fptr=0x40064000, got 0xe1, expected 0xe1)
Info: in march test for intmem (fptr=0x40064000, got 0xe2, expected 0xe2)
Info: in march test for intmem (fptr=0x40064000, got 0xe3, expected 0xe3)
Info: in march test for intmem (fptr=0x40064000, got 0xe4, expected 0xe4)
Info: in march test for intmem (fptr=0x40064000, got 0xe5, expected 0xe5)
Info: in march test for intmem (fptr=0x40064000, got 0xe6, expected 0xe6)
Info: in march test for intmem (fptr=0x40064000, got 0xe7, expected 0xe7)
Info: in march test for intmem (fptr=0x40064000, got 0xe8, expected 0xe8)
Info: in march test for intmem (fptr=0x40064000, got 0xe9, expected 0xe9)
Info: in march test for intmem (fptr=0x40064000, got 0xea, expected 0xea)
Info: in march test for intmem (fptr=0x40064000, got 0xeb, expected 0xeb)
Info: in march test for intmem (fptr=0x40064000, got 0xec, expected 0xec)
Info: in march test for intmem (fptr=0x40064000, got 0xed, expected 0xed)
Info: in march test for intmem (fptr=0x40064000, got 0xee, expected 0xee)
Info: in march test for intmem (fptr=0x40064000, got 0xef, expected 0xef)
Info: in march test for intmem (fptr=0x40064000, got 0xf0, expected 0xf0)
Info: in march test for intmem (fptr=0x40064000, got 0xf1, expected 0xf1)
Info: in march test for intmem (fptr=0x40064000, got 0xf2, expected 0xf2)
Info: in march test for intmem (fptr=0x40064000, got 0xf3, expected 0xf3)
Info: in march test for intmem (fptr=0x40064000, got 0xf4, expected 0xf4)
Info: in march test for intmem (fptr=0x40064000, got 0xf5, expected 0xf5)
Info: in march test for intmem (fptr=0x40064000, got 0xf6, expected 0xf6)
Info: in march test for intmem (fptr=0x40064000, got 0xf7, expected 0xf7)
Info: in march test for intmem (fptr=0x40064000, got 0xf8, expected 0xf8)
Info: in march test for intmem (fptr=0x40064000, got 0xf9, expected 0xf9)
Info: in march test for intmem (fptr=0x40064000, got 0xfa, expected 0xfa)
Info: in march test for intmem (fptr=0x40064000, got 0xfb, expected 0xfb)
Info: in march test for intmem (fptr=0x40064000, got 0xfc, expected 0xfc)
Info: in march test for intmem (fptr=0x40064000, got 0xfd, expected 0xfd)
Info: in march test for intmem (fptr=0x40064000, got 0xfe, expected 0xfe)
Info: in march test for intmem (fptr=0x40064000, got 0xff, expected 0xff)
Info: in march test for intmem (fptr=0x40064000, got 0x100, expected 0x100)
Info: in march test for intmem (fptr=0x40064000, got 0x101, expected 0x101)
Info: in march test for intmem (fptr=0x40064000, got 0x102, expected 0x102)
Info: starting cp mem tests
Info: in march test for cp (fptr=0xfff00098, got 0x3, expected 0x3)
Info: in march test for cp (fptr=0xfff00098, got 0x4, expected 0x4)
Info: in march test for cp (fptr=0xfff00098, got 0x5, expected 0x5)
Info: in march test for cp (fptr=0xfff00098, got 0x6, expected 0x6)
Info: in march test for cp (fptr=0xfff00098, got 0x7, expected 0x7)
Info: in march test for cp (fptr=0xfff00098, got 0x8, expected 0x8)
Info: in march test for cp (fptr=0xfff00098, got 0x9, expected 0x9)
Info: in march test for cp (fptr=0xfff00098, got 0xa, expected 0xa)
Info: in march test for cp (fptr=0xfff00098, got 0xb, expected 0xb)
Info: in march test for cp (fptr=0xfff00098, got 0xc, expected 0xc)
Info: in march test for cp (fptr=0xfff00098, got 0xd, expected 0xd)
Info: in march test for cp (fptr=0xfff00098, got 0xe, expected 0xe)
Info: in march test for cp (fptr=0xfff00098, got 0xf, expected 0xf)
Info: in march test for cp (fptr=0xfff00098, got 0x10, expected 0x10)
Info: in march test for cp (fptr=0xfff00098, got 0x11, expected 0x11)
Info: in march test for cp (fptr=0xfff00098, got 0x12, expected 0x12)
Info: in march test for cp (fptr=0xfff00098, got 0x13, expected 0x13)
Info: in march test for cp (fptr=0xfff00098, got 0x14, expected 0x14)
Info: in march test for cp (fptr=0xfff00098, got 0x15, expected 0x15)
Info: in march test for cp (fptr=0xfff00098, got 0x16, expected 0x16)
Info: in march test for cp (fptr=0xfff00098, got 0x17, expected 0x17)
Info: in march test for cp (fptr=0xfff00098, got 0x18, expected 0x18)
Info: in march test for cp (fptr=0xfff00098, got 0x19, expected 0x19)
Info: in march test for cp (fptr=0xfff00098, got 0x1a, expected 0x1a)
Info: in march test for cp (fptr=0xfff00098, got 0x1b, expected 0x1b)
Info: in march test for cp (fptr=0xfff00098, got 0x1c, expected 0x1c)
Info: in march test for cp (fptr=0xfff00098, got 0x1d, expected 0x1d)
Info: in march test for cp (fptr=0xfff00098, got 0x1e, expected 0x1e)
Info: in march test for cp (fptr=0xfff00098, got 0x1f, expected 0x1f)
Info: in march test for cp (fptr=0xfff00098, got 0x20, expected 0x20)
Info: in march test for cp (fptr=0xfff00098, got 0x21, expected 0x21)
Info: in march test for cp (fptr=0xfff00098, got 0x22, expected 0x22)
Info: in march test for cp (fptr=0xfff00098, got 0x23, expected 0x23)
Info: in march test for cp (fptr=0xfff00098, got 0x24, expected 0x24)
Info: in march test for cp (fptr=0xfff00098, got 0x25, expected 0x25)
Info: in march test for cp (fptr=0xfff00098, got 0x26, expected 0x26)
Info: in march test for cp (fptr=0xfff00098, got 0x27, expected 0x27)
Info: in march test for cp (fptr=0xfff00098, got 0x28, expected 0x28)
Info: in march test for cp (fptr=0xfff00098, got 0x29, expected 0x29)
Info: in march test for cp (fptr=0xfff00098, got 0x2a, expected 0x2a)
Info: in march test for cp (fptr=0xfff00098, got 0x2b, expected 0x2b)
Info: in march test for cp (fptr=0xfff00098, got 0x2c, expected 0x2c)
Info: in march test for cp (fptr=0xfff00098, got 0x2d, expected 0x2d)
Info: in march test for cp (fptr=0xfff00098, got 0x2e, expected 0x2e)
Info: in march test for cp (fptr=0xfff00098, got 0x2f, expected 0x2f)
Info: in march test for cp (fptr=0xfff00098, got 0x30, expected 0x30)
Info: in march test for cp (fptr=0xfff00098, got 0x31, expected 0x31)
Info: in march test for cp (fptr=0xfff00098, got 0x32, expected 0x32)
Info: in march test for cp (fptr=0xfff00098, got 0x33, expected 0x33)
Info: in march test for cp (fptr=0xfff00098, got 0x34, expected 0x34)
Info: in march test for cp (fptr=0xfff00098, got 0x35, expected 0x35)
Info: in march test for cp (fptr=0xfff00098, got 0x36, expected 0x36)
Info: in march test for cp (fptr=0xfff00098, got 0x37, expected 0x37)
Info: in march test for cp (fptr=0xfff00098, got 0x38, expected 0x38)
Info: in march test for cp (fptr=0xfff00098, got 0x39, expected 0x39)
Info: in march test for cp (fptr=0xfff00098, got 0x3a, expected 0x3a)
Info: in march test for cp (fptr=0xfff00098, got 0x3b, expected 0x3b)
Info: in march test for cp (fptr=0xfff00098, got 0x3c, expected 0x3c)
Info: in march test for cp (fptr=0xfff00098, got 0x3d, expected 0x3d)
Info: in march test for cp (fptr=0xfff00098, got 0x3e, expected 0x3e)
Info: in march test for cp (fptr=0xfff00098, got 0x3f, expected 0x3f)
Info: in march test for cp (fptr=0xfff00098, got 0x40, expected 0x40)
Info: in march test for cp (fptr=0xfff00098, got 0x41, expected 0x41)
Info: in march test for cp (fptr=0xfff00098, got 0x42, expected 0x42)
Info: in march test for cp (fptr=0xfff00098, got 0x43, expected 0x43)
Info: in march test for cp (fptr=0xfff00098, got 0x44, expected 0x44)
Info: in march test for cp (fptr=0xfff00098, got 0x45, expected 0x45)
Info: in march test for cp (fptr=0xfff00098, got 0x46, expected 0x46)
Info: in march test for cp (fptr=0xfff00098, got 0x47, expected 0x47)
Info: in march test for cp (fptr=0xfff00098, got 0x48, expected 0x48)
Info: in march test for cp (fptr=0xfff00098, got 0x49, expected 0x49)
Info: in march test for cp (fptr=0xfff00098, got 0x4a, expected 0x4a)
Info: in march test for cp (fptr=0xfff00098, got 0x4b, expected 0x4b)
Info: in march test for cp (fptr=0xfff00098, got 0x4c, expected 0x4c)
Info: in march test for cp (fptr=0xfff00098, got 0x4d, expected 0x4d)
Info: in march test for cp (fptr=0xfff00098, got 0x4e, expected 0x4e)
Info: in march test for cp (fptr=0xfff00098, got 0x4f, expected 0x4f)
Info: in march test for cp (fptr=0xfff00098, got 0x50, expected 0x50)
Info: in march test for cp (fptr=0xfff00098, got 0x51, expected 0x51)
Info: in march test for cp (fptr=0xfff00098, got 0x52, expected 0x52)
Info: in march test for cp (fptr=0xfff00098, got 0x53, expected 0x53)
Info: in march test for cp (fptr=0xfff00098, got 0x54, expected 0x54)
Info: in march test for cp (fptr=0xfff00098, got 0x55, expected 0x55)
Info: in march test for cp (fptr=0xfff00098, got 0x56, expected 0x56)
Info: in march test for cp (fptr=0xfff00098, got 0x57, expected 0x57)
Info: in march test for cp (fptr=0xfff00098, got 0x58, expected 0x58)
Info: in march test for cp (fptr=0xfff00098, got 0x59, expected 0x59)
Info: in march test for cp (fptr=0xfff00098, got 0x5a, expected 0x5a)
Info: in march test for cp (fptr=0xfff00098, got 0x5b, expected 0x5b)
Info: in march test for cp (fptr=0xfff00098, got 0x5c, expected 0x5c)
Info: in march test for cp (fptr=0xfff00098, got 0x5d, expected 0x5d)
Info: in march test for cp (fptr=0xfff00098, got 0x5e, expected 0x5e)
Info: in march test for cp (fptr=0xfff00098, got 0x5f, expected 0x5f)
Info: in march test for cp (fptr=0xfff00098, got 0x60, expected 0x60)
Info: in march test for cp (fptr=0xfff00098, got 0x61, expected 0x61)
Info: in march test for cp (fptr=0xfff00098, got 0x62, expected 0x62)
Info: in march test for cp (fptr=0xfff00098, got 0x63, expected 0x63)
Info: in march test for cp (fptr=0xfff00098, got 0x64, expected 0x64)
Info: in march test for cp (fptr=0xfff00098, got 0x65, expected 0x65)
Info: in march test for cp (fptr=0xfff00098, got 0x66, expected 0x66)
Info: in march test for cp (fptr=0xfff00098, got 0x67, expected 0x67)
Info: in march test for cp (fptr=0xfff00098, got 0x68, expected 0x68)
Info: in march test for cp (fptr=0xfff00098, got 0x69, expected 0x69)
Info: in march test for cp (fptr=0xfff00098, got 0x6a, expected 0x6a)
Info: in march test for cp (fptr=0xfff00098, got 0x6b, expected 0x6b)
Info: in march test for cp (fptr=0xfff00098, got 0x6c, expected 0x6c)
Info: in march test for cp (fptr=0xfff00098, got 0x6d, expected 0x6d)
Info: in march test for cp (fptr=0xfff00098, got 0x6e, expected 0x6e)
Info: in march test for cp (fptr=0xfff00098, got 0x6f, expected 0x6f)
Info: in march test for cp (fptr=0xfff00098, got 0x70, expected 0x70)
Info: in march test for cp (fptr=0xfff00098, got 0x71, expected 0x71)
Info: in march test for cp (fptr=0xfff00098, got 0x72, expected 0x72)
Info: in march test for cp (fptr=0xfff00098, got 0x73, expected 0x73)
Info: in march test for cp (fptr=0xfff00098, got 0x74, expected 0x74)
Info: in march test for cp (fptr=0xfff00098, got 0x75, expected 0x75)
Info: in march test for cp (fptr=0xfff00098, got 0x76, expected 0x76)
Info: in march test for cp (fptr=0xfff00098, got 0x77, expected 0x77)
Info: in march test for cp (fptr=0xfff00098, got 0x78, expected 0x78)
Info: in march test for cp (fptr=0xfff00098, got 0x79, expected 0x79)
Info: in march test for cp (fptr=0xfff00098, got 0x7a, expected 0x7a)
Info: in march test for cp (fptr=0xfff00098, got 0x7b, expected 0x7b)
Info: in march test for cp (fptr=0xfff00098, got 0x7c, expected 0x7c)
Info: in march test for cp (fptr=0xfff00098, got 0x7d, expected 0x7d)
Info: in march test for cp (fptr=0xfff00098, got 0x7e, expected 0x7e)
Info: in march test for cp (fptr=0xfff00098, got 0x7f, expected 0x7f)
Info: in march test for cp (fptr=0xfff00098, got 0x80, expected 0x80)
Info: in march test for cp (fptr=0xfff00098, got 0x81, expected 0x81)
Info: in march test for cp (fptr=0xfff00098, got 0x82, expected 0x82)
Info: in march test for cp (fptr=0xfff00098, got 0x83, expected 0x83)
Info: in march test for cp (fptr=0xfff00098, got 0x84, expected 0x84)
Info: in march test for cp (fptr=0xfff00098, got 0x85, expected 0x85)
Info: in march test for cp (fptr=0xfff00098, got 0x86, expected 0x86)
Info: in march test for cp (fptr=0xfff00098, got 0x87, expected 0x87)
Info: in march test for cp (fptr=0xfff00098, got 0x88, expected 0x88)
Info: in march test for cp (fptr=0xfff00098, got 0x89, expected 0x89)
Info: in march test for cp (fptr=0xfff00098, got 0x8a, expected 0x8a)
Info: in march test for cp (fptr=0xfff00098, got 0x8b, expected 0x8b)
Info: in march test for cp (fptr=0xfff00098, got 0x8c, expected 0x8c)
Info: in march test for cp (fptr=0xfff00098, got 0x8d, expected 0x8d)
Info: in march test for cp (fptr=0xfff00098, got 0x8e, expected 0x8e)
Info: in march test for cp (fptr=0xfff00098, got 0x8f, expected 0x8f)
Info: in march test for cp (fptr=0xfff00098, got 0x90, expected 0x90)
Info: in march test for cp (fptr=0xfff00098, got 0x91, expected 0x91)
Info: in march test for cp (fptr=0xfff00098, got 0x92, expected 0x92)
Info: in march test for cp (fptr=0xfff00098, got 0x93, expected 0x93)
Info: in march test for cp (fptr=0xfff00098, got 0x94, expected 0x94)
Info: in march test for cp (fptr=0xfff00098, got 0x95, expected 0x95)
Info: in march test for cp (fptr=0xfff00098, got 0x96, expected 0x96)
Info: in march test for cp (fptr=0xfff00098, got 0x97, expected 0x97)
Info: in march test for cp (fptr=0xfff00098, got 0x98, expected 0x98)
Info: in march test for cp (fptr=0xfff00098, got 0x99, expected 0x99)
Info: in march test for cp (fptr=0xfff00098, got 0x9a, expected 0x9a)
Info: in march test for cp (fptr=0xfff00098, got 0x9b, expected 0x9b)
Info: in march test for cp (fptr=0xfff00098, got 0x9c, expected 0x9c)
Info: in march test for cp (fptr=0xfff00098, got 0x9d, expected 0x9d)
Info: in march test for cp (fptr=0xfff00098, got 0x9e, expected 0x9e)
Info: in march test for cp (fptr=0xfff00098, got 0x9f, expected 0x9f)
Info: in march test for cp (fptr=0xfff00098, got 0xa0, expected 0xa0)
Info: in march test for cp (fptr=0xfff00098, got 0xa1, expected 0xa1)
Info: in march test for cp (fptr=0xfff00098, got 0xa2, expected 0xa2)
Info: in march test for cp (fptr=0xfff00098, got 0xa3, expected 0xa3)
Info: in march test for cp (fptr=0xfff00098, got 0xa4, expected 0xa4)
Info: in march test for cp (fptr=0xfff00098, got 0xa5, expected 0xa5)
Info: in march test for cp (fptr=0xfff00098, got 0xa6, expected 0xa6)
Info: in march test for cp (fptr=0xfff00098, got 0xa7, expected 0xa7)
Info: in march test for cp (fptr=0xfff00098, got 0xa8, expected 0xa8)
Info: in march test for cp (fptr=0xfff00098, got 0xa9, expected 0xa9)
Info: in march test for cp (fptr=0xfff00098, got 0xaa, expected 0xaa)
Info: in march test for cp (fptr=0xfff00098, got 0xab, expected 0xab)
Info: in march test for cp (fptr=0xfff00098, got 0xac, expected 0xac)
Info: in march test for cp (fptr=0xfff00098, got 0xad, expected 0xad)
Info: in march test for cp (fptr=0xfff00098, got 0xae, expected 0xae)
Info: in march test for cp (fptr=0xfff00098, got 0xaf, expected 0xaf)
Info: in march test for cp (fptr=0xfff00098, got 0xb0, expected 0xb0)
Info: in march test for cp (fptr=0xfff00098, got 0xb1, expected 0xb1)
Info: in march test for cp (fptr=0xfff00098, got 0xb2, expected 0xb2)
Info: in march test for cp (fptr=0xfff00098, got 0xb3, expected 0xb3)
Info: in march test for cp (fptr=0xfff00098, got 0xb4, expected 0xb4)
Info: in march test for cp (fptr=0xfff00098, got 0xb5, expected 0xb5)
Info: in march test for cp (fptr=0xfff00098, got 0xb6, expected 0xb6)
Info: in march test for cp (fptr=0xfff00098, got 0xb7, expected 0xb7)
Info: in march test for cp (fptr=0xfff00098, got 0xb8, expected 0xb8)
Info: in march test for cp (fptr=0xfff00098, got 0xb9, expected 0xb9)
Info: in march test for cp (fptr=0xfff00098, got 0xba, expected 0xba)
Info: in march test for cp (fptr=0xfff00098, got 0xbb, expected 0xbb)
Info: in march test for cp (fptr=0xfff00098, got 0xbc, expected 0xbc)
Info: in march test for cp (fptr=0xfff00098, got 0xbd, expected 0xbd)
Info: in march test for cp (fptr=0xfff00098, got 0xbe, expected 0xbe)
Info: in march test for cp (fptr=0xfff00098, got 0xbf, expected 0xbf)
Info: in march test for cp (fptr=0xfff00098, got 0xc0, expected 0xc0)
Info: in march test for cp (fptr=0xfff00098, got 0xc1, expected 0xc1)
Info: in march test for cp (fptr=0xfff00098, got 0xc2, expected 0xc2)
Info: in march test for cp (fptr=0xfff00098, got 0xc3, expected 0xc3)
Info: in march test for cp (fptr=0xfff00098, got 0xc4, expected 0xc4)
Info: in march test for cp (fptr=0xfff00098, got 0xc5, expected 0xc5)
Info: in march test for cp (fptr=0xfff00098, got 0xc6, expected 0xc6)
Info: in march test for cp (fptr=0xfff00098, got 0xc7, expected 0xc7)
Info: in march test for cp (fptr=0xfff00098, got 0xc8, expected 0xc8)
Info: in march test for cp (fptr=0xfff00098, got 0xc9, expected 0xc9)
Info: in march test for cp (fptr=0xfff00098, got 0xca, expected 0xca)
Info: in march test for cp (fptr=0xfff00098, got 0xcb, expected 0xcb)
Info: in march test for cp (fptr=0xfff00098, got 0xcc, expected 0xcc)
Info: in march test for cp (fptr=0xfff00098, got 0xcd, expected 0xcd)
Info: in march test for cp (fptr=0xfff00098, got 0xce, expected 0xce)
Info: in march test for cp (fptr=0xfff00098, got 0xcf, expected 0xcf)
Info: in march test for cp (fptr=0xfff00098, got 0xd0, expected 0xd0)
Info: in march test for cp (fptr=0xfff00098, got 0xd1, expected 0xd1)
Info: in march test for cp (fptr=0xfff00098, got 0xd2, expected 0xd2)
Info: in march test for cp (fptr=0xfff00098, got 0xd3, expected 0xd3)
Info: in march test for cp (fptr=0xfff00098, got 0xd4, expected 0xd4)
Info: in march test for cp (fptr=0xfff00098, got 0xd5, expected 0xd5)
Info: in march test for cp (fptr=0xfff00098, got 0xd6, expected 0xd6)
Info: in march test for cp (fptr=0xfff00098, got 0xd7, expected 0xd7)
Info: in march test for cp (fptr=0xfff00098, got 0xd8, expected 0xd8)
Info: in march test for cp (fptr=0xfff00098, got 0xd9, expected 0xd9)
Info: in march test for cp (fptr=0xfff00098, got 0xda, expected 0xda)
Info: in march test for cp (fptr=0xfff00098, got 0xdb, expected 0xdb)
Info: in march test for cp (fptr=0xfff00098, got 0xdc, expected 0xdc)
Info: in march test for cp (fptr=0xfff00098, got 0xdd, expected 0xdd)
Info: in march test for cp (fptr=0xfff00098, got 0xde, expected 0xde)
Info: in march test for cp (fptr=0xfff00098, got 0xdf, expected 0xdf)
Info: in march test for cp (fptr=0xfff00098, got 0xe0, expected 0xe0)
Info: in march test for cp (fptr=0xfff00098, got 0xe1, expected 0xe1)
Info: in march test for cp (fptr=0xfff00098, got 0xe2, expected 0xe2)
Info: in march test for cp (fptr=0xfff00098, got 0xe3, expected 0xe3)
Info: in march test for cp (fptr=0xfff00098, got 0xe4, expected 0xe4)
Info: in march test for cp (fptr=0xfff00098, got 0xe5, expected 0xe5)
Info: in march test for cp (fptr=0xfff00098, got 0xe6, expected 0xe6)
Info: in march test for cp (fptr=0xfff00098, got 0xe7, expected 0xe7)
Info: in march test for cp (fptr=0xfff00098, got 0xe8, expected 0xe8)
Info: in march test for cp (fptr=0xfff00098, got 0xe9, expected 0xe9)
Info: in march test for cp (fptr=0xfff00098, got 0xea, expected 0xea)
Info: in march test for cp (fptr=0xfff00098, got 0xeb, expected 0xeb)
Info: in march test for cp (fptr=0xfff00098, got 0xec, expected 0xec)
Info: in march test for cp (fptr=0xfff00098, got 0xed, expected 0xed)
Info: in march test for cp (fptr=0xfff00098, got 0xee, expected 0xee)
Info: in march test for cp (fptr=0xfff00098, got 0xef, expected 0xef)
Info: in march test for cp (fptr=0xfff00098, got 0xf0, expected 0xf0)
Info: in march test for cp (fptr=0xfff00098, got 0xf1, expected 0xf1)
Info: in march test for cp (fptr=0xfff00098, got 0xf2, expected 0xf2)
Info: in march test for cp (fptr=0xfff00098, got 0xf3, expected 0xf3)
Info: in march test for cp (fptr=0xfff00098, got 0xf4, expected 0xf4)
Info: in march test for cp (fptr=0xfff00098, got 0xf5, expected 0xf5)
Info: in march test for cp (fptr=0xfff00098, got 0xf6, expected 0xf6)
Info: in march test for cp (fptr=0xfff00098, got 0xf7, expected 0xf7)
Info: in march test for cp (fptr=0xfff00098, got 0xf8, expected 0xf8)
Info: in march test for cp (fptr=0xfff00098, got 0xf9, expected 0xf9)
Info: in march test for cp (fptr=0xfff00098, got 0xfa, expected 0xfa)
Info: in march test for cp (fptr=0xfff00098, got 0xfb, expected 0xfb)
Info: in march test for cp (fptr=0xfff00098, got 0xfc, expected 0xfc)
Info: in march test for cp (fptr=0xfff00098, got 0xfd, expected 0xfd)
Info: in march test for cp (fptr=0xfff00098, got 0xfe, expected 0xfe)
Info: in march test for cp (fptr=0xfff00098, got 0xff, expected 0xff)
Info: in march test for cp (fptr=0xfff00098, got 0x100, expected 0x100)
Info: in march test for cp (fptr=0xfff00098, got 0x101, expected 0x101)
Info: in march test for cp (fptr=0xfff00098, got 0x102, expected 0x102)
Info: starting rf mem tests
Info: in march test for rf (fptr=0xfff411c0, got 0x3, expected 0x3)
Info: in march test for rf (fptr=0xfff411c0, got 0x4, expected 0x4)
Info: in march test for rf (fptr=0xfff411c0, got 0x5, expected 0x5)
Info: in march test for rf (fptr=0xfff411c0, got 0x6, expected 0x6)
Info: in march test for rf (fptr=0xfff411c0, got 0x7, expected 0x7)
Info: in march test for rf (fptr=0xfff411c0, got 0x8, expected 0x8)
Info: in march test for rf (fptr=0xfff411c0, got 0x9, expected 0x9)
Info: in march test for rf (fptr=0xfff411c0, got 0xa, expected 0xa)
Info: in march test for rf (fptr=0xfff411c0, got 0xb, expected 0xb)
Info: in march test for rf (fptr=0xfff411c0, got 0xc, expected 0xc)
Info: in march test for rf (fptr=0xfff411c0, got 0xd, expected 0xd)
Info: in march test for rf (fptr=0xfff411c0, got 0xe, expected 0xe)
Info: in march test for rf (fptr=0xfff411c0, got 0xf, expected 0xf)
Info: in march test for rf (fptr=0xfff411c0, got 0x10, expected 0x10)
Info: in march test for rf (fptr=0xfff411c0, got 0x11, expected 0x11)
Info: in march test for rf (fptr=0xfff411c0, got 0x12, expected 0x12)
Info: in march test for rf (fptr=0xfff411c0, got 0x13, expected 0x13)
Info: in march test for rf (fptr=0xfff411c0, got 0x14, expected 0x14)
Info: in march test for rf (fptr=0xfff411c0, got 0x15, expected 0x15)
Info: in march test for rf (fptr=0xfff411c0, got 0x16, expected 0x16)
Info: in march test for rf (fptr=0xfff411c0, got 0x17, expected 0x17)
Info: in march test for rf (fptr=0xfff411c0, got 0x18, expected 0x18)
Info: in march test for rf (fptr=0xfff411c0, got 0x19, expected 0x19)
Info: in march test for rf (fptr=0xfff411c0, got 0x1a, expected 0x1a)
Info: in march test for rf (fptr=0xfff411c0, got 0x1b, expected 0x1b)
Info: in march test for rf (fptr=0xfff411c0, got 0x1c, expected 0x1c)
Info: in march test for rf (fptr=0xfff411c0, got 0x1d, expected 0x1d)
Info: in march test for rf (fptr=0xfff411c0, got 0x1e, expected 0x1e)
Info: in march test for rf (fptr=0xfff411c0, got 0x1f, expected 0x1f)
Info: in march test for rf (fptr=0xfff411c0, got 0x20, expected 0x20)
Info: in march test for rf (fptr=0xfff411c0, got 0x21, expected 0x21)
Info: in march test for rf (fptr=0xfff411c0, got 0x22, expected 0x22)
Info: in march test for rf (fptr=0xfff411c0, got 0x23, expected 0x23)
Info: in march test for rf (fptr=0xfff411c0, got 0x24, expected 0x24)
Info: in march test for rf (fptr=0xfff411c0, got 0x25, expected 0x25)
Info: in march test for rf (fptr=0xfff411c0, got 0x26, expected 0x26)
Info: in march test for rf (fptr=0xfff411c0, got 0x27, expected 0x27)
Info: in march test for rf (fptr=0xfff411c0, got 0x28, expected 0x28)
Info: in march test for rf (fptr=0xfff411c0, got 0x29, expected 0x29)
Info: in march test for rf (fptr=0xfff411c0, got 0x2a, expected 0x2a)
Info: in march test for rf (fptr=0xfff411c0, got 0x2b, expected 0x2b)
Info: in march test for rf (fptr=0xfff411c0, got 0x2c, expected 0x2c)
Info: in march test for rf (fptr=0xfff411c0, got 0x2d, expected 0x2d)
Info: in march test for rf (fptr=0xfff411c0, got 0x2e, expected 0x2e)
Info: in march test for rf (fptr=0xfff411c0, got 0x2f, expected 0x2f)
Info: in march test for rf (fptr=0xfff411c0, got 0x30, expected 0x30)
Info: in march test for rf (fptr=0xfff411c0, got 0x31, expected 0x31)
Info: in march test for rf (fptr=0xfff411c0, got 0x32, expected 0x32)
Info: in march test for rf (fptr=0xfff411c0, got 0x33, expected 0x33)
Info: in march test for rf (fptr=0xfff411c0, got 0x34, expected 0x34)
Info: in march test for rf (fptr=0xfff411c0, got 0x35, expected 0x35)
Info: in march test for rf (fptr=0xfff411c0, got 0x36, expected 0x36)
Info: in march test for rf (fptr=0xfff411c0, got 0x37, expected 0x37)
Info: in march test for rf (fptr=0xfff411c0, got 0x38, expected 0x38)
Info: in march test for rf (fptr=0xfff411c0, got 0x39, expected 0x39)
Info: in march test for rf (fptr=0xfff411c0, got 0x3a, expected 0x3a)
Info: in march test for rf (fptr=0xfff411c0, got 0x3b, expected 0x3b)
Info: in march test for rf (fptr=0xfff411c0, got 0x3c, expected 0x3c)
Info: in march test for rf (fptr=0xfff411c0, got 0x3d, expected 0x3d)
Info: in march test for rf (fptr=0xfff411c0, got 0x3e, expected 0x3e)
Info: in march test for rf (fptr=0xfff411c0, got 0x3f, expected 0x3f)
Info: in march test for rf (fptr=0xfff411c0, got 0x40, expected 0x40)
Info: in march test for rf (fptr=0xfff411c0, got 0x41, expected 0x41)
Info: in march test for rf (fptr=0xfff411c0, got 0x42, expected 0x42)
SUCCESS!!
Info: march tests and spi checks
Info: starting runGpioConfigChecks
Info: starting flash tests
Info: in march test for flash (fptr=0x0, got 0x3, expected 0x3)
Info: in march test for flash (fptr=0x0, got 0x4, expected 0x4)
Info: in march test for flash (fptr=0x0, got 0x5, expected 0x5)
Info: in march test for flash (fptr=0x0, got 0x6, expected 0x6)
Info: in march test for flash (fptr=0x0, got 0x7, expected 0x7)
Info: in march test for flash (fptr=0x0, got 0x8, expected 0x8)
Info: in march test for flash (fptr=0x0, got 0x9, expected 0x9)
Info: in march test for flash (fptr=0x0, got 0xa, expected 0xa)
Info: in march test for flash (fptr=0x0, got 0xb, expected 0xb)
Info: in march test for flash (fptr=0x0, got 0xc, expected 0xc)
Info: in march test for flash (fptr=0x0, got 0xd, expected 0xd)
Info: in march test for flash (fptr=0x0, got 0xe, expected 0xe)
Info: in march test for flash (fptr=0x0, got 0xf, expected 0xf)
Info: in march test for flash (fptr=0x0, got 0x10, expected 0x10)
Info: in march test for flash (fptr=0x0, got 0x11, expected 0x11)
Info: in march test for flash (fptr=0x0, got 0x12, expected 0x12)
Info: in march test for flash (fptr=0x0, got 0x13, expected 0x13)
Info: in march test for flash (fptr=0x0, got 0x14, expected 0x14)
Info: in march test for flash (fptr=0x0, got 0x15, expected 0x15)
Info: in march test for flash (fptr=0x0, got 0x16, expected 0x16)
Info: in march test for flash (fptr=0x0, got 0x17, expected 0x17)
Info: in march test for flash (fptr=0x0, got 0x18, expected 0x18)
Info: in march test for flash (fptr=0x0, got 0x19, expected 0x19)
Info: in march test for flash (fptr=0x0, got 0x1a, expected 0x1a)
Info: in march test for flash (fptr=0x0, got 0x1b, expected 0x1b)
Info: in march test for flash (fptr=0x0, got 0x1c, expected 0x1c)
Info: in march test for flash (fptr=0x0, got 0x1d, expected 0x1d)
Info: in march test for flash (fptr=0x0, got 0x1e, expected 0x1e)
Info: in march test for flash (fptr=0x0, got 0x1f, expected 0x1f)
Info: in march test for flash (fptr=0x0, got 0x20, expected 0x20)
Info: in march test for flash (fptr=0x0, got 0x21, expected 0x21)
Info: in march test for flash (fptr=0x0, got 0x22, expected 0x22)
Info: in march test for flash (fptr=0x0, got 0x23, expected 0x23)
Info: in march test for flash (fptr=0x0, got 0x24, expected 0x24)
Info: in march test for flash (fptr=0x0, got 0x25, expected 0x25)
Info: in march test for flash (fptr=0x0, got 0x26, expected 0x26)
Info: in march test for flash (fptr=0x0, got 0x27, expected 0x27)
Info: in march test for flash (fptr=0x0, got 0x28, expected 0x28)
Info: in march test for flash (fptr=0x0, got 0x29, expected 0x29)
Info: in march test for flash (fptr=0x0, got 0x2a, expected 0x2a)
Info: in march test for flash (fptr=0x0, got 0x2b, expected 0x2b)
Info: in march test for flash (fptr=0x0, got 0x2c, expected 0x2c)
Info: in march test for flash (fptr=0x0, got 0x2d, expected 0x2d)
Info: in march test for flash (fptr=0x0, got 0x2e, expected 0x2e)
Info: in march test for flash (fptr=0x0, got 0x2f, expected 0x2f)
Info: in march test for flash (fptr=0x0, got 0x30, expected 0x30)
Info: in march test for flash (fptr=0x0, got 0x31, expected 0x31)
Info: in march test for flash (fptr=0x0, got 0x32, expected 0x32)
Info: in march test for flash (fptr=0x0, got 0x33, expected 0x33)
Info: in march test for flash (fptr=0x0, got 0x34, expected 0x34)
Info: in march test for flash (fptr=0x0, got 0x35, expected 0x35)
Info: in march test for flash (fptr=0x0, got 0x36, expected 0x36)
Info: in march test for flash (fptr=0x0, got 0x37, expected 0x37)
Info: in march test for flash (fptr=0x0, got 0x38, expected 0x38)
Info: in march test for flash (fptr=0x0, got 0x39, expected 0x39)
Info: in march test for flash (fptr=0x0, got 0x3a, expected 0x3a)
Info: in march test for flash (fptr=0x0, got 0x3b, expected 0x3b)
Info: in march test for flash (fptr=0x0, got 0x3c, expected 0x3c)
Info: in march test for flash (fptr=0x0, got 0x3d, expected 0x3d)
Info: in march test for flash (fptr=0x0, got 0x3e, expected 0x3e)
Info: in march test for flash (fptr=0x0, got 0x3f, expected 0x3f)
Info: in march test for flash (fptr=0x0, got 0x40, expected 0x40)
Info: in march test for flash (fptr=0x0, got 0x41, expected 0x41)
Info: in march test for flash (fptr=0x0, got 0x42, expected 0x42)
Info: in march test for flash (fptr=0x0, got 0x43, expected 0x43)
Info: in march test for flash (fptr=0x0, got 0x44, expected 0x44)
Info: in march test for flash (fptr=0x0, got 0x45, expected 0x45)
Info: in march test for flash (fptr=0x0, got 0x46, expected 0x46)
Info: in march test for flash (fptr=0x0, got 0x47, expected 0x47)
Info: in march test for flash (fptr=0x0, got 0x48, expected 0x48)
Info: in march test for flash (fptr=0x0, got 0x49, expected 0x49)
Info: in march test for flash (fptr=0x0, got 0x4a, expected 0x4a)
Info: in march test for flash (fptr=0x0, got 0x4b, expected 0x4b)
Info: in march test for flash (fptr=0x0, got 0x4c, expected 0x4c)
Info: in march test for flash (fptr=0x0, got 0x4d, expected 0x4d)
Info: in march test for flash (fptr=0x0, got 0x4e, expected 0x4e)
Info: in march test for flash (fptr=0x0, got 0x4f, expected 0x4f)
Info: in march test for flash (fptr=0x0, got 0x50, expected 0x50)
Info: in march test for flash (fptr=0x0, got 0x51, expected 0x51)
Info: in march test for flash (fptr=0x0, got 0x52, expected 0x52)
Info: in march test for flash (fptr=0x0, got 0x53, expected 0x53)
Info: in march test for flash (fptr=0x0, got 0x54, expected 0x54)
Info: in march test for flash (fptr=0x0, got 0x55, expected 0x55)
Info: in march test for flash (fptr=0x0, got 0x56, expected 0x56)
Info: in march test for flash (fptr=0x0, got 0x57, expected 0x57)
Info: in march test for flash (fptr=0x0, got 0x58, expected 0x58)
Info: in march test for flash (fptr=0x0, got 0x59, expected 0x59)
Info: in march test for flash (fptr=0x0, got 0x5a, expected 0x5a)
Info: in march test for flash (fptr=0x0, got 0x5b, expected 0x5b)
Info: in march test for flash (fptr=0x0, got 0x5c, expected 0x5c)
Info: in march test for flash (fptr=0x0, got 0x5d, expected 0x5d)
Info: in march test for flash (fptr=0x0, got 0x5e, expected 0x5e)
Info: in march test for flash (fptr=0x0, got 0x5f, expected 0x5f)
Info: in march test for flash (fptr=0x0, got 0x60, expected 0x60)
Info: in march test for flash (fptr=0x0, got 0x61, expected 0x61)
Info: in march test for flash (fptr=0x0, got 0x62, expected 0x62)
Info: in march test for flash (fptr=0x0, got 0x63, expected 0x63)
Info: in march test for flash (fptr=0x0, got 0x64, expected 0x64)
Info: in march test for flash (fptr=0x0, got 0x65, expected 0x65)
Info: in march test for flash (fptr=0x0, got 0x66, expected 0x66)
Info: in march test for flash (fptr=0x0, got 0x67, expected 0x67)
Info: in march test for flash (fptr=0x0, got 0x68, expected 0x68)
Info: in march test for flash (fptr=0x0, got 0x69, expected 0x69)
Info: in march test for flash (fptr=0x0, got 0x6a, expected 0x6a)
Info: in march test for flash (fptr=0x0, got 0x6b, expected 0x6b)
Info: in march test for flash (fptr=0x0, got 0x6c, expected 0x6c)
Info: in march test for flash (fptr=0x0, got 0x6d, expected 0x6d)
Info: in march test for flash (fptr=0x0, got 0x6e, expected 0x6e)
Info: in march test for flash (fptr=0x0, got 0x6f, expected 0x6f)
Info: in march test for flash (fptr=0x0, got 0x70, expected 0x70)
Info: in march test for flash (fptr=0x0, got 0x71, expected 0x71)
Info: in march test for flash (fptr=0x0, got 0x72, expected 0x72)
Info: in march test for flash (fptr=0x0, got 0x73, expected 0x73)
Info: in march test for flash (fptr=0x0, got 0x74, expected 0x74)
Info: in march test for flash (fptr=0x0, got 0x75, expected 0x75)
Info: in march test for flash (fptr=0x0, got 0x76, expected 0x76)
Info: in march test for flash (fptr=0x0, got 0x77, expected 0x77)
Info: in march test for flash (fptr=0x0, got 0x78, expected 0x78)
Info: in march test for flash (fptr=0x0, got 0x79, expected 0x79)
Info: in march test for flash (fptr=0x0, got 0x7a, expected 0x7a)
Info: in march test for flash (fptr=0x0, got 0x7b, expected 0x7b)
Info: in march test for flash (fptr=0x0, got 0x7c, expected 0x7c)
Info: in march test for flash (fptr=0x0, got 0x7d, expected 0x7d)
Info: in march test for flash (fptr=0x0, got 0x7e, expected 0x7e)
Info: in march test for flash (fptr=0x0, got 0x7f, expected 0x7f)
Info: in march test for flash (fptr=0x0, got 0x80, expected 0x80)
Info: in march test for flash (fptr=0x0, got 0x81, expected 0x81)
Info: in march test for flash (fptr=0x0, got 0x82, expected 0x82)
Info: in march test for flash (fptr=0x0, got 0x83, expected 0x83)
Info: in march test for flash (fptr=0x0, got 0x84, expected 0x84)
Info: in march test for flash (fptr=0x0, got 0x85, expected 0x85)
Info: in march test for flash (fptr=0x0, got 0x86, expected 0x86)
Info: in march test for flash (fptr=0x0, got 0x87, expected 0x87)
Info: in march test for flash (fptr=0x0, got 0x88, expected 0x88)
Info: in march test for flash (fptr=0x0, got 0x89, expected 0x89)
Info: in march test for flash (fptr=0x0, got 0x8a, expected 0x8a)
Info: in march test for flash (fptr=0x0, got 0x8b, expected 0x8b)
Info: in march test for flash (fptr=0x0, got 0x8c, expected 0x8c)
Info: in march test for flash (fptr=0x0, got 0x8d, expected 0x8d)
Info: in march test for flash (fptr=0x0, got 0x8e, expected 0x8e)
Info: in march test for flash (fptr=0x0, got 0x8f, expected 0x8f)
Info: in march test for flash (fptr=0x0, got 0x90, expected 0x90)
Info: in march test for flash (fptr=0x0, got 0x91, expected 0x91)
Info: in march test for flash (fptr=0x0, got 0x92, expected 0x92)
Info: in march test for flash (fptr=0x0, got 0x93, expected 0x93)
Info: in march test for flash (fptr=0x0, got 0x94, expected 0x94)
Info: in march test for flash (fptr=0x0, got 0x95, expected 0x95)
Info: in march test for flash (fptr=0x0, got 0x96, expected 0x96)
Info: in march test for flash (fptr=0x0, got 0x97, expected 0x97)
Info: in march test for flash (fptr=0x0, got 0x98, expected 0x98)
Info: in march test for flash (fptr=0x0, got 0x99, expected 0x99)
Info: in march test for flash (fptr=0x0, got 0x9a, expected 0x9a)
Info: in march test for flash (fptr=0x0, got 0x9b, expected 0x9b)
Info: in march test for flash (fptr=0x0, got 0x9c, expected 0x9c)
Info: in march test for flash (fptr=0x0, got 0x9d, expected 0x9d)
Info: in march test for flash (fptr=0x0, got 0x9e, expected 0x9e)
Info: in march test for flash (fptr=0x0, got 0x9f, expected 0x9f)
Info: in march test for flash (fptr=0x0, got 0xa0, expected 0xa0)
Info: in march test for flash (fptr=0x0, got 0xa1, expected 0xa1)
Info: in march test for flash (fptr=0x0, got 0xa2, expected 0xa2)
Info: in march test for flash (fptr=0x0, got 0xa3, expected 0xa3)
Info: in march test for flash (fptr=0x0, got 0xa4, expected 0xa4)
Info: in march test for flash (fptr=0x0, got 0xa5, expected 0xa5)
Info: in march test for flash (fptr=0x0, got 0xa6, expected 0xa6)
Info: in march test for flash (fptr=0x0, got 0xa7, expected 0xa7)
Info: in march test for flash (fptr=0x0, got 0xa8, expected 0xa8)
Info: in march test for flash (fptr=0x0, got 0xa9, expected 0xa9)
Info: in march test for flash (fptr=0x0, got 0xaa, expected 0xaa)
Info: in march test for flash (fptr=0x0, got 0xab, expected 0xab)
Info: in march test for flash (fptr=0x0, got 0xac, expected 0xac)
Info: in march test for flash (fptr=0x0, got 0xad, expected 0xad)
Info: in march test for flash (fptr=0x0, got 0xae, expected 0xae)
Info: in march test for flash (fptr=0x0, got 0xaf, expected 0xaf)
Info: in march test for flash (fptr=0x0, got 0xb0, expected 0xb0)
Info: in march test for flash (fptr=0x0, got 0xb1, expected 0xb1)
Info: in march test for flash (fptr=0x0, got 0xb2, expected 0xb2)
Info: in march test for flash (fptr=0x0, got 0xb3, expected 0xb3)
Info: in march test for flash (fptr=0x0, got 0xb4, expected 0xb4)
Info: in march test for flash (fptr=0x0, got 0xb5, expected 0xb5)
Info: in march test for flash (fptr=0x0, got 0xb6, expected 0xb6)
Info: in march test for flash (fptr=0x0, got 0xb7, expected 0xb7)
Info: in march test for flash (fptr=0x0, got 0xb8, expected 0xb8)
Info: in march test for flash (fptr=0x0, got 0xb9, expected 0xb9)
Info: in march test for flash (fptr=0x0, got 0xba, expected 0xba)
Info: in march test for flash (fptr=0x0, got 0xbb, expected 0xbb)
Info: in march test for flash (fptr=0x0, got 0xbc, expected 0xbc)
Info: in march test for flash (fptr=0x0, got 0xbd, expected 0xbd)
Info: in march test for flash (fptr=0x0, got 0xbe, expected 0xbe)
Info: in march test for flash (fptr=0x0, got 0xbf, expected 0xbf)
Info: in march test for flash (fptr=0x0, got 0xc0, expected 0xc0)
Info: in march test for flash (fptr=0x0, got 0xc1, expected 0xc1)
Info: in march test for flash (fptr=0x0, got 0xc2, expected 0xc2)
Info: in march test for flash (fptr=0x0, got 0xc3, expected 0xc3)
Info: in march test for flash (fptr=0x0, got 0xc4, expected 0xc4)
Info: in march test for flash (fptr=0x0, got 0xc5, expected 0xc5)
Info: in march test for flash (fptr=0x0, got 0xc6, expected 0xc6)
Info: in march test for flash (fptr=0x0, got 0xc7, expected 0xc7)
Info: in march test for flash (fptr=0x0, got 0xc8, expected 0xc8)
Info: in march test for flash (fptr=0x0, got 0xc9, expected 0xc9)
Info: in march test for flash (fptr=0x0, got 0xca, expected 0xca)
Info: in march test for flash (fptr=0x0, got 0xcb, expected 0xcb)
Info: in march test for flash (fptr=0x0, got 0xcc, expected 0xcc)
Info: in march test for flash (fptr=0x0, got 0xcd, expected 0xcd)
Info: in march test for flash (fptr=0x0, got 0xce, expected 0xce)
Info: in march test for flash (fptr=0x0, got 0xcf, expected 0xcf)
Info: in march test for flash (fptr=0x0, got 0xd0, expected 0xd0)
Info: in march test for flash (fptr=0x0, got 0xd1, expected 0xd1)
Info: in march test for flash (fptr=0x0, got 0xd2, expected 0xd2)
Info: in march test for flash (fptr=0x0, got 0xd3, expected 0xd3)
Info: in march test for flash (fptr=0x0, got 0xd4, expected 0xd4)
Info: in march test for flash (fptr=0x0, got 0xd5, expected 0xd5)
Info: in march test for flash (fptr=0x0, got 0xd6, expected 0xd6)
Info: in march test for flash (fptr=0x0, got 0xd7, expected 0xd7)
Info: in march test for flash (fptr=0x0, got 0xd8, expected 0xd8)
Info: in march test for flash (fptr=0x0, got 0xd9, expected 0xd9)
Info: in march test for flash (fptr=0x0, got 0xda, expected 0xda)
Info: in march test for flash (fptr=0x0, got 0xdb, expected 0xdb)
Info: in march test for flash (fptr=0x0, got 0xdc, expected 0xdc)
Info: in march test for flash (fptr=0x0, got 0xdd, expected 0xdd)
Info: in march test for flash (fptr=0x0, got 0xde, expected 0xde)
Info: in march test for flash (fptr=0x0, got 0xdf, expected 0xdf)
Info: in march test for flash (fptr=0x0, got 0xe0, expected 0xe0)
Info: in march test for flash (fptr=0x0, got 0xe1, expected 0xe1)
Info: in march test for flash (fptr=0x0, got 0xe2, expected 0xe2)
Info: in march test for flash (fptr=0x0, got 0xe3, expected 0xe3)
Info: in march test for flash (fptr=0x0, got 0xe4, expected 0xe4)
Info: in march test for flash (fptr=0x0, got 0xe5, expected 0xe5)
Info: in march test for flash (fptr=0x0, got 0xe6, expected 0xe6)
Info: in march test for flash (fptr=0x0, got 0xe7, expected 0xe7)
Info: in march test for flash (fptr=0x0, got 0xe8, expected 0xe8)
Info: in march test for flash (fptr=0x0, got 0xe9, expected 0xe9)
Info: in march test for flash (fptr=0x0, got 0xea, expected 0xea)
Info: in march test for flash (fptr=0x0, got 0xeb, expected 0xeb)
Info: in march test for flash (fptr=0x0, got 0xec, expected 0xec)
Info: in march test for flash (fptr=0x0, got 0xed, expected 0xed)
Info: in march test for flash (fptr=0x0, got 0xee, expected 0xee)
Info: in march test for flash (fptr=0x0, got 0xef, expected 0xef)
Info: in march test for flash (fptr=0x0, got 0xf0, expected 0xf0)
Info: in march test for flash (fptr=0x0, got 0xf1, expected 0xf1)
Info: in march test for flash (fptr=0x0, got 0xf2, expected 0xf2)
Info: in march test for flash (fptr=0x0, got 0xf3, expected 0xf3)
Info: in march test for flash (fptr=0x0, got 0xf4, expected 0xf4)
Info: in march test for flash (fptr=0x0, got 0xf5, expected 0xf5)
Info: in march test for flash (fptr=0x0, got 0xf6, expected 0xf6)
Info: in march test for flash (fptr=0x0, got 0xf7, expected 0xf7)
Info: in march test for flash (fptr=0x0, got 0xf8, expected 0xf8)
Info: in march test for flash (fptr=0x0, got 0xf9, expected 0xf9)
Info: in march test for flash (fptr=0x0, got 0xfa, expected 0xfa)
Info: in march test for flash (fptr=0x0, got 0xfb, expected 0xfb)
Info: in march test for flash (fptr=0x0, got 0xfc, expected 0xfc)
Info: in march test for flash (fptr=0x0, got 0xfd, expected 0xfd)
Info: in march test for flash (fptr=0x0, got 0xfe, expected 0xfe)
Info: in march test for flash (fptr=0x0, got 0xff, expected 0xff)
Info: in march test for flash (fptr=0x0, got 0x100, expected 0x100)
Info: in march test for flash (fptr=0x0, got 0x101, expected 0x101)
Info: in march test for flash (fptr=0x0, got 0x102, expected 0x102)
Info: starting ext mem tests
Info: in march test for extmem (fptr=0x1000000, got 0x3, expected 0x3)
Info: in march test for extmem (fptr=0x1000000, got 0x4, expected 0x4)
Info: in march test for extmem (fptr=0x1000000, got 0x5, expected 0x5)
Info: in march test for extmem (fptr=0x1000000, got 0x6, expected 0x6)
Info: in march test for extmem (fptr=0x1000000, got 0x7, expected 0x7)
Info: in march test for extmem (fptr=0x1000000, got 0x8, expected 0x8)
Info: in march test for extmem (fptr=0x1000000, got 0x9, expected 0x9)
Info: in march test for extmem (fptr=0x1000000, got 0xa, expected 0xa)
Info: in march test for extmem (fptr=0x1000000, got 0xb, expected 0xb)
Info: in march test for extmem (fptr=0x1000000, got 0xc, expected 0xc)
Info: in march test for extmem (fptr=0x1000000, got 0xd, expected 0xd)
Info: in march test for extmem (fptr=0x1000000, got 0xe, expected 0xe)
Info: in march test for extmem (fptr=0x1000000, got 0xf, expected 0xf)
Info: in march test for extmem (fptr=0x1000000, got 0x10, expected 0x10)
Info: in march test for extmem (fptr=0x1000000, got 0x11, expected 0x11)
Info: in march test for extmem (fptr=0x1000000, got 0x12, expected 0x12)
Info: in march test for extmem (fptr=0x1000000, got 0x13, expected 0x13)
Info: in march test for extmem (fptr=0x1000000, got 0x14, expected 0x14)
Info: in march test for extmem (fptr=0x1000000, got 0x15, expected 0x15)
Info: in march test for extmem (fptr=0x1000000, got 0x16, expected 0x16)
Info: in march test for extmem (fptr=0x1000000, got 0x17, expected 0x17)
Info: in march test for extmem (fptr=0x1000000, got 0x18, expected 0x18)
Info: in march test for extmem (fptr=0x1000000, got 0x19, expected 0x19)
Info: in march test for extmem (fptr=0x1000000, got 0x1a, expected 0x1a)
Info: in march test for extmem (fptr=0x1000000, got 0x1b, expected 0x1b)
Info: in march test for extmem (fptr=0x1000000, got 0x1c, expected 0x1c)
Info: in march test for extmem (fptr=0x1000000, got 0x1d, expected 0x1d)
Info: in march test for extmem (fptr=0x1000000, got 0x1e, expected 0x1e)
Info: in march test for extmem (fptr=0x1000000, got 0x1f, expected 0x1f)
Info: in march test for extmem (fptr=0x1000000, got 0x20, expected 0x20)
Info: in march test for extmem (fptr=0x1000000, got 0x21, expected 0x21)
Info: in march test for extmem (fptr=0x1000000, got 0x22, expected 0x22)
Info: in march test for extmem (fptr=0x1000000, got 0x23, expected 0x23)
Info: in march test for extmem (fptr=0x1000000, got 0x24, expected 0x24)
Info: in march test for extmem (fptr=0x1000000, got 0x25, expected 0x25)
Info: in march test for extmem (fptr=0x1000000, got 0x26, expected 0x26)
Info: in march test for extmem (fptr=0x1000000, got 0x27, expected 0x27)
Info: in march test for extmem (fptr=0x1000000, got 0x28, expected 0x28)
Info: in march test for extmem (fptr=0x1000000, got 0x29, expected 0x29)
Info: in march test for extmem (fptr=0x1000000, got 0x2a, expected 0x2a)
Info: in march test for extmem (fptr=0x1000000, got 0x2b, expected 0x2b)
Info: in march test for extmem (fptr=0x1000000, got 0x2c, expected 0x2c)
Info: in march test for extmem (fptr=0x1000000, got 0x2d, expected 0x2d)
Info: in march test for extmem (fptr=0x1000000, got 0x2e, expected 0x2e)
Info: in march test for extmem (fptr=0x1000000, got 0x2f, expected 0x2f)
Info: in march test for extmem (fptr=0x1000000, got 0x30, expected 0x30)
Info: in march test for extmem (fptr=0x1000000, got 0x31, expected 0x31)
Info: in march test for extmem (fptr=0x1000000, got 0x32, expected 0x32)
Info: in march test for extmem (fptr=0x1000000, got 0x33, expected 0x33)
Info: in march test for extmem (fptr=0x1000000, got 0x34, expected 0x34)
Info: in march test for extmem (fptr=0x1000000, got 0x35, expected 0x35)
Info: in march test for extmem (fptr=0x1000000, got 0x36, expected 0x36)
Info: in march test for extmem (fptr=0x1000000, got 0x37, expected 0x37)
Info: in march test for extmem (fptr=0x1000000, got 0x38, expected 0x38)
Info: in march test for extmem (fptr=0x1000000, got 0x39, expected 0x39)
Info: in march test for extmem (fptr=0x1000000, got 0x3a, expected 0x3a)
Info: in march test for extmem (fptr=0x1000000, got 0x3b, expected 0x3b)
Info: in march test for extmem (fptr=0x1000000, got 0x3c, expected 0x3c)
Info: in march test for extmem (fptr=0x1000000, got 0x3d, expected 0x3d)
Info: in march test for extmem (fptr=0x1000000, got 0x3e, expected 0x3e)
Info: in march test for extmem (fptr=0x1000000, got 0x3f, expected 0x3f)
Info: in march test for extmem (fptr=0x1000000, got 0x40, expected 0x40)
Info: in march test for extmem (fptr=0x1000000, got 0x41, expected 0x41)
Info: in march test for extmem (fptr=0x1000000, got 0x42, expected 0x42)
Info: in march test for extmem (fptr=0x1000000, got 0x43, expected 0x43)
Info: in march test for extmem (fptr=0x1000000, got 0x44, expected 0x44)
Info: in march test for extmem (fptr=0x1000000, got 0x45, expected 0x45)
Info: in march test for extmem (fptr=0x1000000, got 0x46, expected 0x46)
Info: in march test for extmem (fptr=0x1000000, got 0x47, expected 0x47)
Info: in march test for extmem (fptr=0x1000000, got 0x48, expected 0x48)
Info: in march test for extmem (fptr=0x1000000, got 0x49, expected 0x49)
Info: in march test for extmem (fptr=0x1000000, got 0x4a, expected 0x4a)
Info: in march test for extmem (fptr=0x1000000, got 0x4b, expected 0x4b)
Info: in march test for extmem (fptr=0x1000000, got 0x4c, expected 0x4c)
Info: in march test for extmem (fptr=0x1000000, got 0x4d, expected 0x4d)
Info: in march test for extmem (fptr=0x1000000, got 0x4e, expected 0x4e)
Info: in march test for extmem (fptr=0x1000000, got 0x4f, expected 0x4f)
Info: in march test for extmem (fptr=0x1000000, got 0x50, expected 0x50)
Info: in march test for extmem (fptr=0x1000000, got 0x51, expected 0x51)
Info: in march test for extmem (fptr=0x1000000, got 0x52, expected 0x52)
Info: in march test for extmem (fptr=0x1000000, got 0x53, expected 0x53)
Info: in march test for extmem (fptr=0x1000000, got 0x54, expected 0x54)
Info: in march test for extmem (fptr=0x1000000, got 0x55, expected 0x55)
Info: in march test for extmem (fptr=0x1000000, got 0x56, expected 0x56)
Info: in march test for extmem (fptr=0x1000000, got 0x57, expected 0x57)
Info: in march test for extmem (fptr=0x1000000, got 0x58, expected 0x58)
Info: in march test for extmem (fptr=0x1000000, got 0x59, expected 0x59)
Info: in march test for extmem (fptr=0x1000000, got 0x5a, expected 0x5a)
Info: in march test for extmem (fptr=0x1000000, got 0x5b, expected 0x5b)
Info: in march test for extmem (fptr=0x1000000, got 0x5c, expected 0x5c)
Info: in march test for extmem (fptr=0x1000000, got 0x5d, expected 0x5d)
Info: in march test for extmem (fptr=0x1000000, got 0x5e, expected 0x5e)
Info: in march test for extmem (fptr=0x1000000, got 0x5f, expected 0x5f)
Info: in march test for extmem (fptr=0x1000000, got 0x60, expected 0x60)
Info: in march test for extmem (fptr=0x1000000, got 0x61, expected 0x61)
Info: in march test for extmem (fptr=0x1000000, got 0x62, expected 0x62)
Info: in march test for extmem (fptr=0x1000000, got 0x63, expected 0x63)
Info: in march test for extmem (fptr=0x1000000, got 0x64, expected 0x64)
Info: in march test for extmem (fptr=0x1000000, got 0x65, expected 0x65)
Info: in march test for extmem (fptr=0x1000000, got 0x66, expected 0x66)
Info: in march test for extmem (fptr=0x1000000, got 0x67, expected 0x67)
Info: in march test for extmem (fptr=0x1000000, got 0x68, expected 0x68)
Info: in march test for extmem (fptr=0x1000000, got 0x69, expected 0x69)
Info: in march test for extmem (fptr=0x1000000, got 0x6a, expected 0x6a)
Info: in march test for extmem (fptr=0x1000000, got 0x6b, expected 0x6b)
Info: in march test for extmem (fptr=0x1000000, got 0x6c, expected 0x6c)
Info: in march test for extmem (fptr=0x1000000, got 0x6d, expected 0x6d)
Info: in march test for extmem (fptr=0x1000000, got 0x6e, expected 0x6e)
Info: in march test for extmem (fptr=0x1000000, got 0x6f, expected 0x6f)
Info: in march test for extmem (fptr=0x1000000, got 0x70, expected 0x70)
Info: in march test for extmem (fptr=0x1000000, got 0x71, expected 0x71)
Info: in march test for extmem (fptr=0x1000000, got 0x72, expected 0x72)
Info: in march test for extmem (fptr=0x1000000, got 0x73, expected 0x73)
Info: in march test for extmem (fptr=0x1000000, got 0x74, expected 0x74)
Info: in march test for extmem (fptr=0x1000000, got 0x75, expected 0x75)
Info: in march test for extmem (fptr=0x1000000, got 0x76, expected 0x76)
Info: in march test for extmem (fptr=0x1000000, got 0x77, expected 0x77)
Info: in march test for extmem (fptr=0x1000000, got 0x78, expected 0x78)
Info: in march test for extmem (fptr=0x1000000, got 0x79, expected 0x79)
Info: in march test for extmem (fptr=0x1000000, got 0x7a, expected 0x7a)
Info: in march test for extmem (fptr=0x1000000, got 0x7b, expected 0x7b)
Info: in march test for extmem (fptr=0x1000000, got 0x7c, expected 0x7c)
Info: in march test for extmem (fptr=0x1000000, got 0x7d, expected 0x7d)
Info: in march test for extmem (fptr=0x1000000, got 0x7e, expected 0x7e)
Info: in march test for extmem (fptr=0x1000000, got 0x7f, expected 0x7f)
Info: in march test for extmem (fptr=0x1000000, got 0x80, expected 0x80)
Info: in march test for extmem (fptr=0x1000000, got 0x81, expected 0x81)
Info: in march test for extmem (fptr=0x1000000, got 0x82, expected 0x82)
Info: in march test for extmem (fptr=0x1000000, got 0x83, expected 0x83)
Info: in march test for extmem (fptr=0x1000000, got 0x84, expected 0x84)
Info: in march test for extmem (fptr=0x1000000, got 0x85, expected 0x85)
Info: in march test for extmem (fptr=0x1000000, got 0x86, expected 0x86)
Info: in march test for extmem (fptr=0x1000000, got 0x87, expected 0x87)
Info: in march test for extmem (fptr=0x1000000, got 0x88, expected 0x88)
Info: in march test for extmem (fptr=0x1000000, got 0x89, expected 0x89)
Info: in march test for extmem (fptr=0x1000000, got 0x8a, expected 0x8a)
Info: in march test for extmem (fptr=0x1000000, got 0x8b, expected 0x8b)
Info: in march test for extmem (fptr=0x1000000, got 0x8c, expected 0x8c)
Info: in march test for extmem (fptr=0x1000000, got 0x8d, expected 0x8d)
Info: in march test for extmem (fptr=0x1000000, got 0x8e, expected 0x8e)
Info: in march test for extmem (fptr=0x1000000, got 0x8f, expected 0x8f)
Info: in march test for extmem (fptr=0x1000000, got 0x90, expected 0x90)
Info: in march test for extmem (fptr=0x1000000, got 0x91, expected 0x91)
Info: in march test for extmem (fptr=0x1000000, got 0x92, expected 0x92)
Info: in march test for extmem (fptr=0x1000000, got 0x93, expected 0x93)
Info: in march test for extmem (fptr=0x1000000, got 0x94, expected 0x94)
Info: in march test for extmem (fptr=0x1000000, got 0x95, expected 0x95)
Info: in march test for extmem (fptr=0x1000000, got 0x96, expected 0x96)
Info: in march test for extmem (fptr=0x1000000, got 0x97, expected 0x97)
Info: in march test for extmem (fptr=0x1000000, got 0x98, expected 0x98)
Info: in march test for extmem (fptr=0x1000000, got 0x99, expected 0x99)
Info: in march test for extmem (fptr=0x1000000, got 0x9a, expected 0x9a)
Info: in march test for extmem (fptr=0x1000000, got 0x9b, expected 0x9b)
Info: in march test for extmem (fptr=0x1000000, got 0x9c, expected 0x9c)
Info: in march test for extmem (fptr=0x1000000, got 0x9d, expected 0x9d)
Info: in march test for extmem (fptr=0x1000000, got 0x9e, expected 0x9e)
Info: in march test for extmem (fptr=0x1000000, got 0x9f, expected 0x9f)
Info: in march test for extmem (fptr=0x1000000, got 0xa0, expected 0xa0)
Info: in march test for extmem (fptr=0x1000000, got 0xa1, expected 0xa1)
Info: in march test for extmem (fptr=0x1000000, got 0xa2, expected 0xa2)
Info: in march test for extmem (fptr=0x1000000, got 0xa3, expected 0xa3)
Info: in march test for extmem (fptr=0x1000000, got 0xa4, expected 0xa4)
Info: in march test for extmem (fptr=0x1000000, got 0xa5, expected 0xa5)
Info: in march test for extmem (fptr=0x1000000, got 0xa6, expected 0xa6)
Info: in march test for extmem (fptr=0x1000000, got 0xa7, expected 0xa7)
Info: in march test for extmem (fptr=0x1000000, got 0xa8, expected 0xa8)
Info: in march test for extmem (fptr=0x1000000, got 0xa9, expected 0xa9)
Info: in march test for extmem (fptr=0x1000000, got 0xaa, expected 0xaa)
Info: in march test for extmem (fptr=0x1000000, got 0xab, expected 0xab)
Info: in march test for extmem (fptr=0x1000000, got 0xac, expected 0xac)
Info: in march test for extmem (fptr=0x1000000, got 0xad, expected 0xad)
Info: in march test for extmem (fptr=0x1000000, got 0xae, expected 0xae)
Info: in march test for extmem (fptr=0x1000000, got 0xaf, expected 0xaf)
Info: in march test for extmem (fptr=0x1000000, got 0xb0, expected 0xb0)
Info: in march test for extmem (fptr=0x1000000, got 0xb1, expected 0xb1)
Info: in march test for extmem (fptr=0x1000000, got 0xb2, expected 0xb2)
Info: in march test for extmem (fptr=0x1000000, got 0xb3, expected 0xb3)
Info: in march test for extmem (fptr=0x1000000, got 0xb4, expected 0xb4)
Info: in march test for extmem (fptr=0x1000000, got 0xb5, expected 0xb5)
Info: in march test for extmem (fptr=0x1000000, got 0xb6, expected 0xb6)
Info: in march test for extmem (fptr=0x1000000, got 0xb7, expected 0xb7)
Info: in march test for extmem (fptr=0x1000000, got 0xb8, expected 0xb8)
Info: in march test for extmem (fptr=0x1000000, got 0xb9, expected 0xb9)
Info: in march test for extmem (fptr=0x1000000, got 0xba, expected 0xba)
Info: in march test for extmem (fptr=0x1000000, got 0xbb, expected 0xbb)
Info: in march test for extmem (fptr=0x1000000, got 0xbc, expected 0xbc)
Info: in march test for extmem (fptr=0x1000000, got 0xbd, expected 0xbd)
Info: in march test for extmem (fptr=0x1000000, got 0xbe, expected 0xbe)
Info: in march test for extmem (fptr=0x1000000, got 0xbf, expected 0xbf)
Info: in march test for extmem (fptr=0x1000000, got 0xc0, expected 0xc0)
Info: in march test for extmem (fptr=0x1000000, got 0xc1, expected 0xc1)
Info: in march test for extmem (fptr=0x1000000, got 0xc2, expected 0xc2)
Info: in march test for extmem (fptr=0x1000000, got 0xc3, expected 0xc3)
Info: in march test for extmem (fptr=0x1000000, got 0xc4, expected 0xc4)
Info: in march test for extmem (fptr=0x1000000, got 0xc5, expected 0xc5)
Info: in march test for extmem (fptr=0x1000000, got 0xc6, expected 0xc6)
Info: in march test for extmem (fptr=0x1000000, got 0xc7, expected 0xc7)
Info: in march test for extmem (fptr=0x1000000, got 0xc8, expected 0xc8)
Info: in march test for extmem (fptr=0x1000000, got 0xc9, expected 0xc9)
Info: in march test for extmem (fptr=0x1000000, got 0xca, expected 0xca)
Info: in march test for extmem (fptr=0x1000000, got 0xcb, expected 0xcb)
Info: in march test for extmem (fptr=0x1000000, got 0xcc, expected 0xcc)
Info: in march test for extmem (fptr=0x1000000, got 0xcd, expected 0xcd)
Info: in march test for extmem (fptr=0x1000000, got 0xce, expected 0xce)
Info: in march test for extmem (fptr=0x1000000, got 0xcf, expected 0xcf)
Info: in march test for extmem (fptr=0x1000000, got 0xd0, expected 0xd0)
Info: in march test for extmem (fptr=0x1000000, got 0xd1, expected 0xd1)
Info: in march test for extmem (fptr=0x1000000, got 0xd2, expected 0xd2)
Info: in march test for extmem (fptr=0x1000000, got 0xd3, expected 0xd3)
Info: in march test for extmem (fptr=0x1000000, got 0xd4, expected 0xd4)
Info: in march test for extmem (fptr=0x1000000, got 0xd5, expected 0xd5)
Info: in march test for extmem (fptr=0x1000000, got 0xd6, expected 0xd6)
Info: in march test for extmem (fptr=0x1000000, got 0xd7, expected 0xd7)
Info: in march test for extmem (fptr=0x1000000, got 0xd8, expected 0xd8)
Info: in march test for extmem (fptr=0x1000000, got 0xd9, expected 0xd9)
Info: in march test for extmem (fptr=0x1000000, got 0xda, expected 0xda)
Info: in march test for extmem (fptr=0x1000000, got 0xdb, expected 0xdb)
Info: in march test for extmem (fptr=0x1000000, got 0xdc, expected 0xdc)
Info: in march test for extmem (fptr=0x1000000, got 0xdd, expected 0xdd)
Info: in march test for extmem (fptr=0x1000000, got 0xde, expected 0xde)
Info: in march test for extmem (fptr=0x1000000, got 0xdf, expected 0xdf)
Info: in march test for extmem (fptr=0x1000000, got 0xe0, expected 0xe0)
Info: in march test for extmem (fptr=0x1000000, got 0xe1, expected 0xe1)
Info: in march test for extmem (fptr=0x1000000, got 0xe2, expected 0xe2)
Info: in march test for extmem (fptr=0x1000000, got 0xe3, expected 0xe3)
Info: in march test for extmem (fptr=0x1000000, got 0xe4, expected 0xe4)
Info: in march test for extmem (fptr=0x1000000, got 0xe5, expected 0xe5)
Info: in march test for extmem (fptr=0x1000000, got 0xe6, expected 0xe6)
Info: in march test for extmem (fptr=0x1000000, got 0xe7, expected 0xe7)
Info: in march test for extmem (fptr=0x1000000, got 0xe8, expected 0xe8)
Info: in march test for extmem (fptr=0x1000000, got 0xe9, expected 0xe9)
Info: in march test for extmem (fptr=0x1000000, got 0xea, expected 0xea)
Info: in march test for extmem (fptr=0x1000000, got 0xeb, expected 0xeb)
Info: in march test for extmem (fptr=0x1000000, got 0xec, expected 0xec)
Info: in march test for extmem (fptr=0x1000000, got 0xed, expected 0xed)
Info: in march test for extmem (fptr=0x1000000, got 0xee, expected 0xee)
Info: in march test for extmem (fptr=0x1000000, got 0xef, expected 0xef)
Info: in march test for extmem (fptr=0x1000000, got 0xf0, expected 0xf0)
Info: in march test for extmem (fptr=0x1000000, got 0xf1, expected 0xf1)
Info: in march test for extmem (fptr=0x1000000, got 0xf2, expected 0xf2)
Info: in march test for extmem (fptr=0x1000000, got 0xf3, expected 0xf3)
Info: in march test for extmem (fptr=0x1000000, got 0xf4, expected 0xf4)
Info: in march test for extmem (fptr=0x1000000, got 0xf5, expected 0xf5)
Info: in march test for extmem (fptr=0x1000000, got 0xf6, expected 0xf6)
Info: in march test for extmem (fptr=0x1000000, got 0xf7, expected 0xf7)
Info: in march test for extmem (fptr=0x1000000, got 0xf8, expected 0xf8)
Info: in march test for extmem (fptr=0x1000000, got 0xf9, expected 0xf9)
Info: in march test for extmem (fptr=0x1000000, got 0xfa, expected 0xfa)
Info: in march test for extmem (fptr=0x1000000, got 0xfb, expected 0xfb)
Info: in march test for extmem (fptr=0x1000000, got 0xfc, expected 0xfc)
Info: in march test for extmem (fptr=0x1000000, got 0xfd, expected 0xfd)
Info: in march test for extmem (fptr=0x1000000, got 0xfe, expected 0xfe)
Info: in march test for extmem (fptr=0x1000000, got 0xff, expected 0xff)
Info: in march test for extmem (fptr=0x1000000, got 0x100, expected 0x100)
Info: in march test for extmem (fptr=0x1000000, got 0x101, expected 0x101)
Info: in march test for extmem (fptr=0x1000000, got 0x102, expected 0x102)
Info: starting int mem tests
Info: in march test for intmem (fptr=0x40064000, got 0x3, expected 0x3)
Info: in march test for intmem (fptr=0x40064000, got 0x4, expected 0x4)
Info: in march test for intmem (fptr=0x40064000, got 0x5, expected 0x5)
Info: in march test for intmem (fptr=0x40064000, got 0x6, expected 0x6)
Info: in march test for intmem (fptr=0x40064000, got 0x7, expected 0x7)
Info: in march test for intmem (fptr=0x40064000, got 0x8, expected 0x8)
Info: in march test for intmem (fptr=0x40064000, got 0x9, expected 0x9)
Info: in march test for intmem (fptr=0x40064000, got 0xa, expected 0xa)
Info: in march test for intmem (fptr=0x40064000, got 0xb, expected 0xb)
Info: in march test for intmem (fptr=0x40064000, got 0xc, expected 0xc)
Info: in march test for intmem (fptr=0x40064000, got 0xd, expected 0xd)
Info: in march test for intmem (fptr=0x40064000, got 0xe, expected 0xe)
Info: in march test for intmem (fptr=0x40064000, got 0xf, expected 0xf)
Info: in march test for intmem (fptr=0x40064000, got 0x10, expected 0x10)
Info: in march test for intmem (fptr=0x40064000, got 0x11, expected 0x11)
Info: in march test for intmem (fptr=0x40064000, got 0x12, expected 0x12)
Info: in march test for intmem (fptr=0x40064000, got 0x13, expected 0x13)
Info: in march test for intmem (fptr=0x40064000, got 0x14, expected 0x14)
Info: in march test for intmem (fptr=0x40064000, got 0x15, expected 0x15)
Info: in march test for intmem (fptr=0x40064000, got 0x16, expected 0x16)
Info: in march test for intmem (fptr=0x40064000, got 0x17, expected 0x17)
Info: in march test for intmem (fptr=0x40064000, got 0x18, expected 0x18)
Info: in march test for intmem (fptr=0x40064000, got 0x19, expected 0x19)
Info: in march test for intmem (fptr=0x40064000, got 0x1a, expected 0x1a)
Info: in march test for intmem (fptr=0x40064000, got 0x1b, expected 0x1b)
Info: in march test for intmem (fptr=0x40064000, got 0x1c, expected 0x1c)
Info: in march test for intmem (fptr=0x40064000, got 0x1d, expected 0x1d)
Info: in march test for intmem (fptr=0x40064000, got 0x1e, expected 0x1e)
Info: in march test for intmem (fptr=0x40064000, got 0x1f, expected 0x1f)
Info: in march test for intmem (fptr=0x40064000, got 0x20, expected 0x20)
Info: in march test for intmem (fptr=0x40064000, got 0x21, expected 0x21)
Info: in march test for intmem (fptr=0x40064000, got 0x22, expected 0x22)
Info: in march test for intmem (fptr=0x40064000, got 0x23, expected 0x23)
Info: in march test for intmem (fptr=0x40064000, got 0x24, expected 0x24)
Info: in march test for intmem (fptr=0x40064000, got 0x25, expected 0x25)
Info: in march test for intmem (fptr=0x40064000, got 0x26, expected 0x26)
Info: in march test for intmem (fptr=0x40064000, got 0x27, expected 0x27)
Info: in march test for intmem (fptr=0x40064000, got 0x28, expected 0x28)
Info: in march test for intmem (fptr=0x40064000, got 0x29, expected 0x29)
Info: in march test for intmem (fptr=0x40064000, got 0x2a, expected 0x2a)
Info: in march test for intmem (fptr=0x40064000, got 0x2b, expected 0x2b)
Info: in march test for intmem (fptr=0x40064000, got 0x2c, expected 0x2c)
Info: in march test for intmem (fptr=0x40064000, got 0x2d, expected 0x2d)
Info: in march test for intmem (fptr=0x40064000, got 0x2e, expected 0x2e)
Info: in march test for intmem (fptr=0x40064000, got 0x2f, expected 0x2f)
Info: in march test for intmem (fptr=0x40064000, got 0x30, expected 0x30)
Info: in march test for intmem (fptr=0x40064000, got 0x31, expected 0x31)
Info: in march test for intmem (fptr=0x40064000, got 0x32, expected 0x32)
Info: in march test for intmem (fptr=0x40064000, got 0x33, expected 0x33)
Info: in march test for intmem (fptr=0x40064000, got 0x34, expected 0x34)
Info: in march test for intmem (fptr=0x40064000, got 0x35, expected 0x35)
Info: in march test for intmem (fptr=0x40064000, got 0x36, expected 0x36)
Info: in march test for intmem (fptr=0x40064000, got 0x37, expected 0x37)
Info: in march test for intmem (fptr=0x40064000, got 0x38, expected 0x38)
Info: in march test for intmem (fptr=0x40064000, got 0x39, expected 0x39)
Info: in march test for intmem (fptr=0x40064000, got 0x3a, expected 0x3a)
Info: in march test for intmem (fptr=0x40064000, got 0x3b, expected 0x3b)
Info: in march test for intmem (fptr=0x40064000, got 0x3c, expected 0x3c)
Info: in march test for intmem (fptr=0x40064000, got 0x3d, expected 0x3d)
Info: in march test for intmem (fptr=0x40064000, got 0x3e, expected 0x3e)
Info: in march test for intmem (fptr=0x40064000, got 0x3f, expected 0x3f)
Info: in march test for intmem (fptr=0x40064000, got 0x40, expected 0x40)
Info: in march test for intmem (fptr=0x40064000, got 0x41, expected 0x41)
Info: in march test for intmem (fptr=0x40064000, got 0x42, expected 0x42)
Info: in march test for intmem (fptr=0x40064000, got 0x43, expected 0x43)
Info: in march test for intmem (fptr=0x40064000, got 0x44, expected 0x44)
Info: in march test for intmem (fptr=0x40064000, got 0x45, expected 0x45)
Info: in march test for intmem (fptr=0x40064000, got 0x46, expected 0x46)
Info: in march test for intmem (fptr=0x40064000, got 0x47, expected 0x47)
Info: in march test for intmem (fptr=0x40064000, got 0x48, expected 0x48)
Info: in march test for intmem (fptr=0x40064000, got 0x49, expected 0x49)
Info: in march test for intmem (fptr=0x40064000, got 0x4a, expected 0x4a)
Info: in march test for intmem (fptr=0x40064000, got 0x4b, expected 0x4b)
Info: in march test for intmem (fptr=0x40064000, got 0x4c, expected 0x4c)
Info: in march test for intmem (fptr=0x40064000, got 0x4d, expected 0x4d)
Info: in march test for intmem (fptr=0x40064000, got 0x4e, expected 0x4e)
Info: in march test for intmem (fptr=0x40064000, got 0x4f, expected 0x4f)
Info: in march test for intmem (fptr=0x40064000, got 0x50, expected 0x50)
Info: in march test for intmem (fptr=0x40064000, got 0x51, expected 0x51)
Info: in march test for intmem (fptr=0x40064000, got 0x52, expected 0x52)
Info: in march test for intmem (fptr=0x40064000, got 0x53, expected 0x53)
Info: in march test for intmem (fptr=0x40064000, got 0x54, expected 0x54)
Info: in march test for intmem (fptr=0x40064000, got 0x55, expected 0x55)
Info: in march test for intmem (fptr=0x40064000, got 0x56, expected 0x56)
Info: in march test for intmem (fptr=0x40064000, got 0x57, expected 0x57)
Info: in march test for intmem (fptr=0x40064000, got 0x58, expected 0x58)
Info: in march test for intmem (fptr=0x40064000, got 0x59, expected 0x59)
Info: in march test for intmem (fptr=0x40064000, got 0x5a, expected 0x5a)
Info: in march test for intmem (fptr=0x40064000, got 0x5b, expected 0x5b)
Info: in march test for intmem (fptr=0x40064000, got 0x5c, expected 0x5c)
Info: in march test for intmem (fptr=0x40064000, got 0x5d, expected 0x5d)
Info: in march test for intmem (fptr=0x40064000, got 0x5e, expected 0x5e)
Info: in march test for intmem (fptr=0x40064000, got 0x5f, expected 0x5f)
Info: in march test for intmem (fptr=0x40064000, got 0x60, expected 0x60)
Info: in march test for intmem (fptr=0x40064000, got 0x61, expected 0x61)
Info: in march test for intmem (fptr=0x40064000, got 0x62, expected 0x62)
Info: in march test for intmem (fptr=0x40064000, got 0x63, expected 0x63)
Info: in march test for intmem (fptr=0x40064000, got 0x64, expected 0x64)
Info: in march test for intmem (fptr=0x40064000, got 0x65, expected 0x65)
Info: in march test for intmem (fptr=0x40064000, got 0x66, expected 0x66)
Info: in march test for intmem (fptr=0x40064000, got 0x67, expected 0x67)
Info: in march test for intmem (fptr=0x40064000, got 0x68, expected 0x68)
Info: in march test for intmem (fptr=0x40064000, got 0x69, expected 0x69)
Info: in march test for intmem (fptr=0x40064000, got 0x6a, expected 0x6a)
Info: in march test for intmem (fptr=0x40064000, got 0x6b, expected 0x6b)
Info: in march test for intmem (fptr=0x40064000, got 0x6c, expected 0x6c)
Info: in march test for intmem (fptr=0x40064000, got 0x6d, expected 0x6d)
Info: in march test for intmem (fptr=0x40064000, got 0x6e, expected 0x6e)
Info: in march test for intmem (fptr=0x40064000, got 0x6f, expected 0x6f)
Info: in march test for intmem (fptr=0x40064000, got 0x70, expected 0x70)
Info: in march test for intmem (fptr=0x40064000, got 0x71, expected 0x71)
Info: in march test for intmem (fptr=0x40064000, got 0x72, expected 0x72)
Info: in march test for intmem (fptr=0x40064000, got 0x73, expected 0x73)
Info: in march test for intmem (fptr=0x40064000, got 0x74, expected 0x74)
Info: in march test for intmem (fptr=0x40064000, got 0x75, expected 0x75)
Info: in march test for intmem (fptr=0x40064000, got 0x76, expected 0x76)
Info: in march test for intmem (fptr=0x40064000, got 0x77, expected 0x77)
Info: in march test for intmem (fptr=0x40064000, got 0x78, expected 0x78)
Info: in march test for intmem (fptr=0x40064000, got 0x79, expected 0x79)
Info: in march test for intmem (fptr=0x40064000, got 0x7a, expected 0x7a)
Info: in march test for intmem (fptr=0x40064000, got 0x7b, expected 0x7b)
Info: in march test for intmem (fptr=0x40064000, got 0x7c, expected 0x7c)
Info: in march test for intmem (fptr=0x40064000, got 0x7d, expected 0x7d)
Info: in march test for intmem (fptr=0x40064000, got 0x7e, expected 0x7e)
Info: in march test for intmem (fptr=0x40064000, got 0x7f, expected 0x7f)
Info: in march test for intmem (fptr=0x40064000, got 0x80, expected 0x80)
Info: in march test for intmem (fptr=0x40064000, got 0x81, expected 0x81)
Info: in march test for intmem (fptr=0x40064000, got 0x82, expected 0x82)
Info: in march test for intmem (fptr=0x40064000, got 0x83, expected 0x83)
Info: in march test for intmem (fptr=0x40064000, got 0x84, expected 0x84)
Info: in march test for intmem (fptr=0x40064000, got 0x85, expected 0x85)
Info: in march test for intmem (fptr=0x40064000, got 0x86, expected 0x86)
Info: in march test for intmem (fptr=0x40064000, got 0x87, expected 0x87)
Info: in march test for intmem (fptr=0x40064000, got 0x88, expected 0x88)
Info: in march test for intmem (fptr=0x40064000, got 0x89, expected 0x89)
Info: in march test for intmem (fptr=0x40064000, got 0x8a, expected 0x8a)
Info: in march test for intmem (fptr=0x40064000, got 0x8b, expected 0x8b)
Info: in march test for intmem (fptr=0x40064000, got 0x8c, expected 0x8c)
Info: in march test for intmem (fptr=0x40064000, got 0x8d, expected 0x8d)
Info: in march test for intmem (fptr=0x40064000, got 0x8e, expected 0x8e)
Info: in march test for intmem (fptr=0x40064000, got 0x8f, expected 0x8f)
Info: in march test for intmem (fptr=0x40064000, got 0x90, expected 0x90)
Info: in march test for intmem (fptr=0x40064000, got 0x91, expected 0x91)
Info: in march test for intmem (fptr=0x40064000, got 0x92, expected 0x92)
Info: in march test for intmem (fptr=0x40064000, got 0x93, expected 0x93)
Info: in march test for intmem (fptr=0x40064000, got 0x94, expected 0x94)
Info: in march test for intmem (fptr=0x40064000, got 0x95, expected 0x95)
Info: in march test for intmem (fptr=0x40064000, got 0x96, expected 0x96)
Info: in march test for intmem (fptr=0x40064000, got 0x97, expected 0x97)
Info: in march test for intmem (fptr=0x40064000, got 0x98, expected 0x98)
Info: in march test for intmem (fptr=0x40064000, got 0x99, expected 0x99)
Info: in march test for intmem (fptr=0x40064000, got 0x9a, expected 0x9a)
Info: in march test for intmem (fptr=0x40064000, got 0x9b, expected 0x9b)
Info: in march test for intmem (fptr=0x40064000, got 0x9c, expected 0x9c)
Info: in march test for intmem (fptr=0x40064000, got 0x9d, expected 0x9d)
Info: in march test for intmem (fptr=0x40064000, got 0x9e, expected 0x9e)
Info: in march test for intmem (fptr=0x40064000, got 0x9f, expected 0x9f)
Info: in march test for intmem (fptr=0x40064000, got 0xa0, expected 0xa0)
Info: in march test for intmem (fptr=0x40064000, got 0xa1, expected 0xa1)
Info: in march test for intmem (fptr=0x40064000, got 0xa2, expected 0xa2)
Info: in march test for intmem (fptr=0x40064000, got 0xa3, expected 0xa3)
Info: in march test for intmem (fptr=0x40064000, got 0xa4, expected 0xa4)
Info: in march test for intmem (fptr=0x40064000, got 0xa5, expected 0xa5)
Info: in march test for intmem (fptr=0x40064000, got 0xa6, expected 0xa6)
Info: in march test for intmem (fptr=0x40064000, got 0xa7, expected 0xa7)
Info: in march test for intmem (fptr=0x40064000, got 0xa8, expected 0xa8)
Info: in march test for intmem (fptr=0x40064000, got 0xa9, expected 0xa9)
Info: in march test for intmem (fptr=0x40064000, got 0xaa, expected 0xaa)
Info: in march test for intmem (fptr=0x40064000, got 0xab, expected 0xab)
Info: in march test for intmem (fptr=0x40064000, got 0xac, expected 0xac)
Info: in march test for intmem (fptr=0x40064000, got 0xad, expected 0xad)
Info: in march test for intmem (fptr=0x40064000, got 0xae, expected 0xae)
Info: in march test for intmem (fptr=0x40064000, got 0xaf, expected 0xaf)
Info: in march test for intmem (fptr=0x40064000, got 0xb0, expected 0xb0)
Info: in march test for intmem (fptr=0x40064000, got 0xb1, expected 0xb1)
Info: in march test for intmem (fptr=0x40064000, got 0xb2, expected 0xb2)
Info: in march test for intmem (fptr=0x40064000, got 0xb3, expected 0xb3)
Info: in march test for intmem (fptr=0x40064000, got 0xb4, expected 0xb4)
Info: in march test for intmem (fptr=0x40064000, got 0xb5, expected 0xb5)
Info: in march test for intmem (fptr=0x40064000, got 0xb6, expected 0xb6)
Info: in march test for intmem (fptr=0x40064000, got 0xb7, expected 0xb7)
Info: in march test for intmem (fptr=0x40064000, got 0xb8, expected 0xb8)
Info: in march test for intmem (fptr=0x40064000, got 0xb9, expected 0xb9)
Info: in march test for intmem (fptr=0x40064000, got 0xba, expected 0xba)
Info: in march test for intmem (fptr=0x40064000, got 0xbb, expected 0xbb)
Info: in march test for intmem (fptr=0x40064000, got 0xbc, expected 0xbc)
Info: in march test for intmem (fptr=0x40064000, got 0xbd, expected 0xbd)
Info: in march test for intmem (fptr=0x40064000, got 0xbe, expected 0xbe)
Info: in march test for intmem (fptr=0x40064000, got 0xbf, expected 0xbf)
Info: in march test for intmem (fptr=0x40064000, got 0xc0, expected 0xc0)
Info: in march test for intmem (fptr=0x40064000, got 0xc1, expected 0xc1)
Info: in march test for intmem (fptr=0x40064000, got 0xc2, expected 0xc2)
Info: in march test for intmem (fptr=0x40064000, got 0xc3, expected 0xc3)
Info: in march test for intmem (fptr=0x40064000, got 0xc4, expected 0xc4)
Info: in march test for intmem (fptr=0x40064000, got 0xc5, expected 0xc5)
Info: in march test for intmem (fptr=0x40064000, got 0xc6, expected 0xc6)
Info: in march test for intmem (fptr=0x40064000, got 0xc7, expected 0xc7)
Info: in march test for intmem (fptr=0x40064000, got 0xc8, expected 0xc8)
Info: in march test for intmem (fptr=0x40064000, got 0xc9, expected 0xc9)
Info: in march test for intmem (fptr=0x40064000, got 0xca, expected 0xca)
Info: in march test for intmem (fptr=0x40064000, got 0xcb, expected 0xcb)
Info: in march test for intmem (fptr=0x40064000, got 0xcc, expected 0xcc)
Info: in march test for intmem (fptr=0x40064000, got 0xcd, expected 0xcd)
Info: in march test for intmem (fptr=0x40064000, got 0xce, expected 0xce)
Info: in march test for intmem (fptr=0x40064000, got 0xcf, expected 0xcf)
Info: in march test for intmem (fptr=0x40064000, got 0xd0, expected 0xd0)
Info: in march test for intmem (fptr=0x40064000, got 0xd1, expected 0xd1)
Info: in march test for intmem (fptr=0x40064000, got 0xd2, expected 0xd2)
Info: in march test for intmem (fptr=0x40064000, got 0xd3, expected 0xd3)
Info: in march test for intmem (fptr=0x40064000, got 0xd4, expected 0xd4)
Info: in march test for intmem (fptr=0x40064000, got 0xd5, expected 0xd5)
Info: in march test for intmem (fptr=0x40064000, got 0xd6, expected 0xd6)
Info: in march test for intmem (fptr=0x40064000, got 0xd7, expected 0xd7)
Info: in march test for intmem (fptr=0x40064000, got 0xd8, expected 0xd8)
Info: in march test for intmem (fptr=0x40064000, got 0xd9, expected 0xd9)
Info: in march test for intmem (fptr=0x40064000, got 0xda, expected 0xda)
Info: in march test for intmem (fptr=0x40064000, got 0xdb, expected 0xdb)
Info: in march test for intmem (fptr=0x40064000, got 0xdc, expected 0xdc)
Info: in march test for intmem (fptr=0x40064000, got 0xdd, expected 0xdd)
Info: in march test for intmem (fptr=0x40064000, got 0xde, expected 0xde)
Info: in march test for intmem (fptr=0x40064000, got 0xdf, expected 0xdf)
Info: in march test for intmem (fptr=0x40064000, got 0xe0, expected 0xe0)
Info: in march test for intmem (fptr=0x40064000, got 0xe1, expected 0xe1)
Info: in march test for intmem (fptr=0x40064000, got 0xe2, expected 0xe2)
Info: in march test for intmem (fptr=0x40064000, got 0xe3, expected 0xe3)
Info: in march test for intmem (fptr=0x40064000, got 0xe4, expected 0xe4)
Info: in march test for intmem (fptr=0x40064000, got 0xe5, expected 0xe5)
Info: in march test for intmem (fptr=0x40064000, got 0xe6, expected 0xe6)
Info: in march test for intmem (fptr=0x40064000, got 0xe7, expected 0xe7)
Info: in march test for intmem (fptr=0x40064000, got 0xe8, expected 0xe8)
Info: in march test for intmem (fptr=0x40064000, got 0xe9, expected 0xe9)
Info: in march test for intmem (fptr=0x40064000, got 0xea, expected 0xea)
Info: in march test for intmem (fptr=0x40064000, got 0xeb, expected 0xeb)
Info: in march test for intmem (fptr=0x40064000, got 0xec, expected 0xec)
Info: in march test for intmem (fptr=0x40064000, got 0xed, expected 0xed)
Info: in march test for intmem (fptr=0x40064000, got 0xee, expected 0xee)
Info: in march test for intmem (fptr=0x40064000, got 0xef, expected 0xef)
Info: in march test for intmem (fptr=0x40064000, got 0xf0, expected 0xf0)
Info: in march test for intmem (fptr=0x40064000, got 0xf1, expected 0xf1)
Info: in march test for intmem (fptr=0x40064000, got 0xf2, expected 0xf2)
Info: in march test for intmem (fptr=0x40064000, got 0xf3, expected 0xf3)
Info: in march test for intmem (fptr=0x40064000, got 0xf4, expected 0xf4)
Info: in march test for intmem (fptr=0x40064000, got 0xf5, expected 0xf5)
Info: in march test for intmem (fptr=0x40064000, got 0xf6, expected 0xf6)
Info: in march test for intmem (fptr=0x40064000, got 0xf7, expected 0xf7)
Info: in march test for intmem (fptr=0x40064000, got 0xf8, expected 0xf8)
Info: in march test for intmem (fptr=0x40064000, got 0xf9, expected 0xf9)
Info: in march test for intmem (fptr=0x40064000, got 0xfa, expected 0xfa)
Info: in march test for intmem (fptr=0x40064000, got 0xfb, expected 0xfb)
Info: in march test for intmem (fptr=0x40064000, got 0xfc, expected 0xfc)
Info: in march test for intmem (fptr=0x40064000, got 0xfd, expected 0xfd)
Info: in march test for intmem (fptr=0x40064000, got 0xfe, expected 0xfe)
Info: in march test for intmem (fptr=0x40064000, got 0xff, expected 0xff)
Info: in march test for intmem (fptr=0x40064000, got 0x100, expected 0x100)
Info: in march test for intmem (fptr=0x40064000, got 0x101, expected 0x101)
Info: in march test for intmem (fptr=0x40064000, got 0x102, expected 0x102)
Info: starting cp mem tests
Info: in march test for cp (fptr=0xfff00098, got 0x3, expected 0x3)
Info: in march test for cp (fptr=0xfff00098, got 0x4, expected 0x4)
Info: in march test for cp (fptr=0xfff00098, got 0x5, expected 0x5)
Info: in march test for cp (fptr=0xfff00098, got 0x6, expected 0x6)
Info: in march test for cp (fptr=0xfff00098, got 0x7, expected 0x7)
Info: in march test for cp (fptr=0xfff00098, got 0x8, expected 0x8)
Info: in march test for cp (fptr=0xfff00098, got 0x9, expected 0x9)
Info: in march test for cp (fptr=0xfff00098, got 0xa, expected 0xa)
Info: in march test for cp (fptr=0xfff00098, got 0xb, expected 0xb)
Info: in march test for cp (fptr=0xfff00098, got 0xc, expected 0xc)
Info: in march test for cp (fptr=0xfff00098, got 0xd, expected 0xd)
Info: in march test for cp (fptr=0xfff00098, got 0xe, expected 0xe)
Info: in march test for cp (fptr=0xfff00098, got 0xf, expected 0xf)
Info: in march test for cp (fptr=0xfff00098, got 0x10, expected 0x10)
Info: in march test for cp (fptr=0xfff00098, got 0x11, expected 0x11)
Info: in march test for cp (fptr=0xfff00098, got 0x12, expected 0x12)
Info: in march test for cp (fptr=0xfff00098, got 0x13, expected 0x13)
Info: in march test for cp (fptr=0xfff00098, got 0x14, expected 0x14)
Info: in march test for cp (fptr=0xfff00098, got 0x15, expected 0x15)
Info: in march test for cp (fptr=0xfff00098, got 0x16, expected 0x16)
Info: in march test for cp (fptr=0xfff00098, got 0x17, expected 0x17)
Info: in march test for cp (fptr=0xfff00098, got 0x18, expected 0x18)
Info: in march test for cp (fptr=0xfff00098, got 0x19, expected 0x19)
Info: in march test for cp (fptr=0xfff00098, got 0x1a, expected 0x1a)
Info: in march test for cp (fptr=0xfff00098, got 0x1b, expected 0x1b)
Info: in march test for cp (fptr=0xfff00098, got 0x1c, expected 0x1c)
Info: in march test for cp (fptr=0xfff00098, got 0x1d, expected 0x1d)
Info: in march test for cp (fptr=0xfff00098, got 0x1e, expected 0x1e)
Info: in march test for cp (fptr=0xfff00098, got 0x1f, expected 0x1f)
Info: in march test for cp (fptr=0xfff00098, got 0x20, expected 0x20)
Info: in march test for cp (fptr=0xfff00098, got 0x21, expected 0x21)
Info: in march test for cp (fptr=0xfff00098, got 0x22, expected 0x22)
Info: in march test for cp (fptr=0xfff00098, got 0x23, expected 0x23)
Info: in march test for cp (fptr=0xfff00098, got 0x24, expected 0x24)
Info: in march test for cp (fptr=0xfff00098, got 0x25, expected 0x25)
Info: in march test for cp (fptr=0xfff00098, got 0x26, expected 0x26)
Info: in march test for cp (fptr=0xfff00098, got 0x27, expected 0x27)
Info: in march test for cp (fptr=0xfff00098, got 0x28, expected 0x28)
Info: in march test for cp (fptr=0xfff00098, got 0x29, expected 0x29)
Info: in march test for cp (fptr=0xfff00098, got 0x2a, expected 0x2a)
Info: in march test for cp (fptr=0xfff00098, got 0x2b, expected 0x2b)
Info: in march test for cp (fptr=0xfff00098, got 0x2c, expected 0x2c)
Info: in march test for cp (fptr=0xfff00098, got 0x2d, expected 0x2d)
Info: in march test for cp (fptr=0xfff00098, got 0x2e, expected 0x2e)
Info: in march test for cp (fptr=0xfff00098, got 0x2f, expected 0x2f)
Info: in march test for cp (fptr=0xfff00098, got 0x30, expected 0x30)
Info: in march test for cp (fptr=0xfff00098, got 0x31, expected 0x31)
Info: in march test for cp (fptr=0xfff00098, got 0x32, expected 0x32)
Info: in march test for cp (fptr=0xfff00098, got 0x33, expected 0x33)
Info: in march test for cp (fptr=0xfff00098, got 0x34, expected 0x34)
Info: in march test for cp (fptr=0xfff00098, got 0x35, expected 0x35)
Info: in march test for cp (fptr=0xfff00098, got 0x36, expected 0x36)
Info: in march test for cp (fptr=0xfff00098, got 0x37, expected 0x37)
Info: in march test for cp (fptr=0xfff00098, got 0x38, expected 0x38)
Info: in march test for cp (fptr=0xfff00098, got 0x39, expected 0x39)
Info: in march test for cp (fptr=0xfff00098, got 0x3a, expected 0x3a)
Info: in march test for cp (fptr=0xfff00098, got 0x3b, expected 0x3b)
Info: in march test for cp (fptr=0xfff00098, got 0x3c, expected 0x3c)
Info: in march test for cp (fptr=0xfff00098, got 0x3d, expected 0x3d)
Info: in march test for cp (fptr=0xfff00098, got 0x3e, expected 0x3e)
Info: in march test for cp (fptr=0xfff00098, got 0x3f, expected 0x3f)
Info: in march test for cp (fptr=0xfff00098, got 0x40, expected 0x40)
Info: in march test for cp (fptr=0xfff00098, got 0x41, expected 0x41)
Info: in march test for cp (fptr=0xfff00098, got 0x42, expected 0x42)
Info: in march test for cp (fptr=0xfff00098, got 0x43, expected 0x43)
Info: in march test for cp (fptr=0xfff00098, got 0x44, expected 0x44)
Info: in march test for cp (fptr=0xfff00098, got 0x45, expected 0x45)
Info: in march test for cp (fptr=0xfff00098, got 0x46, expected 0x46)
Info: in march test for cp (fptr=0xfff00098, got 0x47, expected 0x47)
Info: in march test for cp (fptr=0xfff00098, got 0x48, expected 0x48)
Info: in march test for cp (fptr=0xfff00098, got 0x49, expected 0x49)
Info: in march test for cp (fptr=0xfff00098, got 0x4a, expected 0x4a)
Info: in march test for cp (fptr=0xfff00098, got 0x4b, expected 0x4b)
Info: in march test for cp (fptr=0xfff00098, got 0x4c, expected 0x4c)
Info: in march test for cp (fptr=0xfff00098, got 0x4d, expected 0x4d)
Info: in march test for cp (fptr=0xfff00098, got 0x4e, expected 0x4e)
Info: in march test for cp (fptr=0xfff00098, got 0x4f, expected 0x4f)
Info: in march test for cp (fptr=0xfff00098, got 0x50, expected 0x50)
Info: in march test for cp (fptr=0xfff00098, got 0x51, expected 0x51)
Info: in march test for cp (fptr=0xfff00098, got 0x52, expected 0x52)
Info: in march test for cp (fptr=0xfff00098, got 0x53, expected 0x53)
Info: in march test for cp (fptr=0xfff00098, got 0x54, expected 0x54)
Info: in march test for cp (fptr=0xfff00098, got 0x55, expected 0x55)
Info: in march test for cp (fptr=0xfff00098, got 0x56, expected 0x56)
Info: in march test for cp (fptr=0xfff00098, got 0x57, expected 0x57)
Info: in march test for cp (fptr=0xfff00098, got 0x58, expected 0x58)
Info: in march test for cp (fptr=0xfff00098, got 0x59, expected 0x59)
Info: in march test for cp (fptr=0xfff00098, got 0x5a, expected 0x5a)
Info: in march test for cp (fptr=0xfff00098, got 0x5b, expected 0x5b)
Info: in march test for cp (fptr=0xfff00098, got 0x5c, expected 0x5c)
Info: in march test for cp (fptr=0xfff00098, got 0x5d, expected 0x5d)
Info: in march test for cp (fptr=0xfff00098, got 0x5e, expected 0x5e)
Info: in march test for cp (fptr=0xfff00098, got 0x5f, expected 0x5f)
Info: in march test for cp (fptr=0xfff00098, got 0x60, expected 0x60)
Info: in march test for cp (fptr=0xfff00098, got 0x61, expected 0x61)
Info: in march test for cp (fptr=0xfff00098, got 0x62, expected 0x62)
Info: in march test for cp (fptr=0xfff00098, got 0x63, expected 0x63)
Info: in march test for cp (fptr=0xfff00098, got 0x64, expected 0x64)
Info: in march test for cp (fptr=0xfff00098, got 0x65, expected 0x65)
Info: in march test for cp (fptr=0xfff00098, got 0x66, expected 0x66)
Info: in march test for cp (fptr=0xfff00098, got 0x67, expected 0x67)
Info: in march test for cp (fptr=0xfff00098, got 0x68, expected 0x68)
Info: in march test for cp (fptr=0xfff00098, got 0x69, expected 0x69)
Info: in march test for cp (fptr=0xfff00098, got 0x6a, expected 0x6a)
Info: in march test for cp (fptr=0xfff00098, got 0x6b, expected 0x6b)
Info: in march test for cp (fptr=0xfff00098, got 0x6c, expected 0x6c)
Info: in march test for cp (fptr=0xfff00098, got 0x6d, expected 0x6d)
Info: in march test for cp (fptr=0xfff00098, got 0x6e, expected 0x6e)
Info: in march test for cp (fptr=0xfff00098, got 0x6f, expected 0x6f)
Info: in march test for cp (fptr=0xfff00098, got 0x70, expected 0x70)
Info: in march test for cp (fptr=0xfff00098, got 0x71, expected 0x71)
Info: in march test for cp (fptr=0xfff00098, got 0x72, expected 0x72)
Info: in march test for cp (fptr=0xfff00098, got 0x73, expected 0x73)
Info: in march test for cp (fptr=0xfff00098, got 0x74, expected 0x74)
Info: in march test for cp (fptr=0xfff00098, got 0x75, expected 0x75)
Info: in march test for cp (fptr=0xfff00098, got 0x76, expected 0x76)
Info: in march test for cp (fptr=0xfff00098, got 0x77, expected 0x77)
Info: in march test for cp (fptr=0xfff00098, got 0x78, expected 0x78)
Info: in march test for cp (fptr=0xfff00098, got 0x79, expected 0x79)
Info: in march test for cp (fptr=0xfff00098, got 0x7a, expected 0x7a)
Info: in march test for cp (fptr=0xfff00098, got 0x7b, expected 0x7b)
Info: in march test for cp (fptr=0xfff00098, got 0x7c, expected 0x7c)
Info: in march test for cp (fptr=0xfff00098, got 0x7d, expected 0x7d)
Info: in march test for cp (fptr=0xfff00098, got 0x7e, expected 0x7e)
Info: in march test for cp (fptr=0xfff00098, got 0x7f, expected 0x7f)
Info: in march test for cp (fptr=0xfff00098, got 0x80, expected 0x80)
Info: in march test for cp (fptr=0xfff00098, got 0x81, expected 0x81)
Info: in march test for cp (fptr=0xfff00098, got 0x82, expected 0x82)
Info: in march test for cp (fptr=0xfff00098, got 0x83, expected 0x83)
Info: in march test for cp (fptr=0xfff00098, got 0x84, expected 0x84)
Info: in march test for cp (fptr=0xfff00098, got 0x85, expected 0x85)
Info: in march test for cp (fptr=0xfff00098, got 0x86, expected 0x86)
Info: in march test for cp (fptr=0xfff00098, got 0x87, expected 0x87)
Info: in march test for cp (fptr=0xfff00098, got 0x88, expected 0x88)
Info: in march test for cp (fptr=0xfff00098, got 0x89, expected 0x89)
Info: in march test for cp (fptr=0xfff00098, got 0x8a, expected 0x8a)
Info: in march test for cp (fptr=0xfff00098, got 0x8b, expected 0x8b)
Info: in march test for cp (fptr=0xfff00098, got 0x8c, expected 0x8c)
Info: in march test for cp (fptr=0xfff00098, got 0x8d, expected 0x8d)
Info: in march test for cp (fptr=0xfff00098, got 0x8e, expected 0x8e)
Info: in march test for cp (fptr=0xfff00098, got 0x8f, expected 0x8f)
Info: in march test for cp (fptr=0xfff00098, got 0x90, expected 0x90)
Info: in march test for cp (fptr=0xfff00098, got 0x91, expected 0x91)
Info: in march test for cp (fptr=0xfff00098, got 0x92, expected 0x92)
Info: in march test for cp (fptr=0xfff00098, got 0x93, expected 0x93)
Info: in march test for cp (fptr=0xfff00098, got 0x94, expected 0x94)
Info: in march test for cp (fptr=0xfff00098, got 0x95, expected 0x95)
Info: in march test for cp (fptr=0xfff00098, got 0x96, expected 0x96)
Info: in march test for cp (fptr=0xfff00098, got 0x97, expected 0x97)
Info: in march test for cp (fptr=0xfff00098, got 0x98, expected 0x98)
Info: in march test for cp (fptr=0xfff00098, got 0x99, expected 0x99)
Info: in march test for cp (fptr=0xfff00098, got 0x9a, expected 0x9a)
Info: in march test for cp (fptr=0xfff00098, got 0x9b, expected 0x9b)
Info: in march test for cp (fptr=0xfff00098, got 0x9c, expected 0x9c)
Info: in march test for cp (fptr=0xfff00098, got 0x9d, expected 0x9d)
Info: in march test for cp (fptr=0xfff00098, got 0x9e, expected 0x9e)
Info: in march test for cp (fptr=0xfff00098, got 0x9f, expected 0x9f)
Info: in march test for cp (fptr=0xfff00098, got 0xa0, expected 0xa0)
Info: in march test for cp (fptr=0xfff00098, got 0xa1, expected 0xa1)
Info: in march test for cp (fptr=0xfff00098, got 0xa2, expected 0xa2)
Info: in march test for cp (fptr=0xfff00098, got 0xa3, expected 0xa3)
Info: in march test for cp (fptr=0xfff00098, got 0xa4, expected 0xa4)
Info: in march test for cp (fptr=0xfff00098, got 0xa5, expected 0xa5)
Info: in march test for cp (fptr=0xfff00098, got 0xa6, expected 0xa6)
Info: in march test for cp (fptr=0xfff00098, got 0xa7, expected 0xa7)
Info: in march test for cp (fptr=0xfff00098, got 0xa8, expected 0xa8)
Info: in march test for cp (fptr=0xfff00098, got 0xa9, expected 0xa9)
Info: in march test for cp (fptr=0xfff00098, got 0xaa, expected 0xaa)
Info: in march test for cp (fptr=0xfff00098, got 0xab, expected 0xab)
Info: in march test for cp (fptr=0xfff00098, got 0xac, expected 0xac)
Info: in march test for cp (fptr=0xfff00098, got 0xad, expected 0xad)
Info: in march test for cp (fptr=0xfff00098, got 0xae, expected 0xae)
Info: in march test for cp (fptr=0xfff00098, got 0xaf, expected 0xaf)
Info: in march test for cp (fptr=0xfff00098, got 0xb0, expected 0xb0)
Info: in march test for cp (fptr=0xfff00098, got 0xb1, expected 0xb1)
Info: in march test for cp (fptr=0xfff00098, got 0xb2, expected 0xb2)
Info: in march test for cp (fptr=0xfff00098, got 0xb3, expected 0xb3)
Info: in march test for cp (fptr=0xfff00098, got 0xb4, expected 0xb4)
Info: in march test for cp (fptr=0xfff00098, got 0xb5, expected 0xb5)
Info: in march test for cp (fptr=0xfff00098, got 0xb6, expected 0xb6)
Info: in march test for cp (fptr=0xfff00098, got 0xb7, expected 0xb7)
Info: in march test for cp (fptr=0xfff00098, got 0xb8, expected 0xb8)
Info: in march test for cp (fptr=0xfff00098, got 0xb9, expected 0xb9)
Info: in march test for cp (fptr=0xfff00098, got 0xba, expected 0xba)
Info: in march test for cp (fptr=0xfff00098, got 0xbb, expected 0xbb)
Info: in march test for cp (fptr=0xfff00098, got 0xbc, expected 0xbc)
Info: in march test for cp (fptr=0xfff00098, got 0xbd, expected 0xbd)
Info: in march test for cp (fptr=0xfff00098, got 0xbe, expected 0xbe)
Info: in march test for cp (fptr=0xfff00098, got 0xbf, expected 0xbf)
Info: in march test for cp (fptr=0xfff00098, got 0xc0, expected 0xc0)
Info: in march test for cp (fptr=0xfff00098, got 0xc1, expected 0xc1)
Info: in march test for cp (fptr=0xfff00098, got 0xc2, expected 0xc2)
Info: in march test for cp (fptr=0xfff00098, got 0xc3, expected 0xc3)
Info: in march test for cp (fptr=0xfff00098, got 0xc4, expected 0xc4)
Info: in march test for cp (fptr=0xfff00098, got 0xc5, expected 0xc5)
Info: in march test for cp (fptr=0xfff00098, got 0xc6, expected 0xc6)
Info: in march test for cp (fptr=0xfff00098, got 0xc7, expected 0xc7)
Info: in march test for cp (fptr=0xfff00098, got 0xc8, expected 0xc8)
Info: in march test for cp (fptr=0xfff00098, got 0xc9, expected 0xc9)
Info: in march test for cp (fptr=0xfff00098, got 0xca, expected 0xca)
Info: in march test for cp (fptr=0xfff00098, got 0xcb, expected 0xcb)
Info: in march test for cp (fptr=0xfff00098, got 0xcc, expected 0xcc)
Info: in march test for cp (fptr=0xfff00098, got 0xcd, expected 0xcd)
Info: in march test for cp (fptr=0xfff00098, got 0xce, expected 0xce)
Info: in march test for cp (fptr=0xfff00098, got 0xcf, expected 0xcf)
Info: in march test for cp (fptr=0xfff00098, got 0xd0, expected 0xd0)
Info: in march test for cp (fptr=0xfff00098, got 0xd1, expected 0xd1)
Info: in march test for cp (fptr=0xfff00098, got 0xd2, expected 0xd2)
Info: in march test for cp (fptr=0xfff00098, got 0xd3, expected 0xd3)
Info: in march test for cp (fptr=0xfff00098, got 0xd4, expected 0xd4)
Info: in march test for cp (fptr=0xfff00098, got 0xd5, expected 0xd5)
Info: in march test for cp (fptr=0xfff00098, got 0xd6, expected 0xd6)
Info: in march test for cp (fptr=0xfff00098, got 0xd7, expected 0xd7)
Info: in march test for cp (fptr=0xfff00098, got 0xd8, expected 0xd8)
Info: in march test for cp (fptr=0xfff00098, got 0xd9, expected 0xd9)
Info: in march test for cp (fptr=0xfff00098, got 0xda, expected 0xda)
Info: in march test for cp (fptr=0xfff00098, got 0xdb, expected 0xdb)
Info: in march test for cp (fptr=0xfff00098, got 0xdc, expected 0xdc)
Info: in march test for cp (fptr=0xfff00098, got 0xdd, expected 0xdd)
Info: in march test for cp (fptr=0xfff00098, got 0xde, expected 0xde)
Info: in march test for cp (fptr=0xfff00098, got 0xdf, expected 0xdf)
Info: in march test for cp (fptr=0xfff00098, got 0xe0, expected 0xe0)
Info: in march test for cp (fptr=0xfff00098, got 0xe1, expected 0xe1)
Info: in march test for cp (fptr=0xfff00098, got 0xe2, expected 0xe2)
Info: in march test for cp (fptr=0xfff00098, got 0xe3, expected 0xe3)
Info: in march test for cp (fptr=0xfff00098, got 0xe4, expected 0xe4)
Info: in march test for cp (fptr=0xfff00098, got 0xe5, expected 0xe5)
Info: in march test for cp (fptr=0xfff00098, got 0xe6, expected 0xe6)
Info: in march test for cp (fptr=0xfff00098, got 0xe7, expected 0xe7)
Info: in march test for cp (fptr=0xfff00098, got 0xe8, expected 0xe8)
Info: in march test for cp (fptr=0xfff00098, got 0xe9, expected 0xe9)
Info: in march test for cp (fptr=0xfff00098, got 0xea, expected 0xea)
Info: in march test for cp (fptr=0xfff00098, got 0xeb, expected 0xeb)
Info: in march test for cp (fptr=0xfff00098, got 0xec, expected 0xec)
Info: in march test for cp (fptr=0xfff00098, got 0xed, expected 0xed)
Info: in march test for cp (fptr=0xfff00098, got 0xee, expected 0xee)
Info: in march test for cp (fptr=0xfff00098, got 0xef, expected 0xef)
Info: in march test for cp (fptr=0xfff00098, got 0xf0, expected 0xf0)
Info: in march test for cp (fptr=0xfff00098, got 0xf1, expected 0xf1)
Info: in march test for cp (fptr=0xfff00098, got 0xf2, expected 0xf2)
Info: in march test for cp (fptr=0xfff00098, got 0xf3, expected 0xf3)
Info: in march test for cp (fptr=0xfff00098, got 0xf4, expected 0xf4)
Info: in march test for cp (fptr=0xfff00098, got 0xf5, expected 0xf5)
Info: in march test for cp (fptr=0xfff00098, got 0xf6, expected 0xf6)
Info: in march test for cp (fptr=0xfff00098, got 0xf7, expected 0xf7)
Info: in march test for cp (fptr=0xfff00098, got 0xf8, expected 0xf8)
Info: in march test for cp (fptr=0xfff00098, got 0xf9, expected 0xf9)
Info: in march test for cp (fptr=0xfff00098, got 0xfa, expected 0xfa)
Info: in march test for cp (fptr=0xfff00098, got 0xfb, expected 0xfb)
Info: in march test for cp (fptr=0xfff00098, got 0xfc, expected 0xfc)
Info: in march test for cp (fptr=0xfff00098, got 0xfd, expected 0xfd)
Info: in march test for cp (fptr=0xfff00098, got 0xfe, expected 0xfe)
Info: in march test for cp (fptr=0xfff00098, got 0xff, expected 0xff)
Info: in march test for cp (fptr=0xfff00098, got 0x100, expected 0x100)
Info: in march test for cp (fptr=0xfff00098, got 0x101, expected 0x101)
Info: in march test for cp (fptr=0xfff00098, got 0x102, expected 0x102)
Info: starting rf mem tests
Info: in march test for rf (fptr=0xfff411c0, got 0x3, expected 0x3)
Info: in march test for rf (fptr=0xfff411c0, got 0x4, expected 0x4)
Info: in march test for rf (fptr=0xfff411c0, got 0x5, expected 0x5)
Info: in march test for rf (fptr=0xfff411c0, got 0x6, expected 0x6)
Info: in march test for rf (fptr=0xfff411c0, got 0x7, expected 0x7)
Info: in march test for rf (fptr=0xfff411c0, got 0x8, expected 0x8)
Info: in march test for rf (fptr=0xfff411c0, got 0x9, expected 0x9)
Info: in march test for rf (fptr=0xfff411c0, got 0xa, expected 0xa)
Info: in march test for rf (fptr=0xfff411c0, got 0xb, expected 0xb)
Info: in march test for rf (fptr=0xfff411c0, got 0xc, expected 0xc)
Info: in march test for rf (fptr=0xfff411c0, got 0xd, expected 0xd)
Info: in march test for rf (fptr=0xfff411c0, got 0xe, expected 0xe)
Info: in march test for rf (fptr=0xfff411c0, got 0xf, expected 0xf)
Info: in march test for rf (fptr=0xfff411c0, got 0x10, expected 0x10)
Info: in march test for rf (fptr=0xfff411c0, got 0x11, expected 0x11)
Info: in march test for rf (fptr=0xfff411c0, got 0x12, expected 0x12)
Info: in march test for rf (fptr=0xfff411c0, got 0x13, expected 0x13)
Info: in march test for rf (fptr=0xfff411c0, got 0x14, expected 0x14)
Info: in march test for rf (fptr=0xfff411c0, got 0x15, expected 0x15)
Info: in march test for rf (fptr=0xfff411c0, got 0x16, expected 0x16)
Info: in march test for rf (fptr=0xfff411c0, got 0x17, expected 0x17)
Info: in march test for rf (fptr=0xfff411c0, got 0x18, expected 0x18)
Info: in march test for rf (fptr=0xfff411c0, got 0x19, expected 0x19)
Info: in march test for rf (fptr=0xfff411c0, got 0x1a, expected 0x1a)
Info: in march test for rf (fptr=0xfff411c0, got 0x1b, expected 0x1b)
Info: in march test for rf (fptr=0xfff411c0, got 0x1c, expected 0x1c)
Info: in march test for rf (fptr=0xfff411c0, got 0x1d, expected 0x1d)
Info: in march test for rf (fptr=0xfff411c0, got 0x1e, expected 0x1e)
Info: in march test for rf (fptr=0xfff411c0, got 0x1f, expected 0x1f)
Info: in march test for rf (fptr=0xfff411c0, got 0x20, expected 0x20)
Info: in march test for rf (fptr=0xfff411c0, got 0x21, expected 0x21)
Info: in march test for rf (fptr=0xfff411c0, got 0x22, expected 0x22)
Info: in march test for rf (fptr=0xfff411c0, got 0x23, expected 0x23)
Info: in march test for rf (fptr=0xfff411c0, got 0x24, expected 0x24)
Info: in march test for rf (fptr=0xfff411c0, got 0x25, expected 0x25)
Info: in march test for rf (fptr=0xfff411c0, got 0x26, expected 0x26)
Info: in march test for rf (fptr=0xfff411c0, got 0x27, expected 0x27)
Info: in march test for rf (fptr=0xfff411c0, got 0x28, expected 0x28)
Info: in march test for rf (fptr=0xfff411c0, got 0x29, expected 0x29)
Info: in march test for rf (fptr=0xfff411c0, got 0x2a, expected 0x2a)
Info: in march test for rf (fptr=0xfff411c0, got 0x2b, expected 0x2b)
Info: in march test for rf (fptr=0xfff411c0, got 0x2c, expected 0x2c)
Info: in march test for rf (fptr=0xfff411c0, got 0x2d, expected 0x2d)
Info: in march test for rf (fptr=0xfff411c0, got 0x2e, expected 0x2e)
Info: in march test for rf (fptr=0xfff411c0, got 0x2f, expected 0x2f)
Info: in march test for rf (fptr=0xfff411c0, got 0x30, expected 0x30)
Info: in march test for rf (fptr=0xfff411c0, got 0x31, expected 0x31)
Info: in march test for rf (fptr=0xfff411c0, got 0x32, expected 0x32)
Info: in march test for rf (fptr=0xfff411c0, got 0x33, expected 0x33)
Info: in march test for rf (fptr=0xfff411c0, got 0x34, expected 0x34)
Info: in march test for rf (fptr=0xfff411c0, got 0x35, expected 0x35)
Info: in march test for rf (fptr=0xfff411c0, got 0x36, expected 0x36)
Info: in march test for rf (fptr=0xfff411c0, got 0x37, expected 0x37)
Info: in march test for rf (fptr=0xfff411c0, got 0x38, expected 0x38)
Info: in march test for rf (fptr=0xfff411c0, got 0x39, expected 0x39)
Info: in march test for rf (fptr=0xfff411c0, got 0x3a, expected 0x3a)
Info: in march test for rf (fptr=0xfff411c0, got 0x3b, expected 0x3b)
Info: in march test for rf (fptr=0xfff411c0, got 0x3c, expected 0x3c)
Info: in march test for rf (fptr=0xfff411c0, got 0x3d, expected 0x3d)
Info: in march test for rf (fptr=0xfff411c0, got 0x3e, expected 0x3e)
Info: in march test for rf (fptr=0xfff411c0, got 0x3f, expected 0x3f)
Info: in march test for rf (fptr=0xfff411c0, got 0x40, expected 0x40)
Info: in march test for rf (fptr=0xfff411c0, got 0x41, expected 0x41)
Info: in march test for rf (fptr=0xfff411c0, got 0x42, expected 0x42)
SUCCESS!!
Info: march tests and spi checks
Info: starting runGpioConfigChecks
Info: starting flash tests
Info: in march test for flash (fptr=0x0, got 0x3, expected 0x3)
Info: in march test for flash (fptr=0x0, got 0x4, expected 0x4)
Info: in march test for flash (fptr=0x0, got 0x5, expected 0x5)
Info: in march test for flash (fptr=0x0, got 0x6, expected 0x6)
Info: in march test for flash (fptr=0x0, got 0x7, expected 0x7)
Info: in march test for flash (fptr=0x0, got 0x8, expected 0x8)
Info: in march test for flash (fptr=0x0, got 0x9, expected 0x9)
Info: in march test for flash (fptr=0x0, got 0xa, expected 0xa)
Info: in march test for flash (fptr=0x0, got 0xb, expected 0xb)
Info: in march test for flash (fptr=0x0, got 0xc, expected 0xc)
Info: in march test for flash (fptr=0x0, got 0xd, expected 0xd)
Info: in march test for flash (fptr=0x0, got 0xe, expected 0xe)
Info: in march test for flash (fptr=0x0, got 0xf, expected 0xf)
Info: in march test for flash (fptr=0x0, got 0x10, expected 0x10)
Info: in march test for flash (fptr=0x0, got 0x11, expected 0x11)
Info: in march test for flash (fptr=0x0, got 0x12, expected 0x12)
Info: in march test for flash (fptr=0x0, got 0x13, expected 0x13)
Info: in march test for flash (fptr=0x0, got 0x14, expected 0x14)
Info: in march test for flash (fptr=0x0, got 0x15, expected 0x15)
Info: in march test for flash (fptr=0x0, got 0x16, expected 0x16)
Info: in march test for flash (fptr=0x0, got 0x17, expected 0x17)
Info: in march test for flash (fptr=0x0, got 0x18, expected 0x18)
Info: in march test for flash (fptr=0x0, got 0x19, expected 0x19)
Info: in march test for flash (fptr=0x0, got 0x1a, expected 0x1a)
Info: in march test for flash (fptr=0x0, got 0x1b, expected 0x1b)
Info: in march test for flash (fptr=0x0, got 0x1c, expected 0x1c)
Info: in march test for flash (fptr=0x0, got 0x1d, expected 0x1d)
Info: in march test for flash (fptr=0x0, got 0x1e, expected 0x1e)
Info: in march test for flash (fptr=0x0, got 0x1f, expected 0x1f)
Info: in march test for flash (fptr=0x0, got 0x20, expected 0x20)
Info: in march test for flash (fptr=0x0, got 0x21, expected 0x21)
Info: in march test for flash (fptr=0x0, got 0x22, expected 0x22)
Info: in march test for flash (fptr=0x0, got 0x23, expected 0x23)
Info: in march test for flash (fptr=0x0, got 0x24, expected 0x24)
Info: in march test for flash (fptr=0x0, got 0x25, expected 0x25)
Info: in march test for flash (fptr=0x0, got 0x26, expected 0x26)
Info: in march test for flash (fptr=0x0, got 0x27, expected 0x27)
Info: in march test for flash (fptr=0x0, got 0x28, expected 0x28)
Info: in march test for flash (fptr=0x0, got 0x29, expected 0x29)
Info: in march test for flash (fptr=0x0, got 0x2a, expected 0x2a)
Info: in march test for flash (fptr=0x0, got 0x2b, expected 0x2b)
Info: in march test for flash (fptr=0x0, got 0x2c, expected 0x2c)
Info: in march test for flash (fptr=0x0, got 0x2d, expected 0x2d)
Info: in march test for flash (fptr=0x0, got 0x2e, expected 0x2e)
Info: in march test for flash (fptr=0x0, got 0x2f, expected 0x2f)
Info: in march test for flash (fptr=0x0, got 0x30, expected 0x30)
Info: in march test for flash (fptr=0x0, got 0x31, expected 0x31)
Info: in march test for flash (fptr=0x0, got 0x32, expected 0x32)
Info: in march test for flash (fptr=0x0, got 0x33, expected 0x33)
Info: in march test for flash (fptr=0x0, got 0x34, expected 0x34)
Info: in march test for flash (fptr=0x0, got 0x35, expected 0x35)
Info: in march test for flash (fptr=0x0, got 0x36, expected 0x36)
Info: in march test for flash (fptr=0x0, got 0x37, expected 0x37)
Info: in march test for flash (fptr=0x0, got 0x38, expected 0x38)
Info: in march test for flash (fptr=0x0, got 0x39, expected 0x39)
Info: in march test for flash (fptr=0x0, got 0x3a, expected 0x3a)
Info: in march test for flash (fptr=0x0, got 0x3b, expected 0x3b)
Info: in march test for flash (fptr=0x0, got 0x3c, expected 0x3c)
Info: in march test for flash (fptr=0x0, got 0x3d, expected 0x3d)
Info: in march test for flash (fptr=0x0, got 0x3e, expected 0x3e)
Info: in march test for flash (fptr=0x0, got 0x3f, expected 0x3f)
Info: in march test for flash (fptr=0x0, got 0x40, expected 0x40)
Info: in march test for flash (fptr=0x0, got 0x41, expected 0x41)
Info: in march test for flash (fptr=0x0, got 0x42, expected 0x42)
Info: in march test for flash (fptr=0x0, got 0x43, expected 0x43)
Info: in march test for flash (fptr=0x0, got 0x44, expected 0x44)
Info: in march test for flash (fptr=0x0, got 0x45, expected 0x45)
Info: in march test for flash (fptr=0x0, got 0x46, expected 0x46)
Info: in march test for flash (fptr=0x0, got 0x47, expected 0x47)
Info: in march test for flash (fptr=0x0, got 0x48, expected 0x48)
Info: in march test for flash (fptr=0x0, got 0x49, expected 0x49)
Info: in march test for flash (fptr=0x0, got 0x4a, expected 0x4a)
Info: in march test for flash (fptr=0x0, got 0x4b, expected 0x4b)
Info: in march test for flash (fptr=0x0, got 0x4c, expected 0x4c)
Info: in march test for flash (fptr=0x0, got 0x4d, expected 0x4d)
Info: in march test for flash (fptr=0x0, got 0x4e, expected 0x4e)
Info: in march test for flash (fptr=0x0, got 0x4f, expected 0x4f)
Info: in march test for flash (fptr=0x0, got 0x50, expected 0x50)
Info: in march test for flash (fptr=0x0, got 0x51, expected 0x51)
Info: in march test for flash (fptr=0x0, got 0x52, expected 0x52)
Info: in march test for flash (fptr=0x0, got 0x53, expected 0x53)
Info: in march test for flash (fptr=0x0, got 0x54, expected 0x54)
Info: in march test for flash (fptr=0x0, got 0x55, expected 0x55)
Info: in march test for flash (fptr=0x0, got 0x56, expected 0x56)
Info: in march test for flash (fptr=0x0, got 0x57, expected 0x57)
Info: in march test for flash (fptr=0x0, got 0x58, expected 0x58)
Info: in march test for flash (fptr=0x0, got 0x59, expected 0x59)
Info: in march test for flash (fptr=0x0, got 0x5a, expected 0x5a)
Info: in march test for flash (fptr=0x0, got 0x5b, expected 0x5b)
Info: in march test for flash (fptr=0x0, got 0x5c, expected 0x5c)
Info: in march test for flash (fptr=0x0, got 0x5d, expected 0x5d)
Info: in march test for flash (fptr=0x0, got 0x5e, expected 0x5e)
Info: in march test for flash (fptr=0x0, got 0x5f, expected 0x5f)
Info: in march test for flash (fptr=0x0, got 0x60, expected 0x60)
Info: in march test for flash (fptr=0x0, got 0x61, expected 0x61)
Info: in march test for flash (fptr=0x0, got 0x62, expected 0x62)
Info: in march test for flash (fptr=0x0, got 0x63, expected 0x63)
Info: in march test for flash (fptr=0x0, got 0x64, expected 0x64)
Info: in march test for flash (fptr=0x0, got 0x65, expected 0x65)
Info: in march test for flash (fptr=0x0, got 0x66, expected 0x66)
Info: in march test for flash (fptr=0x0, got 0x67, expected 0x67)
Info: in march test for flash (fptr=0x0, got 0x68, expected 0x68)
Info: in march test for flash (fptr=0x0, got 0x69, expected 0x69)
Info: in march test for flash (fptr=0x0, got 0x6a, expected 0x6a)
Info: in march test for flash (fptr=0x0, got 0x6b, expected 0x6b)
Info: in march test for flash (fptr=0x0, got 0x6c, expected 0x6c)
Info: in march test for flash (fptr=0x0, got 0x6d, expected 0x6d)
Info: in march test for flash (fptr=0x0, got 0x6e, expected 0x6e)
Info: in march test for flash (fptr=0x0, got 0x6f, expected 0x6f)
Info: in march test for flash (fptr=0x0, got 0x70, expected 0x70)
Info: in march test for flash (fptr=0x0, got 0x71, expected 0x71)
Info: in march test for flash (fptr=0x0, got 0x72, expected 0x72)
Info: in march test for flash (fptr=0x0, got 0x73, expected 0x73)
Info: in march test for flash (fptr=0x0, got 0x74, expected 0x74)
Info: in march test for flash (fptr=0x0, got 0x75, expected 0x75)
Info: in march test for flash (fptr=0x0, got 0x76, expected 0x76)
Info: in march test for flash (fptr=0x0, got 0x77, expected 0x77)
Info: in march test for flash (fptr=0x0, got 0x78, expected 0x78)
Info: in march test for flash (fptr=0x0, got 0x79, expected 0x79)
Info: in march test for flash (fptr=0x0, got 0x7a, expected 0x7a)
Info: in march test for flash (fptr=0x0, got 0x7b, expected 0x7b)
Info: in march test for flash (fptr=0x0, got 0x7c, expected 0x7c)
Info: in march test for flash (fptr=0x0, got 0x7d, expected 0x7d)
Info: in march test for flash (fptr=0x0, got 0x7e, expected 0x7e)
Info: in march test for flash (fptr=0x0, got 0x7f, expected 0x7f)
Info: in march test for flash (fptr=0x0, got 0x80, expected 0x80)
Info: in march test for flash (fptr=0x0, got 0x81, expected 0x81)
Info: in march test for flash (fptr=0x0, got 0x82, expected 0x82)
Info: in march test for flash (fptr=0x0, got 0x83, expected 0x83)
Info: in march test for flash (fptr=0x0, got 0x84, expected 0x84)
Info: in march test for flash (fptr=0x0, got 0x85, expected 0x85)
Info: in march test for flash (fptr=0x0, got 0x86, expected 0x86)
Info: in march test for flash (fptr=0x0, got 0x87, expected 0x87)
Info: in march test for flash (fptr=0x0, got 0x88, expected 0x88)
Info: in march test for flash (fptr=0x0, got 0x89, expected 0x89)
Info: in march test for flash (fptr=0x0, got 0x8a, expected 0x8a)
Info: in march test for flash (fptr=0x0, got 0x8b, expected 0x8b)
Info: in march test for flash (fptr=0x0, got 0x8c, expected 0x8c)
Info: in march test for flash (fptr=0x0, got 0x8d, expected 0x8d)
Info: in march test for flash (fptr=0x0, got 0x8e, expected 0x8e)
Info: in march test for flash (fptr=0x0, got 0x8f, expected 0x8f)
Info: in march test for flash (fptr=0x0, got 0x90, expected 0x90)
Info: in march test for flash (fptr=0x0, got 0x91, expected 0x91)
Info: in march test for flash (fptr=0x0, got 0x92, expected 0x92)
Info: in march test for flash (fptr=0x0, got 0x93, expected 0x93)
Info: in march test for flash (fptr=0x0, got 0x94, expected 0x94)
Info: in march test for flash (fptr=0x0, got 0x95, expected 0x95)
Info: in march test for flash (fptr=0x0, got 0x96, expected 0x96)
Info: in march test for flash (fptr=0x0, got 0x97, expected 0x97)
Info: in march test for flash (fptr=0x0, got 0x98, expected 0x98)
Info: in march test for flash (fptr=0x0, got 0x99, expected 0x99)
Info: in march test for flash (fptr=0x0, got 0x9a, expected 0x9a)
Info: in march test for flash (fptr=0x0, got 0x9b, expected 0x9b)
Info: in march test for flash (fptr=0x0, got 0x9c, expected 0x9c)
Info: in march test for flash (fptr=0x0, got 0x9d, expected 0x9d)
Info: in march test for flash (fptr=0x0, got 0x9e, expected 0x9e)
Info: in march test for flash (fptr=0x0, got 0x9f, expected 0x9f)
Info: in march test for flash (fptr=0x0, got 0xa0, expected 0xa0)
Info: in march test for flash (fptr=0x0, got 0xa1, expected 0xa1)
Info: in march test for flash (fptr=0x0, got 0xa2, expected 0xa2)
Info: in march test for flash (fptr=0x0, got 0xa3, expected 0xa3)
Info: in march test for flash (fptr=0x0, got 0xa4, expected 0xa4)
Info: in march test for flash (fptr=0x0, got 0xa5, expected 0xa5)
Info: in march test for flash (fptr=0x0, got 0xa6, expected 0xa6)
Info: in march test for flash (fptr=0x0, got 0xa7, expected 0xa7)
Info: in march test for flash (fptr=0x0, got 0xa8, expected 0xa8)
Info: in march test for flash (fptr=0x0, got 0xa9, expected 0xa9)
Info: in march test for flash (fptr=0x0, got 0xaa, expected 0xaa)
Info: in march test for flash (fptr=0x0, got 0xab, expected 0xab)
Info: in march test for flash (fptr=0x0, got 0xac, expected 0xac)
Info: in march test for flash (fptr=0x0, got 0xad, expected 0xad)
Info: in march test for flash (fptr=0x0, got 0xae, expected 0xae)
Info: in march test for flash (fptr=0x0, got 0xaf, expected 0xaf)
Info: in march test for flash (fptr=0x0, got 0xb0, expected 0xb0)
Info: in march test for flash (fptr=0x0, got 0xb1, expected 0xb1)
Info: in march test for flash (fptr=0x0, got 0xb2, expected 0xb2)
Info: in march test for flash (fptr=0x0, got 0xb3, expected 0xb3)
Info: in march test for flash (fptr=0x0, got 0xb4, expected 0xb4)
Info: in march test for flash (fptr=0x0, got 0xb5, expected 0xb5)
Info: in march test for flash (fptr=0x0, got 0xb6, expected 0xb6)
Info: in march test for flash (fptr=0x0, got 0xb7, expected 0xb7)
Info: in march test for flash (fptr=0x0, got 0xb8, expected 0xb8)
Info: in march test for flash (fptr=0x0, got 0xb9, expected 0xb9)
Info: in march test for flash (fptr=0x0, got 0xba, expected 0xba)
Info: in march test for flash (fptr=0x0, got 0xbb, expected 0xbb)
Info: in march test for flash (fptr=0x0, got 0xbc, expected 0xbc)
Info: in march test for flash (fptr=0x0, got 0xbd, expected 0xbd)
Info: in march test for flash (fptr=0x0, got 0xbe, expected 0xbe)
Info: in march test for flash (fptr=0x0, got 0xbf, expected 0xbf)
Info: in march test for flash (fptr=0x0, got 0xc0, expected 0xc0)
Info: in march test for flash (fptr=0x0, got 0xc1, expected 0xc1)
Info: in march test for flash (fptr=0x0, got 0xc2, expected 0xc2)
Info: in march test for flash (fptr=0x0, got 0xc3, expected 0xc3)
Info: in march test for flash (fptr=0x0, got 0xc4, expected 0xc4)
Info: in march test for flash (fptr=0x0, got 0xc5, expected 0xc5)
Info: in march test for flash (fptr=0x0, got 0xc6, expected 0xc6)
Info: in march test for flash (fptr=0x0, got 0xc7, expected 0xc7)
Info: in march test for flash (fptr=0x0, got 0xc8, expected 0xc8)
Info: in march test for flash (fptr=0x0, got 0xc9, expected 0xc9)
Info: in march test for flash (fptr=0x0, got 0xca, expected 0xca)
Info: in march test for flash (fptr=0x0, got 0xcb, expected 0xcb)
Info: in march test for flash (fptr=0x0, got 0xcc, expected 0xcc)
Info: in march test for flash (fptr=0x0, got 0xcd, expected 0xcd)
Info: in march test for flash (fptr=0x0, got 0xce, expected 0xce)
Info: in march test for flash (fptr=0x0, got 0xcf, expected 0xcf)
Info: in march test for flash (fptr=0x0, got 0xd0, expected 0xd0)
Info: in march test for flash (fptr=0x0, got 0xd1, expected 0xd1)
Info: in march test for flash (fptr=0x0, got 0xd2, expected 0xd2)
Info: in march test for flash (fptr=0x0, got 0xd3, expected 0xd3)
Info: in march test for flash (fptr=0x0, got 0xd4, expected 0xd4)
Info: in march test for flash (fptr=0x0, got 0xd5, expected 0xd5)
Info: in march test for flash (fptr=0x0, got 0xd6, expected 0xd6)
Info: in march test for flash (fptr=0x0, got 0xd7, expected 0xd7)
Info: in march test for flash (fptr=0x0, got 0xd8, expected 0xd8)
Info: in march test for flash (fptr=0x0, got 0xd9, expected 0xd9)
Info: in march test for flash (fptr=0x0, got 0xda, expected 0xda)
Info: in march test for flash (fptr=0x0, got 0xdb, expected 0xdb)
Info: in march test for flash (fptr=0x0, got 0xdc, expected 0xdc)
Info: in march test for flash (fptr=0x0, got 0xdd, expected 0xdd)
Info: in march test for flash (fptr=0x0, got 0xde, expected 0xde)
Info: in march test for flash (fptr=0x0, got 0xdf, expected 0xdf)
Info: in march test for flash (fptr=0x0, got 0xe0, expected 0xe0)
Info: in march test for flash (fptr=0x0, got 0xe1, expected 0xe1)
Info: in march test for flash (fptr=0x0, got 0xe2, expected 0xe2)
Info: in march test for flash (fptr=0x0, got 0xe3, expected 0xe3)
Info: in march test for flash (fptr=0x0, got 0xe4, expected 0xe4)
Info: in march test for flash (fptr=0x0, got 0xe5, expected 0xe5)
Info: in march test for flash (fptr=0x0, got 0xe6, expected 0xe6)
Info: in march test for flash (fptr=0x0, got 0xe7, expected 0xe7)
Info: in march test for flash (fptr=0x0, got 0xe8, expected 0xe8)
Info: in march test for flash (fptr=0x0, got 0xe9, expected 0xe9)
Info: in march test for flash (fptr=0x0, got 0xea, expected 0xea)
Info: in march test for flash (fptr=0x0, got 0xeb, expected 0xeb)
Info: in march test for flash (fptr=0x0, got 0xec, expected 0xec)
Info: in march test for flash (fptr=0x0, got 0xed, expected 0xed)
Info: in march test for flash (fptr=0x0, got 0xee, expected 0xee)
Info: in march test for flash (fptr=0x0, got 0xef, expected 0xef)
Info: in march test for flash (fptr=0x0, got 0xf0, expected 0xf0)
Info: in march test for flash (fptr=0x0, got 0xf1, expected 0xf1)
Info: in march test for flash (fptr=0x0, got 0xf2, expected 0xf2)
Info: in march test for flash (fptr=0x0, got 0xf3, expected 0xf3)
Info: in march test for flash (fptr=0x0, got 0xf4, expected 0xf4)
Info: in march test for flash (fptr=0x0, got 0xf5, expected 0xf5)
Info: in march test for flash (fptr=0x0, got 0xf6, expected 0xf6)
Info: in march test for flash (fptr=0x0, got 0xf7, expected 0xf7)
Info: in march test for flash (fptr=0x0, got 0xf8, expected 0xf8)
Info: in march test for flash (fptr=0x0, got 0xf9, expected 0xf9)
Info: in march test for flash (fptr=0x0, got 0xfa, expected 0xfa)
Info: in march test for flash (fptr=0x0, got 0xfb, expected 0xfb)
Info: in march test for flash (fptr=0x0, got 0xfc, expected 0xfc)
Info: in march test for flash (fptr=0x0, got 0xfd, expected 0xfd)
Info: in march test for flash (fptr=0x0, got 0xfe, expected 0xfe)
Info: in march test for flash (fptr=0x0, got 0xff, expected 0xff)
Info: in march test for flash (fptr=0x0, got 0x100, expected 0x100)
Info: in march test for flash (fptr=0x0, got 0x101, expected 0x101)
Info: in march test for flash (fptr=0x0, got 0x102, expected 0x102)
Info: starting ext mem tests
Info: in march test for extmem (fptr=0x1000000, got 0x3, expected 0x3)
Info: in march test for extmem (fptr=0x1000000, got 0x4, expected 0x4)
Info: in march test for extmem (fptr=0x1000000, got 0x5, expected 0x5)
Info: in march test for extmem (fptr=0x1000000, got 0x6, expected 0x6)
Info: in march test for extmem (fptr=0x1000000, got 0x7, expected 0x7)
Info: in march test for extmem (fptr=0x1000000, got 0x8, expected 0x8)
Info: in march test for extmem (fptr=0x1000000, got 0x9, expected 0x9)
Info: in march test for extmem (fptr=0x1000000, got 0xa, expected 0xa)
Info: in march test for extmem (fptr=0x1000000, got 0xb, expected 0xb)
Info: in march test for extmem (fptr=0x1000000, got 0xc, expected 0xc)
Info: in march test for extmem (fptr=0x1000000, got 0xd, expected 0xd)
Info: in march test for extmem (fptr=0x1000000, got 0xe, expected 0xe)
Info: in march test for extmem (fptr=0x1000000, got 0xf, expected 0xf)
Info: in march test for extmem (fptr=0x1000000, got 0x10, expected 0x10)
Info: in march test for extmem (fptr=0x1000000, got 0x11, expected 0x11)
Info: in march test for extmem (fptr=0x1000000, got 0x12, expected 0x12)
Info: in march test for extmem (fptr=0x1000000, got 0x13, expected 0x13)
Info: in march test for extmem (fptr=0x1000000, got 0x14, expected 0x14)
Info: in march test for extmem (fptr=0x1000000, got 0x15, expected 0x15)
Info: in march test for extmem (fptr=0x1000000, got 0x16, expected 0x16)
Info: in march test for extmem (fptr=0x1000000, got 0x17, expected 0x17)
Info: in march test for extmem (fptr=0x1000000, got 0x18, expected 0x18)
Info: in march test for extmem (fptr=0x1000000, got 0x19, expected 0x19)
Info: in march test for extmem (fptr=0x1000000, got 0x1a, expected 0x1a)
Info: in march test for extmem (fptr=0x1000000, got 0x1b, expected 0x1b)
Info: in march test for extmem (fptr=0x1000000, got 0x1c, expected 0x1c)
Info: in march test for extmem (fptr=0x1000000, got 0x1d, expected 0x1d)
Info: in march test for extmem (fptr=0x1000000, got 0x1e, expected 0x1e)
Info: in march test for extmem (fptr=0x1000000, got 0x1f, expected 0x1f)
Info: in march test for extmem (fptr=0x1000000, got 0x20, expected 0x20)
Info: in march test for extmem (fptr=0x1000000, got 0x21, expected 0x21)
Info: in march test for extmem (fptr=0x1000000, got 0x22, expected 0x22)
Info: in march test for extmem (fptr=0x1000000, got 0x23, expected 0x23)
Info: in march test for extmem (fptr=0x1000000, got 0x24, expected 0x24)
Info: in march test for extmem (fptr=0x1000000, got 0x25, expected 0x25)
Info: in march test for extmem (fptr=0x1000000, got 0x26, expected 0x26)
Info: in march test for extmem (fptr=0x1000000, got 0x27, expected 0x27)
Info: in march test for extmem (fptr=0x1000000, got 0x28, expected 0x28)
Info: in march test for extmem (fptr=0x1000000, got 0x29, expected 0x29)
Info: in march test for extmem (fptr=0x1000000, got 0x2a, expected 0x2a)
Info: in march test for extmem (fptr=0x1000000, got 0x2b, expected 0x2b)
Info: in march test for extmem (fptr=0x1000000, got 0x2c, expected 0x2c)
Info: in march test for extmem (fptr=0x1000000, got 0x2d, expected 0x2d)
Info: in march test for extmem (fptr=0x1000000, got 0x2e, expected 0x2e)
Info: in march test for extmem (fptr=0x1000000, got 0x2f, expected 0x2f)
Info: in march test for extmem (fptr=0x1000000, got 0x30, expected 0x30)
Info: in march test for extmem (fptr=0x1000000, got 0x31, expected 0x31)
Info: in march test for extmem (fptr=0x1000000, got 0x32, expected 0x32)
Info: in march test for extmem (fptr=0x1000000, got 0x33, expected 0x33)
Info: in march test for extmem (fptr=0x1000000, got 0x34, expected 0x34)
Info: in march test for extmem (fptr=0x1000000, got 0x35, expected 0x35)
Info: in march test for extmem (fptr=0x1000000, got 0x36, expected 0x36)
Info: in march test for extmem (fptr=0x1000000, got 0x37, expected 0x37)
Info: in march test for extmem (fptr=0x1000000, got 0x38, expected 0x38)
Info: in march test for extmem (fptr=0x1000000, got 0x39, expected 0x39)
Info: in march test for extmem (fptr=0x1000000, got 0x3a, expected 0x3a)
Info: in march test for extmem (fptr=0x1000000, got 0x3b, expected 0x3b)
Info: in march test for extmem (fptr=0x1000000, got 0x3c, expected 0x3c)
Info: in march test for extmem (fptr=0x1000000, got 0x3d, expected 0x3d)
Info: in march test for extmem (fptr=0x1000000, got 0x3e, expected 0x3e)
Info: in march test for extmem (fptr=0x1000000, got 0x3f, expected 0x3f)
Info: in march test for extmem (fptr=0x1000000, got 0x40, expected 0x40)
Info: in march test for extmem (fptr=0x1000000, got 0x41, expected 0x41)
Info: in march test for extmem (fptr=0x1000000, got 0x42, expected 0x42)
Info: in march test for extmem (fptr=0x1000000, got 0x43, expected 0x43)
Info: in march test for extmem (fptr=0x1000000, got 0x44, expected 0x44)
Info: in march test for extmem (fptr=0x1000000, got 0x45, expected 0x45)
Info: in march test for extmem (fptr=0x1000000, got 0x46, expected 0x46)
Info: in march test for extmem (fptr=0x1000000, got 0x47, expected 0x47)
Info: in march test for extmem (fptr=0x1000000, got 0x48, expected 0x48)
Info: in march test for extmem (fptr=0x1000000, got 0x49, expected 0x49)
Info: in march test for extmem (fptr=0x1000000, got 0x4a, expected 0x4a)
Info: in march test for extmem (fptr=0x1000000, got 0x4b, expected 0x4b)
Info: in march test for extmem (fptr=0x1000000, got 0x4c, expected 0x4c)
Info: in march test for extmem (fptr=0x1000000, got 0x4d, expected 0x4d)
Info: in march test for extmem (fptr=0x1000000, got 0x4e, expected 0x4e)
Info: in march test for extmem (fptr=0x1000000, got 0x4f, expected 0x4f)
Info: in march test for extmem (fptr=0x1000000, got 0x50, expected 0x50)
Info: in march test for extmem (fptr=0x1000000, got 0x51, expected 0x51)
Info: in march test for extmem (fptr=0x1000000, got 0x52, expected 0x52)
Info: in march test for extmem (fptr=0x1000000, got 0x53, expected 0x53)
Info: in march test for extmem (fptr=0x1000000, got 0x54, expected 0x54)
Info: in march test for extmem (fptr=0x1000000, got 0x55, expected 0x55)
Info: in march test for extmem (fptr=0x1000000, got 0x56, expected 0x56)
Info: in march test for extmem (fptr=0x1000000, got 0x57, expected 0x57)
Info: in march test for extmem (fptr=0x1000000, got 0x58, expected 0x58)
Info: in march test for extmem (fptr=0x1000000, got 0x59, expected 0x59)
Info: in march test for extmem (fptr=0x1000000, got 0x5a, expected 0x5a)
Info: in march test for extmem (fptr=0x1000000, got 0x5b, expected 0x5b)
Info: in march test for extmem (fptr=0x1000000, got 0x5c, expected 0x5c)
Info: in march test for extmem (fptr=0x1000000, got 0x5d, expected 0x5d)
Info: in march test for extmem (fptr=0x1000000, got 0x5e, expected 0x5e)
Info: in march test for extmem (fptr=0x1000000, got 0x5f, expected 0x5f)
Info: in march test for extmem (fptr=0x1000000, got 0x60, expected 0x60)
Info: in march test for extmem (fptr=0x1000000, got 0x61, expected 0x61)
Info: in march test for extmem (fptr=0x1000000, got 0x62, expected 0x62)
Info: in march test for extmem (fptr=0x1000000, got 0x63, expected 0x63)
Info: in march test for extmem (fptr=0x1000000, got 0x64, expected 0x64)
Info: in march test for extmem (fptr=0x1000000, got 0x65, expected 0x65)
Info: in march test for extmem (fptr=0x1000000, got 0x66, expected 0x66)
Info: in march test for extmem (fptr=0x1000000, got 0x67, expected 0x67)
Info: in march test for extmem (fptr=0x1000000, got 0x68, expected 0x68)
Info: in march test for extmem (fptr=0x1000000, got 0x69, expected 0x69)
Info: in march test for extmem (fptr=0x1000000, got 0x6a, expected 0x6a)
Info: in march test for extmem (fptr=0x1000000, got 0x6b, expected 0x6b)
Info: in march test for extmem (fptr=0x1000000, got 0x6c, expected 0x6c)
Info: in march test for extmem (fptr=0x1000000, got 0x6d, expected 0x6d)
Info: in march test for extmem (fptr=0x1000000, got 0x6e, expected 0x6e)
Info: in march test for extmem (fptr=0x1000000, got 0x6f, expected 0x6f)
Info: in march test for extmem (fptr=0x1000000, got 0x70, expected 0x70)
Info: in march test for extmem (fptr=0x1000000, got 0x71, expected 0x71)
Info: in march test for extmem (fptr=0x1000000, got 0x72, expected 0x72)
Info: in march test for extmem (fptr=0x1000000, got 0x73, expected 0x73)
Info: in march test for extmem (fptr=0x1000000, got 0x74, expected 0x74)
Info: in march test for extmem (fptr=0x1000000, got 0x75, expected 0x75)
Info: in march test for extmem (fptr=0x1000000, got 0x76, expected 0x76)
Info: in march test for extmem (fptr=0x1000000, got 0x77, expected 0x77)
Info: in march test for extmem (fptr=0x1000000, got 0x78, expected 0x78)
Info: in march test for extmem (fptr=0x1000000, got 0x79, expected 0x79)
Info: in march test for extmem (fptr=0x1000000, got 0x7a, expected 0x7a)
Info: in march test for extmem (fptr=0x1000000, got 0x7b, expected 0x7b)
Info: in march test for extmem (fptr=0x1000000, got 0x7c, expected 0x7c)
Info: in march test for extmem (fptr=0x1000000, got 0x7d, expected 0x7d)
Info: in march test for extmem (fptr=0x1000000, got 0x7e, expected 0x7e)
Info: in march test for extmem (fptr=0x1000000, got 0x7f, expected 0x7f)
Info: in march test for extmem (fptr=0x1000000, got 0x80, expected 0x80)
Info: in march test for extmem (fptr=0x1000000, got 0x81, expected 0x81)
Info: in march test for extmem (fptr=0x1000000, got 0x82, expected 0x82)
Info: in march test for extmem (fptr=0x1000000, got 0x83, expected 0x83)
Info: in march test for extmem (fptr=0x1000000, got 0x84, expected 0x84)
Info: in march test for extmem (fptr=0x1000000, got 0x85, expected 0x85)
Info: in march test for extmem (fptr=0x1000000, got 0x86, expected 0x86)
Info: in march test for extmem (fptr=0x1000000, got 0x87, expected 0x87)
Info: in march test for extmem (fptr=0x1000000, got 0x88, expected 0x88)
Info: in march test for extmem (fptr=0x1000000, got 0x89, expected 0x89)
Info: in march test for extmem (fptr=0x1000000, got 0x8a, expected 0x8a)
Info: in march test for extmem (fptr=0x1000000, got 0x8b, expected 0x8b)
Info: in march test for extmem (fptr=0x1000000, got 0x8c, expected 0x8c)
Info: in march test for extmem (fptr=0x1000000, got 0x8d, expected 0x8d)
Info: in march test for extmem (fptr=0x1000000, got 0x8e, expected 0x8e)
Info: in march test for extmem (fptr=0x1000000, got 0x8f, expected 0x8f)
Info: in march test for extmem (fptr=0x1000000, got 0x90, expected 0x90)
Info: in march test for extmem (fptr=0x1000000, got 0x91, expected 0x91)
Info: in march test for extmem (fptr=0x1000000, got 0x92, expected 0x92)
Info: in march test for extmem (fptr=0x1000000, got 0x93, expected 0x93)
Info: in march test for extmem (fptr=0x1000000, got 0x94, expected 0x94)
Info: in march test for extmem (fptr=0x1000000, got 0x95, expected 0x95)
Info: in march test for extmem (fptr=0x1000000, got 0x96, expected 0x96)
Info: in march test for extmem (fptr=0x1000000, got 0x97, expected 0x97)
Info: in march test for extmem (fptr=0x1000000, got 0x98, expected 0x98)
Info: in march test for extmem (fptr=0x1000000, got 0x99, expected 0x99)
Info: in march test for extmem (fptr=0x1000000, got 0x9a, expected 0x9a)
Info: in march test for extmem (fptr=0x1000000, got 0x9b, expected 0x9b)
Info: in march test for extmem (fptr=0x1000000, got 0x9c, expected 0x9c)
Info: in march test for extmem (fptr=0x1000000, got 0x9d, expected 0x9d)
Info: in march test for extmem (fptr=0x1000000, got 0x9e, expected 0x9e)
Info: in march test for extmem (fptr=0x1000000, got 0x9f, expected 0x9f)
Info: in march test for extmem (fptr=0x1000000, got 0xa0, expected 0xa0)
Info: in march test for extmem (fptr=0x1000000, got 0xa1, expected 0xa1)
Info: in march test for extmem (fptr=0x1000000, got 0xa2, expected 0xa2)
Info: in march test for extmem (fptr=0x1000000, got 0xa3, expected 0xa3)
Info: in march test for extmem (fptr=0x1000000, got 0xa4, expected 0xa4)
Info: in march test for extmem (fptr=0x1000000, got 0xa5, expected 0xa5)
Info: in march test for extmem (fptr=0x1000000, got 0xa6, expected 0xa6)
Info: in march test for extmem (fptr=0x1000000, got 0xa7, expected 0xa7)
Info: in march test for extmem (fptr=0x1000000, got 0xa8, expected 0xa8)
Info: in march test for extmem (fptr=0x1000000, got 0xa9, expected 0xa9)
Info: in march test for extmem (fptr=0x1000000, got 0xaa, expected 0xaa)
Info: in march test for extmem (fptr=0x1000000, got 0xab, expected 0xab)
Info: in march test for extmem (fptr=0x1000000, got 0xac, expected 0xac)
Info: in march test for extmem (fptr=0x1000000, got 0xad, expected 0xad)
Info: in march test for extmem (fptr=0x1000000, got 0xae, expected 0xae)
Info: in march test for extmem (fptr=0x1000000, got 0xaf, expected 0xaf)
Info: in march test for extmem (fptr=0x1000000, got 0xb0, expected 0xb0)
Info: in march test for extmem (fptr=0x1000000, got 0xb1, expected 0xb1)
Info: in march test for extmem (fptr=0x1000000, got 0xb2, expected 0xb2)
Info: in march test for extmem (fptr=0x1000000, got 0xb3, expected 0xb3)
Info: in march test for extmem (fptr=0x1000000, got 0xb4, expected 0xb4)
Info: in march test for extmem (fptr=0x1000000, got 0xb5, expected 0xb5)
Info: in march test for extmem (fptr=0x1000000, got 0xb6, expected 0xb6)
Info: in march test for extmem (fptr=0x1000000, got 0xb7, expected 0xb7)
Info: in march test for extmem (fptr=0x1000000, got 0xb8, expected 0xb8)
Info: in march test for extmem (fptr=0x1000000, got 0xb9, expected 0xb9)
Info: in march test for extmem (fptr=0x1000000, got 0xba, expected 0xba)
Info: in march test for extmem (fptr=0x1000000, got 0xbb, expected 0xbb)
Info: in march test for extmem (fptr=0x1000000, got 0xbc, expected 0xbc)
Info: in march test for extmem (fptr=0x1000000, got 0xbd, expected 0xbd)
Info: in march test for extmem (fptr=0x1000000, got 0xbe, expected 0xbe)
Info: in march test for extmem (fptr=0x1000000, got 0xbf, expected 0xbf)
Info: in march test for extmem (fptr=0x1000000, got 0xc0, expected 0xc0)
Info: in march test for extmem (fptr=0x1000000, got 0xc1, expected 0xc1)
Info: in march test for extmem (fptr=0x1000000, got 0xc2, expected 0xc2)
Info: in march test for extmem (fptr=0x1000000, got 0xc3, expected 0xc3)
Info: in march test for extmem (fptr=0x1000000, got 0xc4, expected 0xc4)
Info: in march test for extmem (fptr=0x1000000, got 0xc5, expected 0xc5)
Info: in march test for extmem (fptr=0x1000000, got 0xc6, expected 0xc6)
Info: in march test for extmem (fptr=0x1000000, got 0xc7, expected 0xc7)
Info: in march test for extmem (fptr=0x1000000, got 0xc8, expected 0xc8)
Info: in march test for extmem (fptr=0x1000000, got 0xc9, expected 0xc9)
Info: in march test for extmem (fptr=0x1000000, got 0xca, expected 0xca)
Info: in march test for extmem (fptr=0x1000000, got 0xcb, expected 0xcb)
Info: in march test for extmem (fptr=0x1000000, got 0xcc, expected 0xcc)
Info: in march test for extmem (fptr=0x1000000, got 0xcd, expected 0xcd)
Info: in march test for extmem (fptr=0x1000000, got 0xce, expected 0xce)
Info: in march test for extmem (fptr=0x1000000, got 0xcf, expected 0xcf)
Info: in march test for extmem (fptr=0x1000000, got 0xd0, expected 0xd0)
Info: in march test for extmem (fptr=0x1000000, got 0xd1, expected 0xd1)
Info: in march test for extmem (fptr=0x1000000, got 0xd2, expected 0xd2)
Info: in march test for extmem (fptr=0x1000000, got 0xd3, expected 0xd3)
Info: in march test for extmem (fptr=0x1000000, got 0xd4, expected 0xd4)
Info: in march test for extmem (fptr=0x1000000, got 0xd5, expected 0xd5)
Info: in march test for extmem (fptr=0x1000000, got 0xd6, expected 0xd6)
Info: in march test for extmem (fptr=0x1000000, got 0xd7, expected 0xd7)
Info: in march test for extmem (fptr=0x1000000, got 0xd8, expected 0xd8)
Info: in march test for extmem (fptr=0x1000000, got 0xd9, expected 0xd9)
Info: in march test for extmem (fptr=0x1000000, got 0xda, expected 0xda)
Info: in march test for extmem (fptr=0x1000000, got 0xdb, expected 0xdb)
Info: in march test for extmem (fptr=0x1000000, got 0xdc, expected 0xdc)
Info: in march test for extmem (fptr=0x1000000, got 0xdd, expected 0xdd)
Info: in march test for extmem (fptr=0x1000000, got 0xde, expected 0xde)
Info: in march test for extmem (fptr=0x1000000, got 0xdf, expected 0xdf)
Info: in march test for extmem (fptr=0x1000000, got 0xe0, expected 0xe0)
Info: in march test for extmem (fptr=0x1000000, got 0xe1, expected 0xe1)
Info: in march test for extmem (fptr=0x1000000, got 0xe2, expected 0xe2)
Info: in march test for extmem (fptr=0x1000000, got 0xe3, expected 0xe3)
Info: in march test for extmem (fptr=0x1000000, got 0xe4, expected 0xe4)
Info: in march test for extmem (fptr=0x1000000, got 0xe5, expected 0xe5)
Info: in march test for extmem (fptr=0x1000000, got 0xe6, expected 0xe6)
Info: in march test for extmem (fptr=0x1000000, got 0xe7, expected 0xe7)
Info: in march test for extmem (fptr=0x1000000, got 0xe8, expected 0xe8)
Info: in march test for extmem (fptr=0x1000000, got 0xe9, expected 0xe9)
Info: in march test for extmem (fptr=0x1000000, got 0xea, expected 0xea)
Info: in march test for extmem (fptr=0x1000000, got 0xeb, expected 0xeb)
Info: in march test for extmem (fptr=0x1000000, got 0xec, expected 0xec)
Info: in march test for extmem (fptr=0x1000000, got 0xed, expected 0xed)
Info: in march test for extmem (fptr=0x1000000, got 0xee, expected 0xee)
Info: in march test for extmem (fptr=0x1000000, got 0xef, expected 0xef)
Info: in march test for extmem (fptr=0x1000000, got 0xf0, expected 0xf0)
Info: in march test for extmem (fptr=0x1000000, got 0xf1, expected 0xf1)
Info: in march test for extmem (fptr=0x1000000, got 0xf2, expected 0xf2)
Info: in march test for extmem (fptr=0x1000000, got 0xf3, expected 0xf3)
Info: in march test for extmem (fptr=0x1000000, got 0xf4, expected 0xf4)
Info: in march test for extmem (fptr=0x1000000, got 0xf5, expected 0xf5)
Info: in march test for extmem (fptr=0x1000000, got 0xf6, expected 0xf6)
Info: in march test for extmem (fptr=0x1000000, got 0xf7, expected 0xf7)
Info: in march test for extmem (fptr=0x1000000, got 0xf8, expected 0xf8)
Info: in march test for extmem (fptr=0x1000000, got 0xf9, expected 0xf9)
Info: in march test for extmem (fptr=0x1000000, got 0xfa, expected 0xfa)
Info: in march test for extmem (fptr=0x1000000, got 0xfb, expected 0xfb)
Info: in march test for extmem (fptr=0x1000000, got 0xfc, expected 0xfc)
Info: in march test for extmem (fptr=0x1000000, got 0xfd, expected 0xfd)
Info: in march test for extmem (fptr=0x1000000, got 0xfe, expected 0xfe)
Info: in march test for extmem (fptr=0x1000000, got 0xff, expected 0xff)
Info: in march test for extmem (fptr=0x1000000, got 0x100, expected 0x100)
Info: in march test for extmem (fptr=0x1000000, got 0x101, expected 0x101)
Info: in march test for extmem (fptr=0x1000000, got 0x102, expected 0x102)
Info: starting int mem tests
Info: in march test for intmem (fptr=0x40064000, got 0x3, expected 0x3)
Info: in march test for intmem (fptr=0x40064000, got 0x4, expected 0x4)
Info: in march test for intmem (fptr=0x40064000, got 0x5, expected 0x5)
Info: in march test for intmem (fptr=0x40064000, got 0x6, expected 0x6)
Info: in march test for intmem (fptr=0x40064000, got 0x7, expected 0x7)
Info: in march test for intmem (fptr=0x40064000, got 0x8, expected 0x8)
Info: in march test for intmem (fptr=0x40064000, got 0x9, expected 0x9)
Info: in march test for intmem (fptr=0x40064000, got 0xa, expected 0xa)
Info: in march test for intmem (fptr=0x40064000, got 0xb, expected 0xb)
Info: in march test for intmem (fptr=0x40064000, got 0xc, expected 0xc)
Info: in march test for intmem (fptr=0x40064000, got 0xd, expected 0xd)
Info: in march test for intmem (fptr=0x40064000, got 0xe, expected 0xe)
Info: in march test for intmem (fptr=0x40064000, got 0xf, expected 0xf)
Info: in march test for intmem (fptr=0x40064000, got 0x10, expected 0x10)
Info: in march test for intmem (fptr=0x40064000, got 0x11, expected 0x11)
Info: in march test for intmem (fptr=0x40064000, got 0x12, expected 0x12)
Info: in march test for intmem (fptr=0x40064000, got 0x13, expected 0x13)
Info: in march test for intmem (fptr=0x40064000, got 0x14, expected 0x14)
Info: in march test for intmem (fptr=0x40064000, got 0x15, expected 0x15)
Info: in march test for intmem (fptr=0x40064000, got 0x16, expected 0x16)
Info: in march test for intmem (fptr=0x40064000, got 0x17, expected 0x17)
Info: in march test for intmem (fptr=0x40064000, got 0x18, expected 0x18)
Info: in march test for intmem (fptr=0x40064000, got 0x19, expected 0x19)
Info: in march test for intmem (fptr=0x40064000, got 0x1a, expected 0x1a)
Info: in march test for intmem (fptr=0x40064000, got 0x1b, expected 0x1b)
Info: in march test for intmem (fptr=0x40064000, got 0x1c, expected 0x1c)
Info: in march test for intmem (fptr=0x40064000, got 0x1d, expected 0x1d)
Info: in march test for intmem (fptr=0x40064000, got 0x1e, expected 0x1e)
Info: in march test for intmem (fptr=0x40064000, got 0x1f, expected 0x1f)
Info: in march test for intmem (fptr=0x40064000, got 0x20, expected 0x20)
Info: in march test for intmem (fptr=0x40064000, got 0x21, expected 0x21)
Info: in march test for intmem (fptr=0x40064000, got 0x22, expected 0x22)
Info: in march test for intmem (fptr=0x40064000, got 0x23, expected 0x23)
Info: in march test for intmem (fptr=0x40064000, got 0x24, expected 0x24)
Info: in march test for intmem (fptr=0x40064000, got 0x25, expected 0x25)
Info: in march test for intmem (fptr=0x40064000, got 0x26, expected 0x26)
Info: in march test for intmem (fptr=0x40064000, got 0x27, expected 0x27)
Info: in march test for intmem (fptr=0x40064000, got 0x28, expected 0x28)
Info: in march test for intmem (fptr=0x40064000, got 0x29, expected 0x29)
Info: in march test for intmem (fptr=0x40064000, got 0x2a, expected 0x2a)
Info: in march test for intmem (fptr=0x40064000, got 0x2b, expected 0x2b)
Info: in march test for intmem (fptr=0x40064000, got 0x2c, expected 0x2c)
Info: in march test for intmem (fptr=0x40064000, got 0x2d, expected 0x2d)
Info: in march test for intmem (fptr=0x40064000, got 0x2e, expected 0x2e)
Info: in march test for intmem (fptr=0x40064000, got 0x2f, expected 0x2f)
Info: in march test for intmem (fptr=0x40064000, got 0x30, expected 0x30)
Info: in march test for intmem (fptr=0x40064000, got 0x31, expected 0x31)
Info: in march test for intmem (fptr=0x40064000, got 0x32, expected 0x32)
Info: in march test for intmem (fptr=0x40064000, got 0x33, expected 0x33)
Info: in march test for intmem (fptr=0x40064000, got 0x34, expected 0x34)
Info: in march test for intmem (fptr=0x40064000, got 0x35, expected 0x35)
Info: in march test for intmem (fptr=0x40064000, got 0x36, expected 0x36)
Info: in march test for intmem (fptr=0x40064000, got 0x37, expected 0x37)
Info: in march test for intmem (fptr=0x40064000, got 0x38, expected 0x38)
Info: in march test for intmem (fptr=0x40064000, got 0x39, expected 0x39)
Info: in march test for intmem (fptr=0x40064000, got 0x3a, expected 0x3a)
Info: in march test for intmem (fptr=0x40064000, got 0x3b, expected 0x3b)
Info: in march test for intmem (fptr=0x40064000, got 0x3c, expected 0x3c)
Info: in march test for intmem (fptr=0x40064000, got 0x3d, expected 0x3d)
Info: in march test for intmem (fptr=0x40064000, got 0x3e, expected 0x3e)
Info: in march test for intmem (fptr=0x40064000, got 0x3f, expected 0x3f)
Info: in march test for intmem (fptr=0x40064000, got 0x40, expected 0x40)
Info: in march test for intmem (fptr=0x40064000, got 0x41, expected 0x41)
Info: in march test for intmem (fptr=0x40064000, got 0x42, expected 0x42)
Info: in march test for intmem (fptr=0x40064000, got 0x43, expected 0x43)
Info: in march test for intmem (fptr=0x40064000, got 0x44, expected 0x44)
Info: in march test for intmem (fptr=0x40064000, got 0x45, expected 0x45)
Info: in march test for intmem (fptr=0x40064000, got 0x46, expected 0x46)
Info: in march test for intmem (fptr=0x40064000, got 0x47, expected 0x47)
Info: in march test for intmem (fptr=0x40064000, got 0x48, expected 0x48)
Info: in march test for intmem (fptr=0x40064000, got 0x49, expected 0x49)
Info: in march test for intmem (fptr=0x40064000, got 0x4a, expected 0x4a)
Info: in march test for intmem (fptr=0x40064000, got 0x4b, expected 0x4b)
Info: in march test for intmem (fptr=0x40064000, got 0x4c, expected 0x4c)
Info: in march test for intmem (fptr=0x40064000, got 0x4d, expected 0x4d)
Info: in march test for intmem (fptr=0x40064000, got 0x4e, expected 0x4e)
Info: in march test for intmem (fptr=0x40064000, got 0x4f, expected 0x4f)
Info: in march test for intmem (fptr=0x40064000, got 0x50, expected 0x50)
Info: in march test for intmem (fptr=0x40064000, got 0x51, expected 0x51)
Info: in march test for intmem (fptr=0x40064000, got 0x52, expected 0x52)
Info: in march test for intmem (fptr=0x40064000, got 0x53, expected 0x53)
Info: in march test for intmem (fptr=0x40064000, got 0x54, expected 0x54)
Info: in march test for intmem (fptr=0x40064000, got 0x55, expected 0x55)
Info: in march test for intmem (fptr=0x40064000, got 0x56, expected 0x56)
Info: in march test for intmem (fptr=0x40064000, got 0x57, expected 0x57)
Info: in march test for intmem (fptr=0x40064000, got 0x58, expected 0x58)
Info: in march test for intmem (fptr=0x40064000, got 0x59, expected 0x59)
Info: in march test for intmem (fptr=0x40064000, got 0x5a, expected 0x5a)
Info: in march test for intmem (fptr=0x40064000, got 0x5b, expected 0x5b)
Info: in march test for intmem (fptr=0x40064000, got 0x5c, expected 0x5c)
Info: in march test for intmem (fptr=0x40064000, got 0x5d, expected 0x5d)
Info: in march test for intmem (fptr=0x40064000, got 0x5e, expected 0x5e)
Info: in march test for intmem (fptr=0x40064000, got 0x5f, expected 0x5f)
Info: in march test for intmem (fptr=0x40064000, got 0x60, expected 0x60)
Info: in march test for intmem (fptr=0x40064000, got 0x61, expected 0x61)
Info: in march test for intmem (fptr=0x40064000, got 0x62, expected 0x62)
Info: in march test for intmem (fptr=0x40064000, got 0x63, expected 0x63)
Info: in march test for intmem (fptr=0x40064000, got 0x64, expected 0x64)
Info: in march test for intmem (fptr=0x40064000, got 0x65, expected 0x65)
Info: in march test for intmem (fptr=0x40064000, got 0x66, expected 0x66)
Info: in march test for intmem (fptr=0x40064000, got 0x67, expected 0x67)
Info: in march test for intmem (fptr=0x40064000, got 0x68, expected 0x68)
Info: in march test for intmem (fptr=0x40064000, got 0x69, expected 0x69)
Info: in march test for intmem (fptr=0x40064000, got 0x6a, expected 0x6a)
Info: in march test for intmem (fptr=0x40064000, got 0x6b, expected 0x6b)
Info: in march test for intmem (fptr=0x40064000, got 0x6c, expected 0x6c)
Info: in march test for intmem (fptr=0x40064000, got 0x6d, expected 0x6d)
Info: in march test for intmem (fptr=0x40064000, got 0x6e, expected 0x6e)
Info: in march test for intmem (fptr=0x40064000, got 0x6f, expected 0x6f)
Info: in march test for intmem (fptr=0x40064000, got 0x70, expected 0x70)
Info: in march test for intmem (fptr=0x40064000, got 0x71, expected 0x71)
Info: in march test for intmem (fptr=0x40064000, got 0x72, expected 0x72)
Info: in march test for intmem (fptr=0x40064000, got 0x73, expected 0x73)
Info: in march test for intmem (fptr=0x40064000, got 0x74, expected 0x74)
Info: in march test for intmem (fptr=0x40064000, got 0x75, expected 0x75)
Info: in march test for intmem (fptr=0x40064000, got 0x76, expected 0x76)
Info: in march test for intmem (fptr=0x40064000, got 0x77, expected 0x77)
Info: in march test for intmem (fptr=0x40064000, got 0x78, expected 0x78)
Info: in march test for intmem (fptr=0x40064000, got 0x79, expected 0x79)
Info: in march test for intmem (fptr=0x40064000, got 0x7a, expected 0x7a)
Info: in march test for intmem (fptr=0x40064000, got 0x7b, expected 0x7b)
Info: in march test for intmem (fptr=0x40064000, got 0x7c, expected 0x7c)
Info: in march test for intmem (fptr=0x40064000, got 0x7d, expected 0x7d)
Info: in march test for intmem (fptr=0x40064000, got 0x7e, expected 0x7e)
Info: in march test for intmem (fptr=0x40064000, got 0x7f, expected 0x7f)
Info: in march test for intmem (fptr=0x40064000, got 0x80, expected 0x80)
Info: in march test for intmem (fptr=0x40064000, got 0x81, expected 0x81)
Info: in march test for intmem (fptr=0x40064000, got 0x82, expected 0x82)
Info: in march test for intmem (fptr=0x40064000, got 0x83, expected 0x83)
Info: in march test for intmem (fptr=0x40064000, got 0x84, expected 0x84)
Info: in march test for intmem (fptr=0x40064000, got 0x85, expected 0x85)
Info: in march test for intmem (fptr=0x40064000, got 0x86, expected 0x86)
Info: in march test for intmem (fptr=0x40064000, got 0x87, expected 0x87)
Info: in march test for intmem (fptr=0x40064000, got 0x88, expected 0x88)
Info: in march test for intmem (fptr=0x40064000, got 0x89, expected 0x89)
Info: in march test for intmem (fptr=0x40064000, got 0x8a, expected 0x8a)
Info: in march test for intmem (fptr=0x40064000, got 0x8b, expected 0x8b)
Info: in march test for intmem (fptr=0x40064000, got 0x8c, expected 0x8c)
Info: in march test for intmem (fptr=0x40064000, got 0x8d, expected 0x8d)
Info: in march test for intmem (fptr=0x40064000, got 0x8e, expected 0x8e)
Info: in march test for intmem (fptr=0x40064000, got 0x8f, expected 0x8f)
Info: in march test for intmem (fptr=0x40064000, got 0x90, expected 0x90)
Info: in march test for intmem (fptr=0x40064000, got 0x91, expected 0x91)
Info: in march test for intmem (fptr=0x40064000, got 0x92, expected 0x92)
Info: in march test for intmem (fptr=0x40064000, got 0x93, expected 0x93)
Info: in march test for intmem (fptr=0x40064000, got 0x94, expected 0x94)
Info: in march test for intmem (fptr=0x40064000, got 0x95, expected 0x95)
Info: in march test for intmem (fptr=0x40064000, got 0x96, expected 0x96)
Info: in march test for intmem (fptr=0x40064000, got 0x97, expected 0x97)
Info: in march test for intmem (fptr=0x40064000, got 0x98, expected 0x98)
Info: in march test for intmem (fptr=0x40064000, got 0x99, expected 0x99)
Info: in march test for intmem (fptr=0x40064000, got 0x9a, expected 0x9a)
Info: in march test for intmem (fptr=0x40064000, got 0x9b, expected 0x9b)
Info: in march test for intmem (fptr=0x40064000, got 0x9c, expected 0x9c)
Info: in march test for intmem (fptr=0x40064000, got 0x9d, expected 0x9d)
Info: in march test for intmem (fptr=0x40064000, got 0x9e, expected 0x9e)
Info: in march test for intmem (fptr=0x40064000, got 0x9f, expected 0x9f)
Info: in march test for intmem (fptr=0x40064000, got 0xa0, expected 0xa0)
Info: in march test for intmem (fptr=0x40064000, got 0xa1, expected 0xa1)
Info: in march test for intmem (fptr=0x40064000, got 0xa2, expected 0xa2)
Info: in march test for intmem (fptr=0x40064000, got 0xa3, expected 0xa3)
Info: in march test for intmem (fptr=0x40064000, got 0xa4, expected 0xa4)
Info: in march test for intmem (fptr=0x40064000, got 0xa5, expected 0xa5)
Info: in march test for intmem (fptr=0x40064000, got 0xa6, expected 0xa6)
Info: in march test for intmem (fptr=0x40064000, got 0xa7, expected 0xa7)
Info: in march test for intmem (fptr=0x40064000, got 0xa8, expected 0xa8)
Info: in march test for intmem (fptr=0x40064000, got 0xa9, expected 0xa9)
Info: in march test for intmem (fptr=0x40064000, got 0xaa, expected 0xaa)
Info: in march test for intmem (fptr=0x40064000, got 0xab, expected 0xab)
Info: in march test for intmem (fptr=0x40064000, got 0xac, expected 0xac)
Info: in march test for intmem (fptr=0x40064000, got 0xad, expected 0xad)
Info: in march test for intmem (fptr=0x40064000, got 0xae, expected 0xae)
Info: in march test for intmem (fptr=0x40064000, got 0xaf, expected 0xaf)
Info: in march test for intmem (fptr=0x40064000, got 0xb0, expected 0xb0)
Info: in march test for intmem (fptr=0x40064000, got 0xb1, expected 0xb1)
Info: in march test for intmem (fptr=0x40064000, got 0xb2, expected 0xb2)
Info: in march test for intmem (fptr=0x40064000, got 0xb3, expected 0xb3)
Info: in march test for intmem (fptr=0x40064000, got 0xb4, expected 0xb4)
Info: in march test for intmem (fptr=0x40064000, got 0xb5, expected 0xb5)
Info: in march test for intmem (fptr=0x40064000, got 0xb6, expected 0xb6)
Info: in march test for intmem (fptr=0x40064000, got 0xb7, expected 0xb7)
Info: in march test for intmem (fptr=0x40064000, got 0xb8, expected 0xb8)
Info: in march test for intmem (fptr=0x40064000, got 0xb9, expected 0xb9)
Info: in march test for intmem (fptr=0x40064000, got 0xba, expected 0xba)
Info: in march test for intmem (fptr=0x40064000, got 0xbb, expected 0xbb)
Info: in march test for intmem (fptr=0x40064000, got 0xbc, expected 0xbc)
Info: in march test for intmem (fptr=0x40064000, got 0xbd, expected 0xbd)
Info: in march test for intmem (fptr=0x40064000, got 0xbe, expected 0xbe)
Info: in march test for intmem (fptr=0x40064000, got 0xbf, expected 0xbf)
Info: in march test for intmem (fptr=0x40064000, got 0xc0, expected 0xc0)
Info: in march test for intmem (fptr=0x40064000, got 0xc1, expected 0xc1)
Info: in march test for intmem (fptr=0x40064000, got 0xc2, expected 0xc2)
Info: in march test for intmem (fptr=0x40064000, got 0xc3, expected 0xc3)
Info: in march test for intmem (fptr=0x40064000, got 0xc4, expected 0xc4)
Info: in march test for intmem (fptr=0x40064000, got 0xc5, expected 0xc5)
Info: in march test for intmem (fptr=0x40064000, got 0xc6, expected 0xc6)
Info: in march test for intmem (fptr=0x40064000, got 0xc7, expected 0xc7)
Info: in march test for intmem (fptr=0x40064000, got 0xc8, expected 0xc8)
Info: in march test for intmem (fptr=0x40064000, got 0xc9, expected 0xc9)
Info: in march test for intmem (fptr=0x40064000, got 0xca, expected 0xca)
Info: in march test for intmem (fptr=0x40064000, got 0xcb, expected 0xcb)
Info: in march test for intmem (fptr=0x40064000, got 0xcc, expected 0xcc)
Info: in march test for intmem (fptr=0x40064000, got 0xcd, expected 0xcd)
Info: in march test for intmem (fptr=0x40064000, got 0xce, expected 0xce)
Info: in march test for intmem (fptr=0x40064000, got 0xcf, expected 0xcf)
Info: in march test for intmem (fptr=0x40064000, got 0xd0, expected 0xd0)
Info: in march test for intmem (fptr=0x40064000, got 0xd1, expected 0xd1)
Info: in march test for intmem (fptr=0x40064000, got 0xd2, expected 0xd2)
Info: in march test for intmem (fptr=0x40064000, got 0xd3, expected 0xd3)
Info: in march test for intmem (fptr=0x40064000, got 0xd4, expected 0xd4)
Info: in march test for intmem (fptr=0x40064000, got 0xd5, expected 0xd5)
Info: in march test for intmem (fptr=0x40064000, got 0xd6, expected 0xd6)
Info: in march test for intmem (fptr=0x40064000, got 0xd7, expected 0xd7)
Info: in march test for intmem (fptr=0x40064000, got 0xd8, expected 0xd8)
Info: in march test for intmem (fptr=0x40064000, got 0xd9, expected 0xd9)
Info: in march test for intmem (fptr=0x40064000, got 0xda, expected 0xda)
Info: in march test for intmem (fptr=0x40064000, got 0xdb, expected 0xdb)
Info: in march test for intmem (fptr=0x40064000, got 0xdc, expected 0xdc)
Info: in march test for intmem (fptr=0x40064000, got 0xdd, expected 0xdd)
Info: in march test for intmem (fptr=0x40064000, got 0xde, expected 0xde)
Info: in march test for intmem (fptr=0x40064000, got 0xdf, expected 0xdf)
Info: in march test for intmem (fptr=0x40064000, got 0xe0, expected 0xe0)
Info: in march test for intmem (fptr=0x40064000, got 0xe1, expected 0xe1)
Info: in march test for intmem (fptr=0x40064000, got 0xe2, expected 0xe2)
Info: in march test for intmem (fptr=0x40064000, got 0xe3, expected 0xe3)
Info: in march test for intmem (fptr=0x40064000, got 0xe4, expected 0xe4)
Info: in march test for intmem (fptr=0x40064000, got 0xe5, expected 0xe5)
Info: in march test for intmem (fptr=0x40064000, got 0xe6, expected 0xe6)
Info: in march test for intmem (fptr=0x40064000, got 0xe7, expected 0xe7)
Info: in march test for intmem (fptr=0x40064000, got 0xe8, expected 0xe8)
Info: in march test for intmem (fptr=0x40064000, got 0xe9, expected 0xe9)
Info: in march test for intmem (fptr=0x40064000, got 0xea, expected 0xea)
Info: in march test for intmem (fptr=0x40064000, got 0xeb, expected 0xeb)
Info: in march test for intmem (fptr=0x40064000, got 0xec, expected 0xec)
Info: in march test for intmem (fptr=0x40064000, got 0xed, expected 0xed)
Info: in march test for intmem (fptr=0x40064000, got 0xee, expected 0xee)
Info: in march test for intmem (fptr=0x40064000, got 0xef, expected 0xef)
Info: in march test for intmem (fptr=0x40064000, got 0xf0, expected 0xf0)
Info: in march test for intmem (fptr=0x40064000, got 0xf1, expected 0xf1)
Info: in march test for intmem (fptr=0x40064000, got 0xf2, expected 0xf2)
Info: in march test for intmem (fptr=0x40064000, got 0xf3, expected 0xf3)
Info: in march test for intmem (fptr=0x40064000, got 0xf4, expected 0xf4)
Info: in march test for intmem (fptr=0x40064000, got 0xf5, expected 0xf5)
Info: in march test for intmem (fptr=0x40064000, got 0xf6, expected 0xf6)
Info: in march test for intmem (fptr=0x40064000, got 0xf7, expected 0xf7)
Info: in march test for intmem (fptr=0x40064000, got 0xf8, expected 0xf8)
Info: in march test for intmem (fptr=0x40064000, got 0xf9, expected 0xf9)
Info: in march test for intmem (fptr=0x40064000, got 0xfa, expected 0xfa)
Info: in march test for intmem (fptr=0x40064000, got 0xfb, expected 0xfb)
Info: in march test for intmem (fptr=0x40064000, got 0xfc, expected 0xfc)
Info: in march test for intmem (fptr=0x40064000, got 0xfd, expected 0xfd)
Info: in march test for intmem (fptr=0x40064000, got 0xfe, expected 0xfe)
Info: in march test for intmem (fptr=0x40064000, got 0xff, expected 0xff)
Info: in march test for intmem (fptr=0x40064000, got 0x100, expected 0x100)
Info: in march test for intmem (fptr=0x40064000, got 0x101, expected 0x101)
Info: in march test for intmem (fptr=0x40064000, got 0x102, expected 0x102)
Info: starting cp mem tests
Info: in march test for cp (fptr=0xfff00098, got 0x3, expected 0x3)
Info: in march test for cp (fptr=0xfff00098, got 0x4, expected 0x4)
Info: in march test for cp (fptr=0xfff00098, got 0x5, expected 0x5)
Info: in march test for cp (fptr=0xfff00098, got 0x6, expected 0x6)
Info: in march test for cp (fptr=0xfff00098, got 0x7, expected 0x7)
Info: in march test for cp (fptr=0xfff00098, got 0x8, expected 0x8)
Info: in march test for cp (fptr=0xfff00098, got 0x9, expected 0x9)
Info: in march test for cp (fptr=0xfff00098, got 0xa, expected 0xa)
Info: in march test for cp (fptr=0xfff00098, got 0xb, expected 0xb)
Info: in march test for cp (fptr=0xfff00098, got 0xc, expected 0xc)
Info: in march test for cp (fptr=0xfff00098, got 0xd, expected 0xd)
Info: in march test for cp (fptr=0xfff00098, got 0xe, expected 0xe)
Info: in march test for cp (fptr=0xfff00098, got 0xf, expected 0xf)
Info: in march test for cp (fptr=0xfff00098, got 0x10, expected 0x10)
Info: in march test for cp (fptr=0xfff00098, got 0x11, expected 0x11)
Info: in march test for cp (fptr=0xfff00098, got 0x12, expected 0x12)
Info: in march test for cp (fptr=0xfff00098, got 0x13, expected 0x13)
Info: in march test for cp (fptr=0xfff00098, got 0x14, expected 0x14)
Info: in march test for cp (fptr=0xfff00098, got 0x15, expected 0x15)
Info: in march test for cp (fptr=0xfff00098, got 0x16, expected 0x16)
Info: in march test for cp (fptr=0xfff00098, got 0x17, expected 0x17)
Info: in march test for cp (fptr=0xfff00098, got 0x18, expected 0x18)
Info: in march test for cp (fptr=0xfff00098, got 0x19, expected 0x19)
Info: in march test for cp (fptr=0xfff00098, got 0x1a, expected 0x1a)
Info: in march test for cp (fptr=0xfff00098, got 0x1b, expected 0x1b)
Info: in march test for cp (fptr=0xfff00098, got 0x1c, expected 0x1c)
Info: in march test for cp (fptr=0xfff00098, got 0x1d, expected 0x1d)
Info: in march test for cp (fptr=0xfff00098, got 0x1e, expected 0x1e)
Info: in march test for cp (fptr=0xfff00098, got 0x1f, expected 0x1f)
Info: in march test for cp (fptr=0xfff00098, got 0x20, expected 0x20)
Info: in march test for cp (fptr=0xfff00098, got 0x21, expected 0x21)
Info: in march test for cp (fptr=0xfff00098, got 0x22, expected 0x22)
Info: in march test for cp (fptr=0xfff00098, got 0x23, expected 0x23)
Info: in march test for cp (fptr=0xfff00098, got 0x24, expected 0x24)
Info: in march test for cp (fptr=0xfff00098, got 0x25, expected 0x25)
Info: in march test for cp (fptr=0xfff00098, got 0x26, expected 0x26)
Info: in march test for cp (fptr=0xfff00098, got 0x27, expected 0x27)
Info: in march test for cp (fptr=0xfff00098, got 0x28, expected 0x28)
Info: in march test for cp (fptr=0xfff00098, got 0x29, expected 0x29)
Info: in march test for cp (fptr=0xfff00098, got 0x2a, expected 0x2a)
Info: in march test for cp (fptr=0xfff00098, got 0x2b, expected 0x2b)
Info: in march test for cp (fptr=0xfff00098, got 0x2c, expected 0x2c)
Info: in march test for cp (fptr=0xfff00098, got 0x2d, expected 0x2d)
Info: in march test for cp (fptr=0xfff00098, got 0x2e, expected 0x2e)
Info: in march test for cp (fptr=0xfff00098, got 0x2f, expected 0x2f)
Info: in march test for cp (fptr=0xfff00098, got 0x30, expected 0x30)
Info: in march test for cp (fptr=0xfff00098, got 0x31, expected 0x31)
Info: in march test for cp (fptr=0xfff00098, got 0x32, expected 0x32)
Info: in march test for cp (fptr=0xfff00098, got 0x33, expected 0x33)
Info: in march test for cp (fptr=0xfff00098, got 0x34, expected 0x34)
Info: in march test for cp (fptr=0xfff00098, got 0x35, expected 0x35)
Info: in march test for cp (fptr=0xfff00098, got 0x36, expected 0x36)
Info: in march test for cp (fptr=0xfff00098, got 0x37, expected 0x37)
Info: in march test for cp (fptr=0xfff00098, got 0x38, expected 0x38)
Info: in march test for cp (fptr=0xfff00098, got 0x39, expected 0x39)
Info: in march test for cp (fptr=0xfff00098, got 0x3a, expected 0x3a)
Info: in march test for cp (fptr=0xfff00098, got 0x3b, expected 0x3b)
Info: in march test for cp (fptr=0xfff00098, got 0x3c, expected 0x3c)
Info: in march test for cp (fptr=0xfff00098, got 0x3d, expected 0x3d)
Info: in march test for cp (fptr=0xfff00098, got 0x3e, expected 0x3e)
Info: in march test for cp (fptr=0xfff00098, got 0x3f, expected 0x3f)
Info: in march test for cp (fptr=0xfff00098, got 0x40, expected 0x40)
Info: in march test for cp (fptr=0xfff00098, got 0x41, expected 0x41)
Info: in march test for cp (fptr=0xfff00098, got 0x42, expected 0x42)
Info: in march test for cp (fptr=0xfff00098, got 0x43, expected 0x43)
Info: in march test for cp (fptr=0xfff00098, got 0x44, expected 0x44)
Info: in march test for cp (fptr=0xfff00098, got 0x45, expected 0x45)
Info: in march test for cp (fptr=0xfff00098, got 0x46, expected 0x46)
Info: in march test for cp (fptr=0xfff00098, got 0x47, expected 0x47)
Info: in march test for cp (fptr=0xfff00098, got 0x48, expected 0x48)
Info: in march test for cp (fptr=0xfff00098, got 0x49, expected 0x49)
Info: in march test for cp (fptr=0xfff00098, got 0x4a, expected 0x4a)
Info: in march test for cp (fptr=0xfff00098, got 0x4b, expected 0x4b)
Info: in march test for cp (fptr=0xfff00098, got 0x4c, expected 0x4c)
Info: in march test for cp (fptr=0xfff00098, got 0x4d, expected 0x4d)
Info: in march test for cp (fptr=0xfff00098, got 0x4e, expected 0x4e)
Info: in march test for cp (fptr=0xfff00098, got 0x4f, expected 0x4f)
Info: in march test for cp (fptr=0xfff00098, got 0x50, expected 0x50)
Info: in march test for cp (fptr=0xfff00098, got 0x51, expected 0x51)
Info: in march test for cp (fptr=0xfff00098, got 0x52, expected 0x52)
Info: in march test for cp (fptr=0xfff00098, got 0x53, expected 0x53)
Info: in march test for cp (fptr=0xfff00098, got 0x54, expected 0x54)
Info: in march test for cp (fptr=0xfff00098, got 0x55, expected 0x55)
Info: in march test for cp (fptr=0xfff00098, got 0x56, expected 0x56)
Info: in march test for cp (fptr=0xfff00098, got 0x57, expected 0x57)
Info: in march test for cp (fptr=0xfff00098, got 0x58, expected 0x58)
Info: in march test for cp (fptr=0xfff00098, got 0x59, expected 0x59)
Info: in march test for cp (fptr=0xfff00098, got 0x5a, expected 0x5a)
Info: in march test for cp (fptr=0xfff00098, got 0x5b, expected 0x5b)
Info: in march test for cp (fptr=0xfff00098, got 0x5c, expected 0x5c)
Info: in march test for cp (fptr=0xfff00098, got 0x5d, expected 0x5d)
Info: in march test for cp (fptr=0xfff00098, got 0x5e, expected 0x5e)
Info: in march test for cp (fptr=0xfff00098, got 0x5f, expected 0x5f)
Info: in march test for cp (fptr=0xfff00098, got 0x60, expected 0x60)
Info: in march test for cp (fptr=0xfff00098, got 0x61, expected 0x61)
Info: in march test for cp (fptr=0xfff00098, got 0x62, expected 0x62)
Info: in march test for cp (fptr=0xfff00098, got 0x63, expected 0x63)
Info: in march test for cp (fptr=0xfff00098, got 0x64, expected 0x64)
Info: in march test for cp (fptr=0xfff00098, got 0x65, expected 0x65)
Info: in march test for cp (fptr=0xfff00098, got 0x66, expected 0x66)
Info: in march test for cp (fptr=0xfff00098, got 0x67, expected 0x67)
Info: in march test for cp (fptr=0xfff00098, got 0x68, expected 0x68)
Info: in march test for cp (fptr=0xfff00098, got 0x69, expected 0x69)
Info: in march test for cp (fptr=0xfff00098, got 0x6a, expected 0x6a)
Info: in march test for cp (fptr=0xfff00098, got 0x6b, expected 0x6b)
Info: in march test for cp (fptr=0xfff00098, got 0x6c, expected 0x6c)
Info: in march test for cp (fptr=0xfff00098, got 0x6d, expected 0x6d)
Info: in march test for cp (fptr=0xfff00098, got 0x6e, expected 0x6e)
Info: in march test for cp (fptr=0xfff00098, got 0x6f, expected 0x6f)
Info: in march test for cp (fptr=0xfff00098, got 0x70, expected 0x70)
Info: in march test for cp (fptr=0xfff00098, got 0x71, expected 0x71)
Info: in march test for cp (fptr=0xfff00098, got 0x72, expected 0x72)
Info: in march test for cp (fptr=0xfff00098, got 0x73, expected 0x73)
Info: in march test for cp (fptr=0xfff00098, got 0x74, expected 0x74)
Info: in march test for cp (fptr=0xfff00098, got 0x75, expected 0x75)
Info: in march test for cp (fptr=0xfff00098, got 0x76, expected 0x76)
Info: in march test for cp (fptr=0xfff00098, got 0x77, expected 0x77)
Info: in march test for cp (fptr=0xfff00098, got 0x78, expected 0x78)
Info: in march test for cp (fptr=0xfff00098, got 0x79, expected 0x79)
Info: in march test for cp (fptr=0xfff00098, got 0x7a, expected 0x7a)
Info: in march test for cp (fptr=0xfff00098, got 0x7b, expected 0x7b)
Info: in march test for cp (fptr=0xfff00098, got 0x7c, expected 0x7c)
Info: in march test for cp (fptr=0xfff00098, got 0x7d, expected 0x7d)
Info: in march test for cp (fptr=0xfff00098, got 0x7e, expected 0x7e)
Info: in march test for cp (fptr=0xfff00098, got 0x7f, expected 0x7f)
Info: in march test for cp (fptr=0xfff00098, got 0x80, expected 0x80)
Info: in march test for cp (fptr=0xfff00098, got 0x81, expected 0x81)
Info: in march test for cp (fptr=0xfff00098, got 0x82, expected 0x82)
Info: in march test for cp (fptr=0xfff00098, got 0x83, expected 0x83)
Info: in march test for cp (fptr=0xfff00098, got 0x84, expected 0x84)
Info: in march test for cp (fptr=0xfff00098, got 0x85, expected 0x85)
Info: in march test for cp (fptr=0xfff00098, got 0x86, expected 0x86)
Info: in march test for cp (fptr=0xfff00098, got 0x87, expected 0x87)
Info: in march test for cp (fptr=0xfff00098, got 0x88, expected 0x88)
Info: in march test for cp (fptr=0xfff00098, got 0x89, expected 0x89)
Info: in march test for cp (fptr=0xfff00098, got 0x8a, expected 0x8a)
Info: in march test for cp (fptr=0xfff00098, got 0x8b, expected 0x8b)
Info: in march test for cp (fptr=0xfff00098, got 0x8c, expected 0x8c)
Info: in march test for cp (fptr=0xfff00098, got 0x8d, expected 0x8d)
Info: in march test for cp (fptr=0xfff00098, got 0x8e, expected 0x8e)
Info: in march test for cp (fptr=0xfff00098, got 0x8f, expected 0x8f)
Info: in march test for cp (fptr=0xfff00098, got 0x90, expected 0x90)
Info: in march test for cp (fptr=0xfff00098, got 0x91, expected 0x91)
Info: in march test for cp (fptr=0xfff00098, got 0x92, expected 0x92)
Info: in march test for cp (fptr=0xfff00098, got 0x93, expected 0x93)
Info: in march test for cp (fptr=0xfff00098, got 0x94, expected 0x94)
Info: in march test for cp (fptr=0xfff00098, got 0x95, expected 0x95)
Info: in march test for cp (fptr=0xfff00098, got 0x96, expected 0x96)
Info: in march test for cp (fptr=0xfff00098, got 0x97, expected 0x97)
Info: in march test for cp (fptr=0xfff00098, got 0x98, expected 0x98)
Info: in march test for cp (fptr=0xfff00098, got 0x99, expected 0x99)
Info: in march test for cp (fptr=0xfff00098, got 0x9a, expected 0x9a)
Info: in march test for cp (fptr=0xfff00098, got 0x9b, expected 0x9b)
Info: in march test for cp (fptr=0xfff00098, got 0x9c, expected 0x9c)
Info: in march test for cp (fptr=0xfff00098, got 0x9d, expected 0x9d)
Info: in march test for cp (fptr=0xfff00098, got 0x9e, expected 0x9e)
Info: in march test for cp (fptr=0xfff00098, got 0x9f, expected 0x9f)
Info: in march test for cp (fptr=0xfff00098, got 0xa0, expected 0xa0)
Info: in march test for cp (fptr=0xfff00098, got 0xa1, expected 0xa1)
Info: in march test for cp (fptr=0xfff00098, got 0xa2, expected 0xa2)
Info: in march test for cp (fptr=0xfff00098, got 0xa3, expected 0xa3)
Info: in march test for cp (fptr=0xfff00098, got 0xa4, expected 0xa4)
Info: in march test for cp (fptr=0xfff00098, got 0xa5, expected 0xa5)
Info: in march test for cp (fptr=0xfff00098, got 0xa6, expected 0xa6)
Info: in march test for cp (fptr=0xfff00098, got 0xa7, expected 0xa7)
Info: in march test for cp (fptr=0xfff00098, got 0xa8, expected 0xa8)
Info: in march test for cp (fptr=0xfff00098, got 0xa9, expected 0xa9)
Info: in march test for cp (fptr=0xfff00098, got 0xaa, expected 0xaa)
Info: in march test for cp (fptr=0xfff00098, got 0xab, expected 0xab)
Info: in march test for cp (fptr=0xfff00098, got 0xac, expected 0xac)
Info: in march test for cp (fptr=0xfff00098, got 0xad, expected 0xad)
Info: in march test for cp (fptr=0xfff00098, got 0xae, expected 0xae)
Info: in march test for cp (fptr=0xfff00098, got 0xaf, expected 0xaf)
Info: in march test for cp (fptr=0xfff00098, got 0xb0, expected 0xb0)
Info: in march test for cp (fptr=0xfff00098, got 0xb1, expected 0xb1)
Info: in march test for cp (fptr=0xfff00098, got 0xb2, expected 0xb2)
Info: in march test for cp (fptr=0xfff00098, got 0xb3, expected 0xb3)
Info: in march test for cp (fptr=0xfff00098, got 0xb4, expected 0xb4)
Info: in march test for cp (fptr=0xfff00098, got 0xb5, expected 0xb5)
Info: in march test for cp (fptr=0xfff00098, got 0xb6, expected 0xb6)
Info: in march test for cp (fptr=0xfff00098, got 0xb7, expected 0xb7)
Info: in march test for cp (fptr=0xfff00098, got 0xb8, expected 0xb8)
Info: in march test for cp (fptr=0xfff00098, got 0xb9, expected 0xb9)
Info: in march test for cp (fptr=0xfff00098, got 0xba, expected 0xba)
Info: in march test for cp (fptr=0xfff00098, got 0xbb, expected 0xbb)
Info: in march test for cp (fptr=0xfff00098, got 0xbc, expected 0xbc)
Info: in march test for cp (fptr=0xfff00098, got 0xbd, expected 0xbd)
Info: in march test for cp (fptr=0xfff00098, got 0xbe, expected 0xbe)
Info: in march test for cp (fptr=0xfff00098, got 0xbf, expected 0xbf)
Info: in march test for cp (fptr=0xfff00098, got 0xc0, expected 0xc0)
Info: in march test for cp (fptr=0xfff00098, got 0xc1, expected 0xc1)
Info: in march test for cp (fptr=0xfff00098, got 0xc2, expected 0xc2)
Info: in march test for cp (fptr=0xfff00098, got 0xc3, expected 0xc3)
Info: in march test for cp (fptr=0xfff00098, got 0xc4, expected 0xc4)
Info: in march test for cp (fptr=0xfff00098, got 0xc5, expected 0xc5)
Info: in march test for cp (fptr=0xfff00098, got 0xc6, expected 0xc6)
Info: in march test for cp (fptr=0xfff00098, got 0xc7, expected 0xc7)
Info: in march test for cp (fptr=0xfff00098, got 0xc8, expected 0xc8)
Info: in march test for cp (fptr=0xfff00098, got 0xc9, expected 0xc9)
Info: in march test for cp (fptr=0xfff00098, got 0xca, expected 0xca)
Info: in march test for cp (fptr=0xfff00098, got 0xcb, expected 0xcb)
Info: in march test for cp (fptr=0xfff00098, got 0xcc, expected 0xcc)
Info: in march test for cp (fptr=0xfff00098, got 0xcd, expected 0xcd)
Info: in march test for cp (fptr=0xfff00098, got 0xce, expected 0xce)
Info: in march test for cp (fptr=0xfff00098, got 0xcf, expected 0xcf)
Info: in march test for cp (fptr=0xfff00098, got 0xd0, expected 0xd0)
Info: in march test for cp (fptr=0xfff00098, got 0xd1, expected 0xd1)
Info: in march test for cp (fptr=0xfff00098, got 0xd2, expected 0xd2)
Info: in march test for cp (fptr=0xfff00098, got 0xd3, expected 0xd3)
Info: in march test for cp (fptr=0xfff00098, got 0xd4, expected 0xd4)
Info: in march test for cp (fptr=0xfff00098, got 0xd5, expected 0xd5)
Info: in march test for cp (fptr=0xfff00098, got 0xd6, expected 0xd6)
Info: in march test for cp (fptr=0xfff00098, got 0xd7, expected 0xd7)
Info: in march test for cp (fptr=0xfff00098, got 0xd8, expected 0xd8)
Info: in march test for cp (fptr=0xfff00098, got 0xd9, expected 0xd9)
Info: in march test for cp (fptr=0xfff00098, got 0xda, expected 0xda)
Info: in march test for cp (fptr=0xfff00098, got 0xdb, expected 0xdb)
Info: in march test for cp (fptr=0xfff00098, got 0xdc, expected 0xdc)
Info: in march test for cp (fptr=0xfff00098, got 0xdd, expected 0xdd)
Info: in march test for cp (fptr=0xfff00098, got 0xde, expected 0xde)
Info: in march test for cp (fptr=0xfff00098, got 0xdf, expected 0xdf)
Info: in march test for cp (fptr=0xfff00098, got 0xe0, expected 0xe0)
Info: in march test for cp (fptr=0xfff00098, got 0xe1, expected 0xe1)
Info: in march test for cp (fptr=0xfff00098, got 0xe2, expected 0xe2)
Info: in march test for cp (fptr=0xfff00098, got 0xe3, expected 0xe3)
Info: in march test for cp (fptr=0xfff00098, got 0xe4, expected 0xe4)
Info: in march test for cp (fptr=0xfff00098, got 0xe5, expected 0xe5)
Info: in march test for cp (fptr=0xfff00098, got 0xe6, expected 0xe6)
Info: in march test for cp (fptr=0xfff00098, got 0xe7, expected 0xe7)
Info: in march test for cp (fptr=0xfff00098, got 0xe8, expected 0xe8)
Info: in march test for cp (fptr=0xfff00098, got 0xe9, expected 0xe9)
Info: in march test for cp (fptr=0xfff00098, got 0xea, expected 0xea)
Info: in march test for cp (fptr=0xfff00098, got 0xeb, expected 0xeb)
Info: in march test for cp (fptr=0xfff00098, got 0xec, expected 0xec)
Info: in march test for cp (fptr=0xfff00098, got 0xed, expected 0xed)
Info: in march test for cp (fptr=0xfff00098, got 0xee, expected 0xee)
Info: in march test for cp (fptr=0xfff00098, got 0xef, expected 0xef)
Info: in march test for cp (fptr=0xfff00098, got 0xf0, expected 0xf0)
Info: in march test for cp (fptr=0xfff00098, got 0xf1, expected 0xf1)
Info: in march test for cp (fptr=0xfff00098, got 0xf2, expected 0xf2)
Info: in march test for cp (fptr=0xfff00098, got 0xf3, expected 0xf3)
Info: in march test for cp (fptr=0xfff00098, got 0xf4, expected 0xf4)
Info: in march test for cp (fptr=0xfff00098, got 0xf5, expected 0xf5)
Info: in march test for cp (fptr=0xfff00098, got 0xf6, expected 0xf6)
Info: in march test for cp (fptr=0xfff00098, got 0xf7, expected 0xf7)
Info: in march test for cp (fptr=0xfff00098, got 0xf8, expected 0xf8)
Info: in march test for cp (fptr=0xfff00098, got 0xf9, expected 0xf9)
Info: in march test for cp (fptr=0xfff00098, got 0xfa, expected 0xfa)
Info: in march test for cp (fptr=0xfff00098, got 0xfb, expected 0xfb)
Info: in march test for cp (fptr=0xfff00098, got 0xfc, expected 0xfc)
Info: in march test for cp (fptr=0xfff00098, got 0xfd, expected 0xfd)
Info: in march test for cp (fptr=0xfff00098, got 0xfe, expected 0xfe)
Info: in march test for cp (fptr=0xfff00098, got 0xff, expected 0xff)
Info: in march test for cp (fptr=0xfff00098, got 0x100, expected 0x100)
Info: in march test for cp (fptr=0xfff00098, got 0x101, expected 0x101)
Info: in march test for cp (fptr=0xfff00098, got 0x102, expected 0x102)
Info: starting rf mem tests
Info: in march test for rf (fptr=0xfff411c0, got 0x3, expected 0x3)
Info: in march test for rf (fptr=0xfff411c0, got 0x4, expected 0x4)
Info: in march test for rf (fptr=0xfff411c0, got 0x5, expected 0x5)
Info: in march test for rf (fptr=0xfff411c0, got 0x6, expected 0x6)
Info: in march test for rf (fptr=0xfff411c0, got 0x7, expected 0x7)
Info: in march test for rf (fptr=0xfff411c0, got 0x8, expected 0x8)
Info: in march test for rf (fptr=0xfff411c0, got 0x9, expected 0x9)
Info: in march test for rf (fptr=0xfff411c0, got 0xa, expected 0xa)
Info: in march test for rf (fptr=0xfff411c0, got 0xb, expected 0xb)
Info: in march test for rf (fptr=0xfff411c0, got 0xc, expected 0xc)
Info: in march test for rf (fptr=0xfff411c0, got 0xd, expected 0xd)
Info: in march test for rf (fptr=0xfff411c0, got 0xe, expected 0xe)
Info: in march test for rf (fptr=0xfff411c0, got 0xf, expected 0xf)
Info: in march test for rf (fptr=0xfff411c0, got 0x10, expected 0x10)
Info: in march test for rf (fptr=0xfff411c0, got 0x11, expected 0x11)
Info: in march test for rf (fptr=0xfff411c0, got 0x12, expected 0x12)
Info: in march test for rf (fptr=0xfff411c0, got 0x13, expected 0x13)
Info: in march test for rf (fptr=0xfff411c0, got 0x14, expected 0x14)
Info: in march test for rf (fptr=0xfff411c0, got 0x15, expected 0x15)
Info: in march test for rf (fptr=0xfff411c0, got 0x16, expected 0x16)
Info: in march test for rf (fptr=0xfff411c0, got 0x17, expected 0x17)
Info: in march test for rf (fptr=0xfff411c0, got 0x18, expected 0x18)
Info: in march test for rf (fptr=0xfff411c0, got 0x19, expected 0x19)
Info: in march test for rf (fptr=0xfff411c0, got 0x1a, expected 0x1a)
Info: in march test for rf (fptr=0xfff411c0, got 0x1b, expected 0x1b)
Info: in march test for rf (fptr=0xfff411c0, got 0x1c, expected 0x1c)
Info: in march test for rf (fptr=0xfff411c0, got 0x1d, expected 0x1d)
Info: in march test for rf (fptr=0xfff411c0, got 0x1e, expected 0x1e)
Info: in march test for rf (fptr=0xfff411c0, got 0x1f, expected 0x1f)
Info: in march test for rf (fptr=0xfff411c0, got 0x20, expected 0x20)
Info: in march test for rf (fptr=0xfff411c0, got 0x21, expected 0x21)
Info: in march test for rf (fptr=0xfff411c0, got 0x22, expected 0x22)
Info: in march test for rf (fptr=0xfff411c0, got 0x23, expected 0x23)
Info: in march test for rf (fptr=0xfff411c0, got 0x24, expected 0x24)
Info: in march test for rf (fptr=0xfff411c0, got 0x25, expected 0x25)
Info: in march test for rf (fptr=0xfff411c0, got 0x26, expected 0x26)
Info: in march test for rf (fptr=0xfff411c0, got 0x27, expected 0x27)
Info: in march test for rf (fptr=0xfff411c0, got 0x28, expected 0x28)
Info: in march test for rf (fptr=0xfff411c0, got 0x29, expected 0x29)
Info: in march test for rf (fptr=0xfff411c0, got 0x2a, expected 0x2a)
Info: in march test for rf (fptr=0xfff411c0, got 0x2b, expected 0x2b)
Info: in march test for rf (fptr=0xfff411c0, got 0x2c, expected 0x2c)
Info: in march test for rf (fptr=0xfff411c0, got 0x2d, expected 0x2d)
Info: in march test for rf (fptr=0xfff411c0, got 0x2e, expected 0x2e)
Info: in march test for rf (fptr=0xfff411c0, got 0x2f, expected 0x2f)
Info: in march test for rf (fptr=0xfff411c0, got 0x30, expected 0x30)
Info: in march test for rf (fptr=0xfff411c0, got 0x31, expected 0x31)
Info: in march test for rf (fptr=0xfff411c0, got 0x32, expected 0x32)
Info: in march test for rf (fptr=0xfff411c0, got 0x33, expected 0x33)
Info: in march test for rf (fptr=0xfff411c0, got 0x34, expected 0x34)
Info: in march test for rf (fptr=0xfff411c0, got 0x35, expected 0x35)
Info: in march test for rf (fptr=0xfff411c0, got 0x36, expected 0x36)
Info: in march test for rf (fptr=0xfff411c0, got 0x37, expected 0x37)
Info: in march test for rf (fptr=0xfff411c0, got 0x38, expected 0x38)
Info: in march test for rf (fptr=0xfff411c0, got 0x39, expected 0x39)
Info: in march test for rf (fptr=0xfff411c0, got 0x3a, expected 0x3a)
Info: in march test for rf (fptr=0xfff411c0, got 0x3b, expected 0x3b)
Info: in march test for rf (fptr=0xfff411c0, got 0x3c, expected 0x3c)
Info: in march test for rf (fptr=0xfff411c0, got 0x3d, expected 0x3d)
Info: in march test for rf (fptr=0xfff411c0, got 0x3e, expected 0x3e)
Info: in march test for rf (fptr=0xfff411c0, got 0x3f, expected 0x3f)
Info: in march test for rf (fptr=0xfff411c0, got 0x40, expected 0x40)
Info: in march test for rf (fptr=0xfff411c0, got 0x41, expected 0x41)
Info: in march test for rf (fptr=0xfff411c0, got 0x42, expected 0x42)
SUCCESS!!
Info: basic read after write on cp
Info: basic read after write on rf
Info: started initializing coprocessor.
Info: toggle test passed
initializeCoprocessor: command vptr = 0x40064000, pptr = 0x40050000
Info: Coprocessor track samples per ms = 16368
Info: Coprocessor acquire samples per ms = 4092
Info: virtual address of command_response_array is 0x40064000
Info: virtual address of command_response_array[0].args[0]) is 0x40064000
Info: finished initializing coprocessor.
Info: completed generateRfResamplerParameters (wipeoff_frequencies=(12221000.000000 (track),16221000.000000 (acquire)), incoming-sampling-freq=56000000.000000, outgoing-sampling-freq=16368000.000000)
Info: setupResamplerEngineConfiguration: band=1
Info: completed generateRfResamplerParameters (wipeoff_frequencies=(12221000.000000 (track),16221000.000000 (acquire)), incoming-sampling-freq=56000000.000000, outgoing-sampling-freq=16368000.000000)
Info: setupResamplerEngineConfiguration: band=2
Info: completed generateRfResamplerParameters (wipeoff_frequencies=(12221000.000000 (track),16221000.000000 (acquire)), incoming-sampling-freq=56000000.000000, outgoing-sampling-freq=16368000.000000)
Info: setupResamplerEngineConfiguration: band=3
Info: completed initCosSineTables.
Info: started configuring RF resampler.
Info: started setFilterStageCoefficients (band=1, filter_id=1).
Info: finished setFilterStageCoefficients (band=1, filter_id=1).
Info: started setFilterStageCoefficients (band=1, filter_id=2).
Info: finished setFilterStageCoefficients (band=1, filter_id=2).
Info: started setFilterStageCoefficients (band=1, filter_id=3).
Info: finished setFilterStageCoefficients (band=1, filter_id=3).
Info: finished configuring L1 engine.
Info: started setFilterStageCoefficients (band=2, filter_id=1).
Info: finished setFilterStageCoefficients (band=2, filter_id=1).
Info: started setFilterStageCoefficients (band=2, filter_id=2).
Info: finished setFilterStageCoefficients (band=2, filter_id=2).
Info: started setFilterStageCoefficients (band=2, filter_id=3).
Info: finished setFilterStageCoefficients (band=2, filter_id=3).
Info: finished configuring L5 engine.
Info: started setFilterStageCoefficients (band=3, filter_id=1).
Info: finished setFilterStageCoefficients (band=3, filter_id=1).
Info: started setFilterStageCoefficients (band=3, filter_id=2).
Info: finished setFilterStageCoefficients (band=3, filter_id=2).
Info: started setFilterStageCoefficients (band=3, filter_id=3).
Info: finished setFilterStageCoefficients (band=3, filter_id=3).
Info: finished configuring S engine.
Info: started setting cos-table.
Info: finished setting cos-table.
Info: finished setting sine-table.
Info: finished configuring RF resampler.
Info: started verifying resampler configuration.
Info: started verifying filter coefficients (band=1, filter_id=1).
Info: finished verifying filter coefficients (band=1, filter_id=1, err=1).
Info: started verifying filter coefficients (band=1, filter_id=2).
Info: finished verifying filter coefficients (band=1, filter_id=2, err=1).
Info: started verifying filter coefficients (band=1, filter_id=3).
Info: finished verifying filter coefficients (band=1, filter_id=3, err=1).
Info: finished verifying resampler L1 engine (err = 0).
Info: started verifying filter coefficients (band=2, filter_id=1).
Info: finished verifying filter coefficients (band=2, filter_id=1, err=1).
Info: started verifying filter coefficients (band=2, filter_id=2).
Info: finished verifying filter coefficients (band=2, filter_id=2, err=1).
Info: started verifying filter coefficients (band=2, filter_id=3).
Info: finished verifying filter coefficients (band=2, filter_id=3, err=1).
Info: finished verifying resampler L5 engine (err = 0).
Info: started verifying filter coefficients (band=3, filter_id=1).
Info: finished verifying filter coefficients (band=3, filter_id=1, err=1).
Info: started verifying filter coefficients (band=3, filter_id=2).
Info: finished verifying filter coefficients (band=3, filter_id=2, err=1).
Info: started verifying filter coefficients (band=3, filter_id=3).
Info: finished verifying filter coefficients (band=3, filter_id=3, err=1).
Info: finished verifying resampler S engine (err = 0).
Info: started verifying sin table.
Info: finished verifying sine table (err = 0).
Info: started verifying cos table.
Info: finished verifying cos table (err = 0).
Info: scheduling writes
Info: cp_dword = 0x80100846,0xffffffff,
Info: cp_dword = 0x80500847,0xfffffffe,
Info: generate interrupt.
Info: entered interrupt handler: disable interrupt and assert command strobe.
Info: ISR: cp_dword = 0x80100846,0xffffffff,
Info: ISR: cp_dword = 0x80500847,0xfffffffe,
Info: leaving interrupt handler.
SWEEP COMPLETED (cr=0x1000401)
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
Command 1 not completed.
Command 0 not completed.
C