Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_reg_bank_top_behav xil_defaultlib.tb_uart_reg_bank_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx_core_default
Compiling module xil_defaultlib.uart_tx_core
Compiling module xil_defaultlib.uart_reg_bank_top
Compiling module xil_defaultlib.tb_uart_reg_bank_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_reg_bank_top_behav
