# Tue Aug 22 15:44:58 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)

@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.rx_fifo_din_pipe
HyperSrc tag CommsFPGA_top_0.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_dout
HyperSrc tag CommsFPGA_top_0.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_empty
HyperSrc tag CommsFPGA_top_0.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_full
HyperSrc tag CommsFPGA_top_0.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.rx_fifo_txcoldetdis_wr_en
HyperSrc tag CommsFPGA_top_0.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.rx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.rx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.rx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.tx_enable
HyperSrc tag CommsFPGA_top_0.tx_fifo_dout
HyperSrc tag CommsFPGA_top_0.tx_fifo_empty
HyperSrc tag CommsFPGA_top_0.tx_fifo_full
HyperSrc tag CommsFPGA_top_0.tx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.tx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.tx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.tx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.tx_preamble
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_preamble
HyperSrc tag CommsFPGA_top_0.tx_collision_detect
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_collision_detect
HyperSrc tag CommsFPGA_top_0.imanch_out_p
HyperSrc tag CommsFPGA_top_0.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_addr
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_enable
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_rdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_ready
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_sel
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_wdata
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_write
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_rd_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.apb3_wr_en
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.int_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.status_reg
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.up_eop
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.up_eop_sync
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_c
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_crc_error_int
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_crc_error_int_c
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_crc_error_int_d
HyperSrc tag CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_packet_avail_int
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.manchester_out
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.tx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_earlyterm
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_crc_error
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_error
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_complt
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clk16x
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.clkdiv
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.inrz_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.iidle_line
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.afe_rx_state
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_read_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.readfifo_write_ptr
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_empty
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_full
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_overflow
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_underrun
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.irx_fifo_rd_en
HyperSrc tag CommsFPGA_top_0.FIFOS_INST.itx_fifo_empty
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.comm_block_x(verilog))
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":6320:2:6320:7|Removing sequential instance b13_PSyil9s_99H_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 162MB)

Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":368:6:368:7|Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\interrupts.vhd":390:6:390:7|Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\manchesencoder.vhd":113:4:113:5|Removing sequential instance byte_clk_en_d[1] (in view: work.ManchesEncoder(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PostAmble_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\tx_sm.vhd":149:6:149:7|Found counter in view:work.TX_SM(behavioral) instance PreAmble_cntr[6:0] 
@N: MF179 :|Found 12 by 12 bit equality operator ('==') TX_SM\.un25_tx_byte_cntr (in view: work.TX_SM(behavioral))
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":278:6:278:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":499:20:499:56|Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un1_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":363:29:363:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un32_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":364:29:364:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un35_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":365:29:365:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un38_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":362:29:362:66|Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un29_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MF179 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\readfifo_write_sm.vhd":419:22:419:57|Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un58_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\idlelinedetector.vhd":71:4:71:5|Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\hdl\afe_rx_sm.vhd":111:4:111:5|Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[11:0] 
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5542:2:5542:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance b7_nYhI39s[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5399:3:5399:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":5427:3:5427:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[203] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[204] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[205] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[206] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[207] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[208] is reduced to a combinational gate by constant propagation.
@N: FX403 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2649:3:2649:8|Property "block_ram" or "no_rw_check" found for RAM b3_SoW.b3_SoW[202:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2649:3:2649:8|RAM b3_SoW.b3_SoW[202:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2497:10:2497:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2446:2:2446:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[209] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[208] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[207] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[206] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[205] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\synthesis\rev_col_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[204] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)

Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.afull_r (in view: work.CommsFPGA_top(behavioral)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 186MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 193MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 184MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 185MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 183MB peak: 193MB)

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 184MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 217MB peak: 220MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -8.34ns		4540 /      3392
   2		0h:00m:08s		    -8.34ns		3699 /      3421
   3		0h:00m:08s		    -8.34ns		3699 /      3421
   4		0h:00m:08s		    -8.34ns		3699 /      3421
   5		0h:00m:08s		    -8.34ns		3698 /      3421
   6		0h:00m:08s		    -8.34ns		3698 /      3421

   7		0h:00m:10s		    -8.34ns		3698 /      3480


   8		0h:00m:10s		    -8.34ns		3699 /      3480
@N: MF322 |Retiming summary: 22 registers retimed to 148 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 22 registers retimed to 148

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.aempty_r
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[14]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[17]
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0
		m2s010_som_sb_0.CORECONFIGP_0.state[1]

New registers created by retiming :
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_1
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_2
		CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.L31.U_corefifo_async.full_r_ret_3
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret_1
		CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.lfsr_q_ret_2
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_1
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_2
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE_ret_3
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.TX_STATE_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ns_8_0_.TX_STATE_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_STATE_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_2
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_3
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_4
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_5
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_6
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_7
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_8
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_9
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_10
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_11
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_2
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_4
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_5
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_6
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_7
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_8
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_9
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_10
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_11
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_12
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_13
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_14
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_15
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_16
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_17
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_retreset
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_2
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_8
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_9
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_11
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_12
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_5
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_6
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_8
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_10
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_12
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_13
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_14
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_16
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_17
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_18
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_20
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_21
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_23
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_24
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_26
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_27
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_28
		CommsFPGA_top_0.TX_STATE_ret
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_1
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_2
		ident_coreinst.IICE_INST.b5_nUTGT.b10_nYhI3_umjB_2_ret_3
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_3
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_4
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_7
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_8
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_10
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_11
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_12
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_13
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_15
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_18
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_20
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_22
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_24
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_25
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_29
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_34
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_37
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_41
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_44
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_48
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_49
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_50
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0_ret
		m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSLVERR_0_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.state_ret
		m2s010_som_sb_0.CORECONFIGP_0.state_ret_1
		m2s010_som_sb_0.CORECONFIGP_0.state_ret_2


		#####   END RETIMING REPORT  #####

@N: BN362 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net N_114 on CLKINT  I_5 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_899 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_914_i_0 on CLKINT  I_900 
@N: FP130 |Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_901 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_voSc3 on CLKINT  I_902 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_903 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_1869_i_i on CLKINT  I_904 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_905 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_906 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_561_i on CLKINT  I_907 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_nUTGT.b6_nfs_IF[1] on CLKINT  I_908 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_crc_reset_i on CLKINT  I_909 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_910 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_911 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_912 
@N: FP130 |Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_913 
@N: FP130 |Promoting Net hcr_update on CLKINT  I_20 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 221MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 225MB peak: 226MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 1296 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 2314 clock pin(s) of sequential element(s)
0 instances converted, 2314 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0012       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           1285       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0013       MAC_MII_TX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0014       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0                    BIBUF                           1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0015       MAC_MII_RX_CLK                                        port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0016       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
================================================================================================================================ Gated/Generated Clocks =================================================================================================================================
Clock Tree ID     Driving Element                                                                 Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_1_0_i             CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.N_914_i_0_o2     CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_CCC_0.CCC_INST                                                        CCC                    1102       CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       m2s010_som_sb_0.CCC_0.CCC_INST                                                  CCC                    766        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0005       CommsFPGA_top_0.BIT_CLK                                                         SLE                    290        CommsFPGA_top_0.N_914_i_0_set                                                             No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                              MSS_060                94         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0007       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                       RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_CCC_0.CCC_INST                                                        CCC                    4          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.long_reset                                                      SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2                        CFG3                   18         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO                         CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                       No gated clock conversion method for cell cell:ACG4.SLE    
=========================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 169MB peak: 226MB)

Writing Analyst data base C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\synwork\m2s010_som_m.srm
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 207MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: FX1056 |Writing EDF file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 226MB)

@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gcallsen\documents\projects\fpga\v1_6-082217\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/users/gcallsen/documents/projects/fpga/v1_6-082217/synthesis/rev_col_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 6.10ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 6.10ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 6.10ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 6.10ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 6.10ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 6.10ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 22 15:45:13 2017
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\instr_sources\syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.489

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  164.0 MHz     150.8 MHz     6.098         6.633         -0.535      inferred     Inferred_clkgroup_2 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
jtag_interface_x|b9_nv_oQwfYF                                         164.0 MHz     NA            6.098         NA            NA          inferred     Inferred_clkgroup_10
jtag_interface_x|b10_8Kz_rKlrtX                                       164.0 MHz     737.2 MHz     6.098         1.357         4.741       inferred     Inferred_clkgroup_9 
jtag_interface_x|identify_clk_int_inferred_clock                      164.0 MHz     252.6 MHz     6.098         3.958         2.139       inferred     Inferred_clkgroup_8 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                164.0 MHz     175.0 MHz     6.098         5.714         0.384       inferred     Inferred_clkgroup_0 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                164.0 MHz     426.1 MHz     6.098         2.347         3.751       inferred     Inferred_clkgroup_1 
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    164.0 MHz     NA            6.098         NA            NA          inferred     Inferred_clkgroup_11
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       164.0 MHz     120.5 MHz     6.098         8.302         -2.204      inferred     Inferred_clkgroup_3 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     164.0 MHz     372.7 MHz     6.098         2.683         3.415       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     164.0 MHz     113.3 MHz     6.098         8.825         -1.816      inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             164.0 MHz     NA            6.098         NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             164.0 MHz     NA            6.098         NA            NA          inferred     Inferred_clkgroup_5 
System                                                                164.0 MHz     147.5 MHz     6.098         6.779         -0.681      system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  6.098       -0.681   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  6.098       0.957    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  6.098       2.002    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  6.098       2.024    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             jtag_interface_x|identify_clk_int_inferred_clock                   |  6.098       -0.188   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  6.098       2.074    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             jtag_interface_x|b9_nv_oQwfYF                                      |  6.098       0.686    |  No paths    -      |  No paths    -      |  No paths    -     
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    995.084  |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  6.098       -0.931   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  6.098       0.384    |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  6.098       3.751    |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  6.098       0.994    |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  6.098       -0.535   |  No paths    -      |  No paths    -      |  No paths    -     
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  6.098       -3.489   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  6.098       -2.204   |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  6.098       -1.816   |  No paths    -      |  3.049       0.189  |  3.049       -1.364
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  6.098       3.415    |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|identify_clk_int_inferred_clock                   System                                                             |  6.098       -0.315   |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|identify_clk_int_inferred_clock                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|identify_clk_int_inferred_clock                   |  6.098       2.139    |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b10_8Kz_rKlrtX                                    System                                                             |  6.098       -0.360   |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b10_8Kz_rKlrtX                                    |  6.098       4.741    |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b9_nv_oQwfYF                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
jtag_interface_x|b9_nv_oQwfYF                                      jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    996.978  |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -     
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                                  Arrival           
Instance                                                                                                                            Reference                                Type        Pin           Net                    Time        Slack 
                                                                                                                                    Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]           2.263       -0.535
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]           2.263       -0.527
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]           2.263       -0.527
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]           2.263       -0.527
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]           2.263       -0.527
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_preamble_pat_en                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_preamble_pat_en     0.087       0.038 
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]           2.263       0.130 
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]           2.263       0.348 
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]           2.263       0.472 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q_ret_9                                                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             N_1426_i_reto          0.108       0.707 
================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                  Required           
Instance                                                                           Reference                                Type     Pin     Net                             Time         Slack 
                                                                                   Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[7]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_18_i                          5.842        -0.535
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       p2s_data_9[3]                   5.842        -0.527
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_403_i                         5.842        -0.527
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[5]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       p2s_data_9[5]                   5.842        -0.527
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[6]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_402_i                         5.842        -0.527
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[0]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_405_i                         5.842        0.130 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[1]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       p2s_data_9[1]                   5.842        0.239 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[2]                                CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_404_i                         5.842        0.300 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[7]      5.842        0.617 
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       un25_tx_byte_cntr_a_4_i[11]     5.842        0.628 
================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      6.378
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.535

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[7]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[7] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[7]     Out     2.263     2.263       -         
RDATA_int[7]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m3_i_m2_i_m2[7]                                                            CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m3_i_m2_i_m2[7]                                                            CFG4        Y             Out     0.203     3.592       -         
TX_FIFO_DOUT[7]                                                                                                                     Net         -             -       0.715     -           4         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[7]                                                CFG4        D             In      -         4.307       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[7]                                                CFG4        Y             Out     0.271     4.579       -         
p2s_data_9_m2_1_0[7]                                                                                                                Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[7]                                                    CFG4        D             In      -         5.134       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[7]                                                    CFG4        Y             Out     0.326     5.460       -         
p2s_data_9_m2[7]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[7]                                                                             CFG4        C             In      -         6.016       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[7]                                                                             CFG4        Y             Out     0.203     6.219       -         
N_18_i                                                                                                                              Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[7]                                                                                 SLE         D             In      -         6.378       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.633 is 3.522(53.1%) logic and 3.111(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      6.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.527

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[3]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[3]     Out     2.263     2.263       -         
RDATA_int[3]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2_i_m2[3]                                                            CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2_i_m2[3]                                                            CFG4        Y             Out     0.203     3.592       -         
TX_FIFO_DOUT[3]                                                                                                                     Net         -             -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[3]                                                CFG4        D             In      -         4.337       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[3]                                                CFG4        Y             Out     0.271     4.609       -         
p2s_data_9_m2_1_0[3]                                                                                                                Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[3]                                                    CFG4        D             In      -         5.164       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[3]                                                    CFG4        Y             Out     0.326     5.490       -         
p2s_data_9_m2[3]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_0_1[3]                                                   CFG4        B             In      -         6.046       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_0_1[3]                                                   CFG4        Y             Out     0.165     6.210       -         
p2s_data_9[3]                                                                                                                       Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                                                                                 SLE         D             In      -         6.369       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.624 is 3.483(52.6%) logic and 3.141(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      6.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.527

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[4]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[4]     Out     2.263     2.263       -         
RDATA_int[4]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2_i_m2[4]                                                            CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2_i_m2[4]                                                            CFG4        Y             Out     0.203     3.592       -         
TX_FIFO_DOUT[4]                                                                                                                     Net         -             -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[4]                                                CFG4        D             In      -         4.337       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[4]                                                CFG4        Y             Out     0.271     4.609       -         
p2s_data_9_m2_1_0[4]                                                                                                                Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[4]                                                    CFG4        D             In      -         5.164       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[4]                                                    CFG4        Y             Out     0.326     5.490       -         
p2s_data_9_m2[4]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[4]                                                                             CFG4        B             In      -         6.046       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[4]                                                                             CFG4        Y             Out     0.165     6.210       -         
N_403_i                                                                                                                             Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[4]                                                                                 SLE         D             In      -         6.369       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.624 is 3.483(52.6%) logic and 3.141(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      6.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.527

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[5]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[5] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[5]     Out     2.263     2.263       -         
RDATA_int[5]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m3_i_m2_i_m2[5]                                                            CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m3_i_m2_i_m2[5]                                                            CFG4        Y             Out     0.203     3.592       -         
TX_FIFO_DOUT[5]                                                                                                                     Net         -             -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[5]                                                CFG4        D             In      -         4.337       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[5]                                                CFG4        Y             Out     0.271     4.609       -         
p2s_data_9_m2_1_0[5]                                                                                                                Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[5]                                                    CFG4        D             In      -         5.164       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[5]                                                    CFG4        Y             Out     0.326     5.490       -         
p2s_data_9_m2[5]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_0_1[5]                                                   CFG4        B             In      -         6.046       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_0_1[5]                                                   CFG4        Y             Out     0.165     6.210       -         
p2s_data_9[5]                                                                                                                       Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[5]                                                                                 SLE         D             In      -         6.369       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.624 is 3.483(52.6%) logic and 3.141(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      6.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.527

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / A_DOUT[6]
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[6] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[6]     Out     2.263     2.263       -         
RDATA_int[6]                                                                                                                        Net         -             -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2[6]                                                                 CFG4        C             In      -         3.389       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.Q_i_m2_i_m2[6]                                                                 CFG4        Y             Out     0.203     3.592       -         
TX_FIFO_DOUT[6]                                                                                                                     Net         -             -       0.745     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[6]                                                CFG4        D             In      -         4.337       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2_1_0[6]                                                CFG4        Y             Out     0.271     4.609       -         
p2s_data_9_m2_1_0[6]                                                                                                                Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[6]                                                    CFG4        D             In      -         5.164       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.PARALLEL_2_SERIAL_PROC\.p2s_data_9_m2[6]                                                    CFG4        Y             Out     0.326     5.490       -         
p2s_data_9_m2[6]                                                                                                                    Net         -             -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[6]                                                                             CFG4        B             In      -         6.046       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data_RNO[6]                                                                             CFG4        Y             Out     0.165     6.210       -         
N_402_i                                                                                                                             Net         -             -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[6]                                                                                 SLE         D             In      -         6.369       -         
======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.624 is 3.483(52.6%) logic and 3.141(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       996.978
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     996.978
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      3.022
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.978

    Number of logic level(s):                2
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]          SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                                    Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_RNO_0     CFG4      B        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_RNO_0     CFG4      Y        Out     0.164     1.061       -         
d_N_3_mux                                                          Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1           CFG4      D        In      -         1.617       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1           CFG4      Y        Out     0.288     1.905       -         
b9_PLF_6lNa2                                                       Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                  UJTAG     UTDO     In      -         3.022       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 3.022 is 0.560(18.5%) logic and 2.462(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival           
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack 
                                                                         Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[2]     0.108       -0.360
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[0]     0.108       -0.253
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.108       0.396 
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[5]     0.108       0.519 
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[1]     0.108       0.600 
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.108       0.620 
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.087       0.645 
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.108       3.290 
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required           
Instance                                                                 Reference                           Type      Pin      Net                   Time         Slack 
                                                                         Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2          6.098        -0.360
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE       D        b10_dZst39_EF3_18     5.842        4.741 
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.360

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                     Net       -        -       0.940     -           10        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      B        In      -         1.048       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      Y        Out     0.165     1.212       -         
b3_PLF_5_i_m2_0_0_y0                                                     Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      A        In      -         1.585       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.100     1.685       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      B        In      -         2.802       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      Y        Out     0.164     2.966       -         
b3_PLF_u_0_a2_0_1                                                        Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      D        In      -         3.522       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      Y        Out     0.288     3.810       -         
b3_PLF_u_0_0                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         4.365       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.210     4.575       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      C        In      -         5.130       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      Y        Out     0.210     5.340       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         6.457       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 6.457 is 1.244(19.3%) logic and 5.213(80.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.253

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[0]                                                     Net       -        -       0.897     -           8         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      A        In      -         1.006       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      Y        Out     0.100     1.106       -         
b3_PLF_5_i_m2_0_0_y0                                                     Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      A        In      -         1.478       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.100     1.579       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      B        In      -         2.696       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      Y        Out     0.164     2.860       -         
b3_PLF_u_0_a2_0_1                                                        Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      D        In      -         3.416       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      Y        Out     0.288     3.703       -         
b3_PLF_u_0_0                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         4.259       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.210     4.468       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      C        In      -         5.024       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      Y        Out     0.210     5.234       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         6.351       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 6.351 is 1.180(18.6%) logic and 5.171(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      5.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.113

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                     Net       -        -       0.940     -           10        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      B        In      -         1.048       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.165     1.212       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      B        In      -         2.329       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                   CFG3      Y        Out     0.164     2.494       -         
b3_PLF_u_0_a2_0_1                                                        Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      D        In      -         3.049       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                        CFG4      Y        Out     0.288     3.337       -         
b3_PLF_u_0_0                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         3.893       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.210     4.102       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      C        In      -         4.658       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      Y        Out     0.210     4.867       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         5.984       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 5.984 is 1.144(19.1%) logic and 4.841(80.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      5.702
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.396

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                             Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]             SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[4]                                                             Net       -        -       0.897     -           8         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      C        In      -         1.006       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      Y        Out     0.210     1.215       -         
b7_yYh03wy4_0_a2_0_2                                                             Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      D        In      -         1.845       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      Y        Out     0.288     2.133       -         
b7_yYh03wy5                                                                      Net       -        -       0.678     -           3         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      B        In      -         2.811       -         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      Y        Out     0.165     2.976       -         
N_1441_i                                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      D        In      -         3.531       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      Y        Out     0.288     3.819       -         
b3_PLF                                                                           Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      C        In      -         4.375       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      Y        Out     0.210     4.584       -         
b9_PLF_6lNa2                                                                     Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                UJTAG     UTDO     In      -         5.702       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 5.702 is 1.267(22.2%) logic and 4.434(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      5.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.431

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                             Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]             SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                             Net       -        -       0.940     -           10        
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      B        In      -         1.048       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy4_0_a2_0_2                             CFG3      Y        Out     0.148     1.196       -         
b7_yYh03wy4_0_a2_0_2                                                             Net       -        -       0.630     -           2         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      D        In      -         1.827       -         
ident_coreinst.IICE_INST.b3_SoW.b7_yYh03wy5_0_a2                                 CFG4      Y        Out     0.271     2.098       -         
b7_yYh03wy5                                                                      Net       -        -       0.678     -           3         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      B        In      -         2.776       -         
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9_RNI8O1S[0]     CFG4      Y        Out     0.165     2.941       -         
N_1441_i                                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      D        In      -         3.496       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                                  CFG4      Y        Out     0.288     3.784       -         
b3_PLF                                                                           Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      C        In      -         4.340       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                         CFG4      Y        Out     0.210     4.549       -         
b9_PLF_6lNa2                                                                     Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                UJTAG     UTDO     In      -         5.666       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 5.666 is 1.190(21.0%) logic and 4.476(79.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                                                            Arrival           
Instance                                                                  Reference                                            Type        Pin           Net                  Time        Slack 
                                                                          Clock                                                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]                    jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b12_PSyi_XlK_qHv     0.108       -0.315
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]       jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b8_nUTQ_XlK          0.108       -0.270
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_vbTtJX_Y2x       0.108       0.102 
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]       jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_PKFoLX_Y2x       0.108       0.203 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_OFWNT9_Y2x       0.108       1.782 
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]                     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b9_ubTt3_Mxf         0.108       1.905 
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                  jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[0]     b7_vFW_PlM[0]        2.263       2.139 
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                  jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[1]     b7_vFW_PlM[1]        2.263       2.139 
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                  jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[2]     b7_vFW_PlM[2]        2.263       2.139 
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                  jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[3]     b7_vFW_PlM[3]        2.263       2.139 
================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                 Required           
Instance                                               Reference                                            Type      Pin      Net              Time         Slack 
                                                       Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw      jtag_interface_x|identify_clk_int_inferred_clock     UJTAG     UTDO     b9_PLF_6lNa2     6.098        -0.315
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[1]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[2]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[3]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[4]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[5]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[6]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[7]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[8]      5.842        2.139 
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[9]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[9]      5.842        2.139 
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.412
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.315

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]            SLE       Q        Out     0.108     0.108       -         
b12_PSyi_XlK_qHv                                                  Net       -        -       0.733     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      D        In      -         0.841       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      Y        Out     0.326     1.168       -         
b3_PLF_5_i_m2_0_0_y0                                              Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      A        In      -         1.540       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      Y        Out     0.100     1.640       -         
N_29                                                              Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1            CFG3      B        In      -         2.757       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1            CFG3      Y        Out     0.164     2.922       -         
b3_PLF_u_0_a2_0_1                                                 Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      D        In      -         3.477       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      Y        Out     0.288     3.765       -         
b3_PLF_u_0_0                                                      Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C        In      -         4.321       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y        Out     0.210     4.530       -         
b3_PLF                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      C        In      -         5.086       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y        Out     0.210     5.295       -         
b9_PLF_6lNa2                                                      Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO     In      -         6.412       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 6.412 is 1.406(21.9%) logic and 5.006(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.270

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                    Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]     SLE       Q        Out     0.108     0.108       -         
b8_nUTQ_XlK                                                             Net       -        -       0.789     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux             ARI1      C        In      -         0.897       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux             ARI1      Y        Out     0.226     1.123       -         
b3_PLF_5_i_m2_0_0_y0                                                    Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0           ARI1      A        In      -         1.495       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0           ARI1      Y        Out     0.100     1.596       -         
N_29                                                                    Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                  CFG3      B        In      -         2.713       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                  CFG3      Y        Out     0.164     2.877       -         
b3_PLF_u_0_a2_0_1                                                       Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                       CFG4      D        In      -         3.433       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                       CFG4      Y        Out     0.288     3.720       -         
b3_PLF_u_0_0                                                            Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                         CFG4      C        In      -         4.276       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                         CFG4      Y        Out     0.210     4.485       -         
b3_PLF                                                                  Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                CFG4      C        In      -         5.041       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                CFG4      Y        Out     0.210     5.251       -         
b9_PLF_6lNa2                                                            Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                       UJTAG     UTDO     In      -         6.368       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 6.368 is 1.306(20.5%) logic and 5.062(79.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      5.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.102

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme     SLE       Q        Out     0.108     0.108       -         
b10_vbTtJX_Y2x                                                            Net       -        -       0.789     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0             ARI1      D        In      -         0.897       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0             ARI1      Y        Out     0.326     1.224       -         
N_29                                                                      Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                    CFG3      B        In      -         2.341       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                    CFG3      Y        Out     0.164     2.505       -         
b3_PLF_u_0_a2_0_1                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                         CFG4      D        In      -         3.060       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                         CFG4      Y        Out     0.288     3.348       -         
b3_PLF_u_0_0                                                              Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                           CFG4      C        In      -         3.904       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                           CFG4      Y        Out     0.210     4.113       -         
b3_PLF                                                                    Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                  CFG4      C        In      -         4.669       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                  CFG4      Y        Out     0.210     4.878       -         
b9_PLF_6lNa2                                                              Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                         UJTAG     UTDO     In      -         5.996       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 5.996 is 1.306(21.8%) logic and 4.690(78.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      5.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.203

    Number of logic level(s):                5
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                    Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]     SLE       Q        Out     0.108     0.108       -         
b10_PKFoLX_Y2x                                                          Net       -        -       0.789     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0           ARI1      C        In      -         0.897       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0           ARI1      Y        Out     0.226     1.123       -         
N_29                                                                    Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                  CFG3      B        In      -         2.240       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_a2_0_1                  CFG3      Y        Out     0.164     2.404       -         
b3_PLF_u_0_a2_0_1                                                       Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                       CFG4      D        In      -         2.960       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                       CFG4      Y        Out     0.288     3.248       -         
b3_PLF_u_0_0                                                            Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                         CFG4      C        In      -         3.803       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                         CFG4      Y        Out     0.210     4.013       -         
b3_PLF                                                                  Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                CFG4      C        In      -         4.568       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                CFG4      Y        Out     0.210     4.778       -         
b9_PLF_6lNa2                                                            Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                       UJTAG     UTDO     In      -         5.895       -         
===================================================================================================================================
Total path delay (propagation time + setup) of 5.895 is 1.205(20.4%) logic and 4.690(79.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      4.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.782

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                         Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]           SLE       Q        Out     0.108     0.108       -         
b10_OFWNT9_Y2x                                               Net       -        -       0.585     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_2_i_m2           CFG3      C        In      -         0.693       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_2_i_m2           CFG3      Y        Out     0.210     0.903       -         
N_30                                                         Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      C        In      -         1.458       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      Y        Out     0.210     1.668       -         
b3_PLF_u_0_0                                                 Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      C        In      -         2.224       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      Y        Out     0.210     2.433       -         
b3_PLF                                                       Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      C        In      -         2.989       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      Y        Out     0.210     3.199       -         
b9_PLF_6lNa2                                                 Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw            UJTAG     UTDO     In      -         4.316       -         
========================================================================================================================
Total path delay (propagation time + setup) of 4.316 is 0.947(21.9%) logic and 3.369(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                             Arrival           
Instance                                                                            Reference                                                  Type     Pin     Net                      Time        Slack 
                                                                                    Clock                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[1]     0.108       -0.931
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0]                                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ReadFIFO_Read_Ptr[0]     0.108       -0.800
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[16]                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       b11_OFWNT9L_8tZ[16]      0.108       0.384 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[0]         0.108       0.446 
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[15]                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       b11_OFWNT9L_8tZ[15]      0.108       0.452 
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[14]                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       b11_OFWNT9L_8tZ[14]      0.108       0.491 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.consumer_type[9]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       consumer_type[9]         0.108       0.546 
ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2\.b5_oRB_C[13]                     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       b11_OFWNT9L_8tZ[13]      0.108       0.578 
ident_coreinst.IICE_INST.mdiclink_reg[186]                                          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       mdiclink_reg[186]        0.108       0.653 
ident_coreinst.IICE_INST.mdiclink_reg[187]                                          m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       mdiclink_reg[187]        0.108       0.721 
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                                Required           
Instance                                                                                Reference                                                  Type     Pin     Net                         Time         Slack 
                                                                                        Clock                                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[1]             5.842        -0.931
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]             5.842        -0.367
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]             5.842        -0.337
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]             5.842        -0.198
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]             5.842        -0.153
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]             5.842        0.383 
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[12]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       b13_CZS0wfY_d_FH9[12]       5.842        0.384 
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_STATE[6]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       ReadFIFO_WR_STATE_ns[3]     5.842        0.446 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]             5.842        0.460 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]             5.842        0.566 
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      6.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.931

    Number of logic level(s):                7
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                     SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                Net      -        -       1.640     -           39        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]          ARI1     B        In      -         1.748       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]          ARI1     Y        Out     0.165     1.913       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[1]                                       Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     A        In      -         2.285       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     Y        Out     0.100     2.386       -         
RX_FIFO_DOUT[1]                                                     Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     B        In      -         3.512       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     Y        Out     0.165     3.676       -         
N_1608                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     A        In      -         4.232       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     Y        Out     0.077     4.309       -         
N_1909                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     C        In      -         4.865       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     Y        Out     0.203     5.068       -         
APB3_RDATA_1_0_3[1]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     B        In      -         5.624       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     Y        Out     0.165     5.788       -         
APB3_RDATA_1_0_17[1]                                                Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     D        In      -         6.344       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     Y        Out     0.271     6.615       -         
APB3_RDATA_1[1]                                                     Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]              SLE      D        In      -         6.774       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 7.029 is 1.509(21.5%) logic and 5.520(78.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      6.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.800

    Number of logic level(s):                7
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[0]                     SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[0]                                                Net      -        -       1.573     -           29        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]          ARI1     A        In      -         1.681       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]          ARI1     Y        Out     0.100     1.781       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[1]                                       Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     A        In      -         2.154       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     Y        Out     0.100     2.254       -         
RX_FIFO_DOUT[1]                                                     Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     B        In      -         3.380       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     Y        Out     0.165     3.545       -         
N_1608                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     A        In      -         4.101       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     Y        Out     0.077     4.178       -         
N_1909                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     C        In      -         4.733       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     Y        Out     0.203     4.936       -         
APB3_RDATA_1_0_3[1]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     B        In      -         5.492       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     Y        Out     0.165     5.657       -         
APB3_RDATA_1_0_17[1]                                                Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     D        In      -         6.212       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     Y        Out     0.271     6.484       -         
APB3_RDATA_1[1]                                                     Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]              SLE      D        In      -         6.642       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 6.898 is 1.445(21.0%) logic and 5.452(79.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      6.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.459

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                     SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                Net      -        -       1.640     -           39        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     B        In      -         1.748       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]        ARI1     Y        Out     0.165     1.913       -         
RX_FIFO_DOUT[1]                                                     Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     B        In      -         3.039       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]       CFG3     Y        Out     0.165     3.204       -         
N_1608                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     A        In      -         3.759       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]     CFG3     Y        Out     0.077     3.837       -         
N_1909                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     C        In      -         4.392       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]        CFG4     Y        Out     0.203     4.595       -         
APB3_RDATA_1_0_3[1]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     B        In      -         5.151       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]       CFG4     Y        Out     0.165     5.315       -         
APB3_RDATA_1_0_17[1]                                                Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     D        In      -         5.871       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]          CFG4     Y        Out     0.271     6.142       -         
APB3_RDATA_1[1]                                                     Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]              SLE      D        In      -         6.301       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 6.556 is 1.409(21.5%) logic and 5.147(78.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      6.209
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.367

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                      SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                 Net      -        -       1.640     -           39        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[0]           ARI1     B        In      -         1.748       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[0]           ARI1     Y        Out     0.165     1.913       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[0]                                        Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[0]         ARI1     A        In      -         2.285       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[0]         ARI1     Y        Out     0.100     2.386       -         
RX_FIFO_DOUT[0]                                                      Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_14[0]     CFG4     B        In      -         3.512       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_14[0]     CFG4     Y        Out     0.165     3.676       -         
N_1903                                                               Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[0]         CFG4     D        In      -         4.232       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[0]         CFG4     Y        Out     0.271     4.503       -         
APB3_RDATA_1_0_3[0]                                                  Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[0]        CFG4     B        In      -         5.059       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[0]        CFG4     Y        Out     0.165     5.223       -         
APB3_RDATA_1_0_15[0]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[0]           CFG4     D        In      -         5.779       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[0]           CFG4     Y        Out     0.271     6.051       -         
APB3_RDATA_1[0]                                                      Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]               SLE      D        In      -         6.209       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 6.464 is 1.500(23.2%) logic and 4.964(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      6.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.337

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1] / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.ReadFIFO_Read_Ptr[1]                      SLE      Q        Out     0.108     0.108       -         
ReadFIFO_Read_Ptr[1]                                                 Net      -        -       1.640     -           39        
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[7]           ARI1     B        In      -         1.748       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[7]           ARI1     Y        Out     0.165     1.913       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[7]                                        Net      -        -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[7]         ARI1     A        In      -         2.285       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[7]         ARI1     Y        Out     0.100     2.386       -         
RX_FIFO_DOUT[7]                                                      Net      -        -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_11[7]     CFG4     B        In      -         3.512       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_11[7]     CFG4     Y        Out     0.165     3.676       -         
N_1939                                                               Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_11[7]        CFG4     C        In      -         4.232       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_11[7]        CFG4     Y        Out     0.203     4.435       -         
APB3_RDATA_1_0_11[7]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[7]        CFG4     C        In      -         4.991       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[7]        CFG4     Y        Out     0.203     5.194       -         
APB3_RDATA_1_0_15[7]                                                 Net      -        -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[7]           CFG4     D        In      -         5.749       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[7]           CFG4     Y        Out     0.271     6.021       -         
APB3_RDATA_1[7]                                                      Net      -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]               SLE      D        In      -         6.179       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 6.435 is 1.471(22.9%) logic and 4.964(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                             Starting                                                                                         Arrival          
Instance                                                     Reference                                                  Type     Pin     Net                  Time        Slack
                                                             Clock                                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i            0.108       3.751
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[1]     0.108       3.770
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[0]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       TX_PreAmble_d[0]     0.087       5.070
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                         Required          
Instance                                                     Reference                                                  Type     Pin     Net                  Time         Slack
                                                             Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT       m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_5     5.842        3.751
CommsFPGA_top_0.BIT_CLK                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          5.842        4.352
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_PreAmble_d[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_PreAmble_d[0]     5.842        5.070
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      2.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.751

    Number of logic level(s):                2
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                                           SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                                         Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                                    CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                                    CLKINT     Y        Out     0.375     1.607       -         
BIT_CLK                                                                           Net        -        -       0.000     -           291       
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u     CFG4       D        In      -         1.607       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MAN_OUT_DATA_PROC\.MANCHESTER_OUT_5_u     CFG4       Y        Out     0.326     1.933       -         
MANCHESTER_OUT_5                                                                  Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT                            SLE        D        In      -         2.091       -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 2.347 is 1.065(45.4%) logic and 1.282(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                     Starting                                                                                                             Arrival           
Instance                                                                                                                             Reference                                           Type        Pin               Net                                Time        Slack 
                                                                                                                                     Clock                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]         RDATA_int[1]                       2.263       -3.489
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]         RDATA_int[1]                       2.263       -3.389
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[5]     CoreAPB3_0_APBmslave0_PADDR[5]     2.891       -3.328
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[6]     CoreAPB3_0_APBmslave0_PADDR[6]     2.888       -3.251
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[4]     CoreAPB3_0_APBmslave0_PADDR[4]     2.873       -3.150
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]         RDATA_int[1]                       2.263       -3.017
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[2]     CoreAPB3_0_APBmslave0_PADDR[2]     2.890       -2.969
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]         RDATA_int[0]                       2.263       -2.925
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]         RDATA_int[1]                       2.263       -2.916
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[3]     CoreAPB3_0_APBmslave0_PADDR[3]     2.891       -2.909
============================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                                  Required           
Instance                                                   Reference                                           Type        Pin                Net                                    Time         Slack 
                                                           Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[1]                        5.842        -3.489
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[3]                        5.842        -3.328
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[6]                        5.842        -3.150
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[0]                        5.842        -2.998
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[7]                        5.842        -2.895
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[4]                        5.842        -2.756
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[2]                        5.842        -2.711
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[5]                        5.842        -2.681
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i     4.968        -2.204
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[2]     CoreAPB3_0_APBmslave0_PRDATA_m[2]      5.436        -1.718
========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      9.332
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.489

    Number of logic level(s):                8
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 / A_DOUT[1]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[1]     Out     2.263     2.263       -         
RDATA_int[1]                                                                                                                         Net         -             -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q_i_m2[1]                                                                      CFG4        C             In      -         3.386       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.Q_i_m2[1]                                                                      CFG4        Y             Out     0.203     3.589       -         
N_1726                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]                                                                           ARI1        D             In      -         4.144       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]                                                                           ARI1        Y             Out     0.326     4.471       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[1]                                                                                                        Net         -             -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]                                                                         ARI1        A             In      -         4.843       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]                                                                         ARI1        Y             Out     0.100     4.943       -         
RX_FIFO_DOUT[1]                                                                                                                      Net         -             -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]                                                                        CFG3        B             In      -         6.070       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]                                                                        CFG3        Y             Out     0.165     6.234       -         
N_1608                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]                                                                      CFG3        A             In      -         6.790       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]                                                                      CFG3        Y             Out     0.077     6.867       -         
N_1909                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]                                                                         CFG4        C             In      -         7.423       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]                                                                         CFG4        Y             Out     0.203     7.626       -         
APB3_RDATA_1_0_3[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]                                                                        CFG4        B             In      -         8.181       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]                                                                        CFG4        Y             Out     0.165     8.346       -         
APB3_RDATA_1_0_17[1]                                                                                                                 Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]                                                                           CFG4        D             In      -         8.902       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]                                                                           CFG4        Y             Out     0.271     9.173       -         
APB3_RDATA_1[1]                                                                                                                      Net         -             -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                                                               SLE         D             In      -         9.332       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.587 is 4.029(42.0%) logic and 5.558(58.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      9.231
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.389

    Number of logic level(s):                8
    Starting point:                          CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0 / A_DOUT[1]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin A_CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                                                   Pin           Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     RAM1K18     A_DOUT[1]     Out     2.263     2.263       -         
RDATA_int[1]                                                                                                                         Net         -             -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.Q_i_m2[1]                                                                      CFG4        C             In      -         3.386       -         
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.Q_i_m2[1]                                                                      CFG4        Y             Out     0.203     3.589       -         
N_1719                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]                                                                           ARI1        C             In      -         4.144       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux[1]                                                                           ARI1        Y             Out     0.226     4.370       -         
RX_FIFO_DOUT_3_i_m2_0_0_y0[1]                                                                                                        Net         -             -       0.372     -           1         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]                                                                         ARI1        A             In      -         4.742       -         
CommsFPGA_top_0.FIFOS_INST.RX_FIFO_DOUT_3_i_m2_0_0_wmux_0[1]                                                                         ARI1        Y             Out     0.100     4.843       -         
RX_FIFO_DOUT[1]                                                                                                                      Net         -             -       1.126     -           3         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]                                                                        CFG3        B             In      -         5.969       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_m2[1]                                                                        CFG3        Y             Out     0.165     6.134       -         
N_1608                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]                                                                      CFG3        A             In      -         6.689       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_1[1]                                                                      CFG3        Y             Out     0.077     6.767       -         
N_1909                                                                                                                               Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]                                                                         CFG4        C             In      -         7.322       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[1]                                                                         CFG4        Y             Out     0.203     7.525       -         
APB3_RDATA_1_0_3[1]                                                                                                                  Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]                                                                        CFG4        B             In      -         8.081       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_17[1]                                                                        CFG4        Y             Out     0.165     8.245       -         
APB3_RDATA_1_0_17[1]                                                                                                                 Net         -             -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]                                                                           CFG4        D             In      -         8.801       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[1]                                                                           CFG4        Y             Out     0.271     9.072       -         
APB3_RDATA_1[1]                                                                                                                      Net         -             -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                                                               SLE         D             In      -         9.231       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.486 is 3.928(41.4%) logic and 5.558(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      9.170
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.328

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                            Pin               Pin               Arrival     No. of    
Name                                                                          Type        Name              Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                            MSS_060     F_HM0_ADDR[5]     Out     2.891     2.891       -         
CoreAPB3_0_APBmslave0_PADDR[5]                                                Net         -                 -       1.156     -           98        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_0_wmux[3]     ARI1        B                 In      -         4.047       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_0_wmux[3]     ARI1        Y                 Out     0.165     4.212       -         
APB3_RDATA_1_17_i_m2_0_0_y0[3]                                                Net         -                 -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_wmux_0[3]     ARI1        A                 In      -         4.584       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_wmux_0[3]     ARI1        Y                 Out     0.100     4.684       -         
N_1685                                                                        Net         -                 -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_0[3]               CFG4        D                 In      -         5.801       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_0[3]               CFG4        Y                 Out     0.271     6.073       -         
N_2135                                                                        Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_0[3]                  CFG4        B                 In      -         6.628       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_0[3]                  CFG4        Y                 Out     0.165     6.793       -         
APB3_RDATA_1_0_0[3]                                                           Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_2[3]                  CFG3        A                 In      -         7.348       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_2[3]                  CFG3        Y                 Out     0.077     7.426       -         
APB3_RDATA_1_0_2[3]                                                           Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_14[3]                 CFG4        C                 In      -         7.981       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_14[3]                 CFG4        Y                 Out     0.203     8.184       -         
APB3_RDATA_1_0_14[3]                                                          Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[3]                    CFG4        D                 In      -         8.740       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[3]                    CFG4        Y                 Out     0.271     9.011       -         
APB3_RDATA_1[3]                                                               Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                        SLE         D                 In      -         9.170       -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 9.425 is 4.399(46.7%) logic and 5.027(53.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      9.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.251

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[6]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                            Pin               Pin               Arrival     No. of    
Name                                                                          Type        Name              Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                            MSS_060     F_HM0_ADDR[6]     Out     2.888     2.888       -         
CoreAPB3_0_APBmslave0_PADDR[6]                                                Net         -                 -       1.146     -           30        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_0_wmux[3]     ARI1        A                 In      -         4.034       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_0_wmux[3]     ARI1        Y                 Out     0.100     4.134       -         
APB3_RDATA_1_17_i_m2_0_0_y0[3]                                                Net         -                 -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_wmux_0[3]     ARI1        A                 In      -         4.507       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_17_i_m2_0_wmux_0[3]     ARI1        Y                 Out     0.100     4.607       -         
N_1685                                                                        Net         -                 -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_0[3]               CFG4        D                 In      -         5.724       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_0[3]               CFG4        Y                 Out     0.271     5.996       -         
N_2135                                                                        Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_0[3]                  CFG4        B                 In      -         6.551       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_0[3]                  CFG4        Y                 Out     0.165     6.716       -         
APB3_RDATA_1_0_0[3]                                                           Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_2[3]                  CFG3        A                 In      -         7.271       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_2[3]                  CFG3        Y                 Out     0.077     7.349       -         
APB3_RDATA_1_0_2[3]                                                           Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_14[3]                 CFG4        C                 In      -         7.904       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_14[3]                 CFG4        Y                 Out     0.203     8.107       -         
APB3_RDATA_1_0_14[3]                                                          Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[3]                    CFG4        D                 In      -         8.663       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[3]                    CFG4        Y                 Out     0.271     8.934       -         
APB3_RDATA_1[3]                                                               Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                        SLE         D                 In      -         9.093       -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 9.348 is 4.332(46.3%) logic and 5.016(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.842

    - Propagation time:                      8.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.150

    Number of logic level(s):                6
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[4]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                                                  Pin               Pin               Arrival     No. of    
Name                                                                                                Type        Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                  MSS_060     F_HM0_ADDR[4]     Out     2.873     2.873       -         
CoreAPB3_0_APBmslave0_PADDR[4]                                                                      Net         -                 -       1.145     -           26        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC\.un13_apb3_addr_0_a4_0_a2_0     CFG2        B                 In      -         4.018       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.WRITE_REGISTER_ENABLE_PROC\.un13_apb3_addr_0_a4_0_a2_0     CFG2        Y                 Out     0.165     4.182       -         
N_2183                                                                                              Net         -                 -       1.034     -           29        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_21[0]                                    CFG4        B                 In      -         5.216       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_a2_21[0]                                    CFG4        Y                 Out     0.165     5.380       -         
N_2257                                                                                              Net         -                 -       0.944     -           7         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[6]                                        CFG4        C                 In      -         6.324       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_3[6]                                        CFG4        Y                 Out     0.203     6.527       -         
APB3_RDATA_1_0_3[6]                                                                                 Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_11[6]                                       CFG4        B                 In      -         7.083       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_11[6]                                       CFG4        Y                 Out     0.165     7.248       -         
APB3_RDATA_1_0_11[6]                                                                                Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[6]                                       CFG4        C                 In      -         7.803       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0_15[6]                                       CFG4        Y                 Out     0.203     8.006       -         
APB3_RDATA_1_0_15[6]                                                                                Net         -                 -       0.556     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[6]                                          CFG4        D                 In      -         8.562       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_0[6]                                          CFG4        Y                 Out     0.271     8.833       -         
APB3_RDATA_1[6]                                                                                     Net         -                 -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                                              SLE         D                 In      -         8.992       -         
==========================================================================================================================================================================
Total path delay (propagation time + setup) of 9.247 is 4.299(46.5%) logic and 4.948(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       3.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       3.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       3.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       3.522
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       3.538
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       3.555
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       3.571
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       3.587
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       3.604
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       3.620
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     5.842        3.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     5.842        3.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     5.842        3.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     5.842        3.463
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      5.842        3.480
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      5.842        3.496
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      5.842        3.512
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      5.842        3.529
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      5.842        3.545
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      5.842        3.561
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.415

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_887       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_887       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_887_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival           
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack 
                                                       Clock                                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       -1.816
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       -1.434
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       -1.363
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       -1.305
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       -1.160
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       -1.125
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       -1.097
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       -1.087
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      5.543       -1.054
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[11]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[11]     5.543       -1.054
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                                           Required           
Instance                                                     Reference                                             Type     Pin     Net                                         Time         Slack 
                                                             Clock                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0           m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      un1_next_FIC_2_APB_M_PREADY_0_sqmuxa        5.760        -1.816
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]       m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[15]                                  5.842        -1.434
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]        m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[0]                                   2.793        -1.363
m2s010_som_sb_0.CORECONFIGP_0.state_ret                      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       pready                                      5.842        -1.356
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]       m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[13]                                  5.842        -1.305
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_1     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.842        -1.160
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_4     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.842        -1.125
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0_ret_8     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.842        -1.097
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[9]        m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[9]                                   5.842        -1.087
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]        m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]                                   5.842        -1.054
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.760

    - Propagation time:                      7.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.816

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PREADY
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0 / EN
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                       Pin                    Pin               Arrival     No. of    
Name                                                                     Type        Name                   Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                       MSS_060     MDDR_FABRIC_PREADY     Out     5.374     5.374       -         
CORECONFIGP_0_MDDR_APBmslave_PREADY                                      Net         -                      -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.MDDR_PSEL_RNI9NTE                          CFG2        A                      In      -         6.491       -         
m2s010_som_sb_0.CORECONFIGP_0.MDDR_PSEL_RNI9NTE                          CFG2        Y                      Out     0.087     6.578       -         
pready                                                                   Net         -                      -       0.630     -           2         
m2s010_som_sb_0.CORECONFIGP_0.un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0     CFG4        C                      In      -         7.208       -         
m2s010_som_sb_0.CORECONFIGP_0.un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0     CFG4        Y                      Out     0.210     7.418       -         
un1_next_FIC_2_APB_M_PREADY_0_sqmuxa                                     Net         -                      -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0                       SLE         EN                     In      -         7.577       -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 7.914 is 6.008(75.9%) logic and 1.906(24.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      7.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.434

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[15]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[15]     Out     5.729     5.729       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        D                          In      -         6.846       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[15]              CFG4        Y                          Out     0.271     7.117       -         
prdata[15]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     SLE         D                          In      -         7.276       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.531 is 6.256(83.1%) logic and 1.276(16.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.049
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.793

    - Propagation time:                      4.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.364

    Number of logic level(s):                4
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                        SLE      Q        Out     0.108     0.108       -         
psel                                                      Net      -        -       0.846     -           6         
m2s010_som_sb_0.CORECONFIGP_0.int_sel_1_sqmuxa_1          CFG3     C        In      -         0.954       -         
m2s010_som_sb_0.CORECONFIGP_0.int_sel_1_sqmuxa_1          CFG3     Y        Out     0.210     1.163       -         
N_486                                                     Net      -        -       1.033     -           12        
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_0_RNO_0[0]      CFG4     B        In      -         2.196       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_0_RNO_0[0]      CFG4     Y        Out     0.148     2.344       -         
control_reg_1_m[0]                                        Net      -        -       0.556     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_0[0]            CFG4     D        In      -         2.900       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv_0[0]            CFG4     Y        Out     0.271     3.171       -         
prdata_0_iv_0[0]                                          Net      -        -       0.556     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[0]              CFG4     D        In      -         3.727       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[0]              CFG4     Y        Out     0.271     3.998       -         
prdata[0]                                                 Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]     SLE      D        In      -         4.157       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.412 is 1.265(28.7%) logic and 3.148(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.842

    - Propagation time:                      7.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.305

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PRDATA[13]
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                        Pin               Arrival     No. of    
Name                                                       Type        Name                       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_060     MDDR_FABRIC_PRDATA[13]     Out     5.600     5.600       -         
CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]                    Net         -                          -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[13]              CFG4        D                          In      -         6.717       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[13]              CFG4        Y                          Out     0.271     6.989       -         
prdata[13]                                                 Net         -                          -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]     SLE         D                          In      -         7.147       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 7.402 is 6.127(82.8%) logic and 1.276(17.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.923

    - Propagation time:                      7.208
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.286

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PREADY
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.state_ret / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                     Pin                    Pin               Arrival     No. of    
Name                                                   Type        Name                   Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PREADY     Out     5.374     5.374       -         
CORECONFIGP_0_MDDR_APBmslave_PREADY                    Net         -                      -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.MDDR_PSEL_RNI9NTE        CFG2        A                      In      -         6.491       -         
m2s010_som_sb_0.CORECONFIGP_0.MDDR_PSEL_RNI9NTE        CFG2        Y                      Out     0.087     6.578       -         
pready                                                 Net         -                      -       0.630     -           2         
m2s010_som_sb_0.CORECONFIGP_0.state_ret                SLE         D                      In      -         7.208       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 7.383 is 5.636(76.3%) logic and 1.747(23.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                           Starting                                                      Arrival           
Instance                                                                                   Reference     Type      Pin          Net                      Time        Slack 
                                                                                           Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       -0.681
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       -0.625
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       -0.469
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       -0.386
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       -0.343
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UIREG[6]     b3_1Um                   0.000       0.112 
CommsFPGA_CCC_0.CCC_INST                                                                   System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       0.957 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UDRCAP       b7_nFG0rDY               0.000       1.597 
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                          System        UJTAG     UDRSH        b5_OvyH3                 0.000       1.697 
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE       Q            un3_debounce_in_rs_0     0.108       2.002 
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                      Required           
Instance                                                  Reference     Type      Pin      Net                          Time         Slack 
                                                          Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw         System        UJTAG     UTDO     b9_PLF_6lNa2                 6.098        -0.681
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[1]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[2]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[3]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[4]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[5]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[6]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[7]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[8]     System        SLE       EN       un1_b12_uRrc2XfY_rbN10_i     5.760        -0.188
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.779
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[2]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                         Pin          Pin               Arrival     No. of    
Name                                                         Type      Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw            UJTAG     UIREG[2]     Out     0.000     0.000       -         
b6_uS_MrX[1]                                                 Net       -            -       1.126     -           3         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0     CFG2      B            In      -         1.126       -         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0     CFG2      Y            Out     0.143     1.270       -         
b11_uRrc_9urXBb_1[0]                                         Net       -            -       0.770     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]            CFG4      B            In      -         2.040       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]            CFG4      Y            Out     0.164     2.204       -         
b11_uRrc_9urXBb[0]                                           Net       -            -       0.875     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0     CFG3      C            In      -         3.079       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0     CFG3      Y            Out     0.210     3.289       -         
N_49                                                         Net       -            -       0.678     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      B            In      -         3.967       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      Y            Out     0.164     4.131       -         
b3_PLF_u_0_0                                                 Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      C            In      -         4.687       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      Y            Out     0.210     4.896       -         
b3_PLF                                                       Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      C            In      -         5.452       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      Y            Out     0.210     5.662       -         
b9_PLF_6lNa2                                                 Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw            UJTAG     UTDO         In      -         6.779       -         
============================================================================================================================
Total path delay (propagation time + setup) of 6.779 is 1.101(16.2%) logic and 5.678(83.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.723
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.625

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[1]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                         Pin          Pin               Arrival     No. of    
Name                                                         Type      Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw            UJTAG     UIREG[1]     Out     0.000     0.000       -         
b6_uS_MrX[0]                                                 Net       -            -       1.126     -           3         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0     CFG2      A            In      -         1.126       -         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0     CFG2      Y            Out     0.087     1.214       -         
b11_uRrc_9urXBb_1[0]                                         Net       -            -       0.770     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]            CFG4      B            In      -         1.984       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]            CFG4      Y            Out     0.164     2.148       -         
b11_uRrc_9urXBb[0]                                           Net       -            -       0.875     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0     CFG3      C            In      -         3.023       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0     CFG3      Y            Out     0.210     3.232       -         
N_49                                                         Net       -            -       0.678     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      B            In      -         3.911       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0            CFG4      Y            Out     0.164     4.075       -         
b3_PLF_u_0_0                                                 Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      C            In      -         4.631       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0              CFG4      Y            Out     0.210     4.840       -         
b3_PLF                                                       Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      C            In      -         5.396       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1     CFG4      Y            Out     0.210     5.606       -         
b9_PLF_6lNa2                                                 Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw            UJTAG     UTDO         In      -         6.723       -         
============================================================================================================================
Total path delay (propagation time + setup) of 6.723 is 1.044(15.5%) logic and 5.678(84.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.653
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.556

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[2]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                              Type      Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UIREG[2]     Out     0.000     0.000       -         
b6_uS_MrX[1]                                                      Net       -            -       1.126     -           3         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0          CFG2      B            In      -         1.126       -         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0          CFG2      Y            Out     0.143     1.270       -         
b11_uRrc_9urXBb_1[0]                                              Net       -            -       0.770     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                 CFG4      B            In      -         2.040       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                 CFG4      Y            Out     0.164     2.204       -         
b11_uRrc_9urXBb[0]                                                Net       -            -       0.875     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2_0_m1_e     CFG4      C            In      -         3.079       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2_0_m1_e     CFG4      Y            Out     0.210     3.289       -         
N_65                                                              Net       -            -       0.630     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      A            In      -         3.919       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      Y            Out     0.087     4.006       -         
b3_PLF_u_0_0                                                      Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C            In      -         4.561       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y            Out     0.210     4.771       -         
b3_PLF                                                            Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      C            In      -         5.327       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y            Out     0.210     5.536       -         
b9_PLF_6lNa2                                                      Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO         In      -         6.653       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 6.653 is 1.023(15.4%) logic and 5.630(84.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.597
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.500

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[1]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin          Pin               Arrival     No. of    
Name                                                              Type      Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UIREG[1]     Out     0.000     0.000       -         
b6_uS_MrX[0]                                                      Net       -            -       1.126     -           3         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0          CFG2      A            In      -         1.126       -         
ident_coreinst.comm_block_INST.jtagi.b9_nv_cLqgOF_0_a2_0          CFG2      Y            Out     0.087     1.214       -         
b11_uRrc_9urXBb_1[0]                                              Net       -            -       0.770     -           6         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                 CFG4      B            In      -         1.984       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]                 CFG4      Y            Out     0.164     2.148       -         
b11_uRrc_9urXBb[0]                                                Net       -            -       0.875     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2_0_m1_e     CFG4      C            In      -         3.023       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_OFWNT9_ab_0_a2_0_m1_e     CFG4      Y            Out     0.210     3.232       -         
N_65                                                              Net       -            -       0.630     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      A            In      -         3.863       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0                 CFG4      Y            Out     0.087     3.950       -         
b3_PLF_u_0_0                                                      Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C            In      -         4.505       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y            Out     0.210     4.715       -         
b3_PLF                                                            Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      C            In      -         5.271       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y            Out     0.210     5.480       -         
b9_PLF_6lNa2                                                      Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO         In      -         6.597       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 6.597 is 0.967(14.7%) logic and 5.630(85.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.098
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.098

    - Propagation time:                      6.566
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.469

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[3]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                           Pin          Pin               Arrival     No. of    
Name                                                           Type      Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw              UJTAG     UIREG[3]     Out     0.000     0.000       -         
b6_uS_MrX[2]                                                   Net       -            -       1.123     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0_x     CFG3      C            In      -         1.123       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0_x     CFG3      Y            Out     0.226     1.349       -         
b9_PLF_6lNa2_0_a2_0_x                                          Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]              CFG4      A            In      -         1.904       -         
ident_coreinst.comm_block_INST.b11_uRrc_9urXBb[0]              CFG4      Y            Out     0.087     1.991       -         
b11_uRrc_9urXBb[0]                                             Net       -            -       0.875     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0       CFG3      C            In      -         2.866       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_ibScJX_ab_0_a2_0       CFG3      Y            Out     0.210     3.076       -         
N_49                                                           Net       -            -       0.678     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0              CFG4      B            In      -         3.754       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_0              CFG4      Y            Out     0.164     3.919       -         
b3_PLF_u_0_0                                                   Net       -            -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                CFG4      C            In      -         4.474       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                CFG4      Y            Out     0.210     4.684       -         
b3_PLF                                                         Net       -            -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1       CFG4      C            In      -         5.239       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1       CFG4      Y            Out     0.210     5.449       -         
b9_PLF_6lNa2                                                   Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw              UJTAG     UTDO         In      -         6.566       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 6.566 is 1.106(16.8%) logic and 5.460(83.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 207MB peak: 226MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          21 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           33 uses
CFG2           340 uses
CFG3           772 uses
CFG4           1629 uses

Carry cells:
ARI1            625 uses - used for arithmetic functions
ARI1            68 uses - used for Wide-Mux implementation
Total ARI1      693 uses


Sequential Cells: 
SLE            3493 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 131
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 21 of 8 (262%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 56 of 69 (81%)

Total LUTs:    3467

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 2016; LUTs = 2016;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  3493 + 0 + 2016 + 0 = 5509;
Total number of LUTs after P&R:  3467 + 0 + 2016 + 0 = 5483;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 44MB peak: 226MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Tue Aug 22 15:45:13 2017

###########################################################]
