# Format Methods

Experiments in using formal methods to verify Verilog FPGA designs.

Working with the open source yosys tools on MacOS.

# Tutorials
- https://symbiyosys.readthedocs.io/en/latest/quickstart.html#
- https://zipcpu.com/tutorial/class-verilog.pdf

# Requirements

- Download Yosys oss-cad-suite from https://github.com/YosysHQ/oss-cad-suite-build/releases

- prepare command line environment
```
$ source <download-folder>/oss-cad-suite/environment
```