{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663880006589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663880006589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 17:53:26 2022 " "Processing started: Thu Sep 22 17:53:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663880006589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663880006589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarefa_1 -c tarefa_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarefa_1 -c tarefa_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663880006590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1663880006872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2b-Structure " "Found design unit 1: part2b-Structure" {  } { { "part2b.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part2b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007168 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2b " "Found entity 1: part2b" {  } { { "part2b.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Structure " "Found design unit 1: part3-Structure" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007170 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Structure " "Found design unit 1: part4-Structure" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007171 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 6 3 " "Found 6 design units, including 3 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Structure " "Found design unit 1: part5-Structure" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2bit_4to1-Behavior " "Found design unit 2: mux_2bit_4to1-Behavior" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 char_7seg-Behavior " "Found design unit 3: char_7seg-Behavior" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_4to1 " "Found entity 2: mux_2bit_4to1" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_4to1_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1_x-rtl " "Found design unit 1: mux_2bit_4to1_x-rtl" {  } { { "mux_2bit_4to1_x.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007175 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1_x " "Found entity 1: mux_2bit_4to1_x" {  } { { "mux_2bit_4to1_x.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4_case_when.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4_case_when.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4_case_when-Structure " "Found design unit 1: part4_case_when-Structure" {  } { { "part4_case_when.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part4_case_when.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007176 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4_case_when " "Found entity 1: part4_case_when" {  } { { "part4_case_when.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part4_case_when.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1_if_then_else.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_4to1_if_then_else.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1_if_then_else-rtl_if_then_else " "Found design unit 1: mux_2bit_4to1_if_then_else-rtl_if_then_else" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007178 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1_if_then_else " "Found entity 1: mux_2bit_4to1_if_then_else" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5_if_then_else-Structure " "Found design unit 1: part5_if_then_else-Structure" {  } { { "part5_x.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5_x.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007180 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5_if_then_else " "Found entity 1: part5_if_then_else" {  } { { "part5_x.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/part5_x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1_with_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2bit_4to1_with_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1_when_else-rtl " "Found design unit 1: mux_2bit_4to1_when_else-rtl" {  } { { "mux_2bit_4to1_with_select.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_with_select.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007181 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1_when_else " "Found entity 1: mux_2bit_4to1_when_else" {  } { { "mux_2bit_4to1_with_select.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_with_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663880007181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663880007181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_2bit_4to1_if_then_else " "Elaborating entity \"mux_2bit_4to1_if_then_else\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663880007206 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M mux_2bit_4to1_if_then_else.vhd(12) " "VHDL Process Statement warning at mux_2bit_4to1_if_then_else.vhd(12): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1663880007207 "|mux_2bit_4to1_if_then_else"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] mux_2bit_4to1_if_then_else.vhd(12) " "Inferred latch for \"M\[0\]\" at mux_2bit_4to1_if_then_else.vhd(12)" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663880007207 "|mux_2bit_4to1_if_then_else"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] mux_2bit_4to1_if_then_else.vhd(12) " "Inferred latch for \"M\[1\]\" at mux_2bit_4to1_if_then_else.vhd(12)" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663880007207 "|mux_2bit_4to1_if_then_else"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] mux_2bit_4to1_if_then_else.vhd(12) " "Inferred latch for \"M\[2\]\" at mux_2bit_4to1_if_then_else.vhd(12)" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663880007207 "|mux_2bit_4to1_if_then_else"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] mux_2bit_4to1_if_then_else.vhd(12) " "Inferred latch for \"M\[3\]\" at mux_2bit_4to1_if_then_else.vhd(12)" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1663880007207 "|mux_2bit_4to1_if_then_else"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "M\[0\]\$latch " "LATCH primitive \"M\[0\]\$latch\" is permanently enabled" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1663880007320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "M\[1\]\$latch " "LATCH primitive \"M\[1\]\$latch\" is permanently enabled" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1663880007320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "M\[2\]\$latch " "LATCH primitive \"M\[2\]\$latch\" is permanently enabled" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1663880007320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "M\[3\]\$latch " "LATCH primitive \"M\[3\]\$latch\" is permanently enabled" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 12 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1663880007320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1663880007556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1663880007721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663880007721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663880007745 "|mux_2bit_4to1_if_then_else|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "mux_2bit_4to1_if_then_else.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/tarefa_1/mux_2bit_4to1_if_then_else.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663880007745 "|mux_2bit_4to1_if_then_else|S[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1663880007745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1663880007746 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1663880007746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1663880007746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1663880007746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663880007771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 17:53:27 2022 " "Processing ended: Thu Sep 22 17:53:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663880007771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663880007771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663880007771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663880007771 ""}
