INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Digital Systems/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Digital Systems/project_2/project_2.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dout' is not allowed [C:/Digital Systems/project_2/project_2.srcs/sources_1/new/test.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Digital Systems/project_2/project_2.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
