# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:37:52 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module srff1_tb
# 
# Top level modules:
# 	dff1
# 	srff1_tb
# End time: 19:37:52 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim dff1_tb 
# Start time: 19:37:52 on Sep 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit dff1_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:38:40 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:38:40 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim dff1_tb 
# Start time: 19:37:52 on Sep 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=0 q=0 qn=1 Time=10
# rst=1 clk=1 din=0 q=0 qn=1 Time=15
# rst=1 clk=0 din=1 q=0 qn=1 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=0 q=1 qn=0 Time=80
# rst=1 clk=1 din=0 q=1 qn=0 Time=85
# rst=1 clk=0 din=1 q=1 qn=0 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:41:40 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:41:40 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:41:43 on Sep 11,2025, Elapsed time: 0:03:51
# Errors: 1, Warnings: 0
# vsim dff1_tb 
# Start time: 19:41:43 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=0 q=0 qn=1 Time=10
# rst=1 clk=1 din=0 q=0 qn=1 Time=15
# rst=1 clk=0 din=1 q=0 qn=1 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=0 q=1 qn=0 Time=80
# rst=1 clk=1 din=0 q=0 qn=1 Time=85
# rst=1 clk=0 din=1 q=0 qn=1 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(49)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 49
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:44:06 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:44:06 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:07 on Sep 11,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim dff1_tb 
# Start time: 19:44:07 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=1 q=0 qn=1 Time=10
# rst=1 clk=1 din=1 q=1 qn=0 Time=15
# rst=1 clk=0 din=1 q=1 qn=0 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=1 q=1 qn=0 Time=80
# rst=1 clk=1 din=1 q=1 qn=0 Time=85
# rst=1 clk=0 din=1 q=1 qn=0 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(49)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 49
# Causality operation skipped due to absence of debug database file
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:47:44 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:47:44 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:47:46 on Sep 11,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 1
# vsim dff1_tb 
# Start time: 19:47:46 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=1 q=0 qn=1 Time=10
# rst=1 clk=1 din=1 q=1 qn=0 Time=15
# rst=1 clk=0 din=1 q=1 qn=0 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=1 q=1 qn=0 Time=80
# rst=1 clk=1 din=1 q=1 qn=0 Time=85
# rst=1 clk=0 din=1 q=1 qn=0 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(47)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 47
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:48:55 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# ** Error: (vlog-13069) dff1.v(17): near "end": syntax error, unexpected end, expecting ';'.
# ** Error (suppressible): dff1.v(23): (vlog-2388) 'clk' already declared in this scope (dff1).
# ** Error (suppressible): dff1.v(23): (vlog-2388) 'rst' already declared in this scope (dff1).
# ** Error (suppressible): dff1.v(23): (vlog-2388) 'din' already declared in this scope (dff1).
# ** Error: dff1.v(23): Declarations not allowed in unnamed block.
# ** Error: dff1.v(24): Illegal declaration after the statement near line '13'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: dff1.v(26): Checker 'dff1' not found.  Instantiation 'G1' must be of a visible checker.
# ** Error: (vlog-13069) dff1.v(28): near "initial": syntax error, unexpected initial.
# ** Error: dff1.v(26): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) dff1.v(48): near "initial": syntax error, unexpected initial.
# End time: 19:48:55 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog dff1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:49:11 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:49:11 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:49:13 on Sep 11,2025, Elapsed time: 0:01:27
# Errors: 10, Warnings: 0
# vsim dff1_tb 
# Start time: 19:49:13 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=1 q=0 qn=1 Time=10
# rst=1 clk=1 din=1 q=1 qn=0 Time=15
# rst=1 clk=0 din=1 q=1 qn=0 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=1 q=1 qn=0 Time=80
# rst=1 clk=1 din=1 q=1 qn=0 Time=85
# rst=1 clk=0 din=1 q=1 qn=0 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(49)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 49
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:50:43 on Sep 11,2025
# vlog -reportprogress 300 dff1.v "+acc" 
# -- Compiling module dff1
# -- Compiling module dff1_tb
# 
# Top level modules:
# 	dff1_tb
# End time: 19:50:43 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:50:44 on Sep 11,2025, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim dff1_tb 
# Start time: 19:50:44 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dff1_tb(fast)
# Loading work.dff1(fast)
# rst=0 clk=0 din=x q=x qn=x Time=0
# rst=0 clk=1 din=x q=0 qn=1 Time=5
# rst=1 clk=0 din=0 q=0 qn=1 Time=10
# rst=1 clk=1 din=0 q=0 qn=1 Time=15
# rst=1 clk=0 din=1 q=0 qn=1 Time=20
# rst=1 clk=1 din=1 q=1 qn=0 Time=25
# rst=1 clk=0 din=1 q=1 qn=0 Time=30
# rst=1 clk=1 din=1 q=1 qn=0 Time=35
# rst=1 clk=0 din=1 q=1 qn=0 Time=40
# rst=1 clk=1 din=1 q=1 qn=0 Time=45
# rst=1 clk=0 din=1 q=1 qn=0 Time=50
# rst=1 clk=1 din=1 q=1 qn=0 Time=55
# rst=1 clk=0 din=1 q=1 qn=0 Time=60
# rst=1 clk=1 din=1 q=1 qn=0 Time=65
# rst=1 clk=0 din=1 q=1 qn=0 Time=70
# rst=1 clk=1 din=1 q=1 qn=0 Time=75
# rst=1 clk=0 din=0 q=1 qn=0 Time=80
# rst=1 clk=1 din=0 q=0 qn=1 Time=85
# rst=1 clk=0 din=1 q=0 qn=1 Time=90
# rst=1 clk=1 din=1 q=1 qn=0 Time=95
# ** Note: $stop    : dff1.v(49)
#    Time: 100 ns  Iteration: 0  Instance: /dff1_tb
# Break in Module dff1_tb at dff1.v line 49
quit -sim
# End time: 19:51:16 on Sep 11,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
