/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [11:0] _02_;
  reg [13:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [11:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire [3:0] celloutsig_0_63z;
  wire [4:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[85];
  assign celloutsig_0_43z = ~celloutsig_0_8z;
  assign celloutsig_0_56z = ~celloutsig_0_3z;
  assign celloutsig_1_0z = ~in_data[122];
  assign celloutsig_1_1z = ~in_data[141];
  assign celloutsig_1_18z = ~_00_;
  assign celloutsig_0_21z = ~celloutsig_0_14z;
  assign celloutsig_0_23z = ~celloutsig_0_4z[0];
  assign celloutsig_0_18z = ~celloutsig_0_15z;
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 9'h000;
    else _14_ <= { in_data[150:145], celloutsig_1_2z };
  assign { _00_, _01_[7:0] } = _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 12'h000;
    else _02_ <= celloutsig_0_2z[11:0];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_0_18z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 5'h00;
    else _04_ <= { in_data[52:51], celloutsig_0_13z };
  assign celloutsig_0_4z = { in_data[54:47], celloutsig_0_3z, celloutsig_0_3z } & celloutsig_0_2z[9:0];
  assign celloutsig_0_37z = { celloutsig_0_33z[9:8], celloutsig_0_21z } & { celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_18z };
  assign celloutsig_0_39z = celloutsig_0_31z[11:7] & { celloutsig_0_20z[4:2], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } & { celloutsig_0_2z[11:7], celloutsig_0_3z };
  assign celloutsig_0_63z = celloutsig_0_61z & { celloutsig_0_45z[3:2], celloutsig_0_41z, celloutsig_0_14z };
  assign celloutsig_0_10z = in_data[34:18] & { celloutsig_0_4z[9], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_10z & { celloutsig_0_2z[10:9], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_10z[2:0] & { _02_[3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_10z[14:2], celloutsig_0_23z } & { in_data[28], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_36z = { celloutsig_0_11z[4:0], celloutsig_0_6z } || { celloutsig_0_20z[0], celloutsig_0_4z };
  assign celloutsig_0_41z = { celloutsig_0_33z[16:15], celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_26z } || { celloutsig_0_39z[2:1], celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z } || { celloutsig_0_7z[3:1], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_26z = { in_data[49:40], celloutsig_0_19z } || { in_data[63:60], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_5z = & { celloutsig_0_4z[3], in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_47z = & { _02_[8:7], celloutsig_0_4z[5:0], in_data[79:72], celloutsig_0_0z };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[113:112] };
  assign celloutsig_0_8z = & celloutsig_0_6z;
  assign celloutsig_0_1z = & { in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_15z = & { _02_, celloutsig_0_6z, celloutsig_0_4z[3], in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_14z = & { celloutsig_0_4z[5:0], in_data[79:72], celloutsig_0_0z };
  assign celloutsig_0_3z = & in_data[42:19];
  assign celloutsig_0_45z = { celloutsig_0_2z[10:9], celloutsig_0_19z, celloutsig_0_36z } - celloutsig_0_33z[13:10];
  assign celloutsig_0_7z = celloutsig_0_6z[4:0] - celloutsig_0_4z[7:3];
  assign celloutsig_1_2z = in_data[154:152] - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } - { in_data[172:162], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { _01_[7:0], celloutsig_1_0z } - { celloutsig_1_6z[9:4], celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_7z - celloutsig_0_11z[10:6];
  assign celloutsig_0_2z = { in_data[83:72], celloutsig_0_0z } - { in_data[76:66], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_11z[10:4] - { celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_22z = celloutsig_0_20z[6:2] - celloutsig_0_16z;
  assign celloutsig_0_33z = { celloutsig_0_24z[5:4], celloutsig_0_24z, _04_ } - { celloutsig_0_16z[4:2], _04_, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_44z = { celloutsig_0_16z[2:0], celloutsig_0_39z, celloutsig_0_26z, celloutsig_0_37z } ^ { celloutsig_0_2z[10:2], celloutsig_0_43z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_59z = { celloutsig_0_31z[11:2], celloutsig_0_41z, celloutsig_0_8z } ^ { celloutsig_0_44z[2:0], celloutsig_0_37z, _04_, celloutsig_0_47z };
  assign celloutsig_0_61z = { celloutsig_0_59z[11:9], celloutsig_0_36z } ^ celloutsig_0_16z[4:1];
  assign celloutsig_0_65z = { _03_[13:10], celloutsig_0_56z } ^ { celloutsig_0_61z, celloutsig_0_14z };
  assign celloutsig_0_66z = celloutsig_0_22z[3:1] ^ celloutsig_0_63z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_2z[11:4], celloutsig_0_1z, celloutsig_0_18z } ^ { celloutsig_0_20z[3:1], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_5z };
  assign _01_[8] = _00_;
  assign { out_data[128], out_data[104:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
