# Compile of controller.v was successful.
# Compile of datapath.v was successful with warnings.
# Compile of datapath_components.v was successful.
# Compile of modules.v was successful.
# Compile of tb.v was successful.
# Compile of top_module.v was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 08:37:13 on Nov 28,2024
# Loading work.tb
# Loading work.top_module
# Loading work.datapath
# Loading work.shift_reg16_left
# Loading work.s2
# Loading work.FDCP
# Loading work.multiplier
# Loading work.counter16
# Loading work.OR
# Loading work.c1
# Loading work.XOR
# Loading work.FA
# Loading work.c2
# Loading work.NOT
# Loading work.AND5
# Loading work.AND
# Loading work.shift_reg16_right
# Loading work.controller
# Loading work.bit_multiplier
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[0]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[1]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[2]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[3]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[4]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[5]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[6]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[0]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[1]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[2]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[3]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[4]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[5]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[6]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/XY/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND1/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND2/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/AND3/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/OR3 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 145
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/mult/gen_rows[7]/gen_cols[7]/inst/xor2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/A0B0/or_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/A0B0/or_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/A0B0/or_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/A0B0/or_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/CARRY_IN File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/CARRY_IN File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/CARRY_IN File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/CARRY_IN File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo3/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo3/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo3/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo3/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo3/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo0/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo0/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo0/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo0/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/xo0/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa3/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa2/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa1/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum1/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/sum2/xor_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/fa0/carry File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not3/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not2/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not1/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/not0/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'e'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v(69).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 129
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ONE/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'e'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v(69).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and4 File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'S1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/datapath/counter/ALL_ZERO/and5/and_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 66
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notSTART/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notA15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notB15/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLZERO/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SA'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'SB'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/notALLONE/not_gate File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/datapath_components.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/IDLE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/IDLE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/IDLE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/IDLE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clr'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/IDLE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INIT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INIT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INIT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INIT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOAD File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PA File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PROCB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/PB File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/MULT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/LOADRES File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B0'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SHIFT File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/SH File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'A1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'B1'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(64).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/DONE File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D00'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INC File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D01'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INC File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D10'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INC File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'D11'. The port definition is at: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/modules.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb/UUT/controller/INC File: D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/controller.v Line: 32
add wave -position end  sim:/tb/Y
add wave -position end  sim:/tb/start
add wave -position end  sim:/tb/rst
add wave -position end  sim:/tb/done
add wave -position end  sim:/tb/clk
add wave -position end  sim:/tb/B
add wave -position end  sim:/tb/A
run -all
quit -sim
# End time: 08:39:10 on Nov 28,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2668
# Project file D:/UT TEHRAN/CAD/CAD_CA3/CAD-CA3/CA3.mpf is write protected, data cannot be saved.
# Unable to save project.
