// Seed: 2911694641
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_23,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    output supply1 id_17,
    output supply0 id_18,
    output wand id_19,
    output tri id_20,
    output tri1 id_21
);
  wire id_24;
  assign id_18 = 1;
  wire id_25;
endmodule
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    input wire module_1,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input wor id_11,
    output tri id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16,
    input supply1 id_17,
    input uwire id_18,
    input wor id_19,
    input tri1 id_20,
    output wand id_21,
    input uwire id_22,
    input tri1 id_23,
    output supply1 id_24
);
  wire id_26;
  wire id_27;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_4,
      id_9,
      id_8,
      id_18,
      id_20,
      id_16,
      id_24,
      id_0,
      id_18,
      id_18,
      id_19,
      id_16,
      id_11,
      id_6,
      id_19,
      id_24,
      id_4,
      id_12,
      id_0,
      id_12
  );
  assign modCall_1.type_31 = 0;
  wire id_28;
  xor primCall (
      id_12,
      id_15,
      id_3,
      id_27,
      id_23,
      id_2,
      id_10,
      id_20,
      id_22,
      id_14,
      id_17,
      id_16,
      id_5,
      id_26,
      id_18,
      id_19,
      id_11,
      id_13,
      id_6,
      id_1
  );
endmodule
