/* Generated by Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module tt_um_cejmu(ui_in, uio_in, ena, clk, rst_n, uo_out, uio_out, uio_oe);
  wire [4:0] _0_;
  wire _1_;
  wire [7:0] _2_;
  wire _3_;
  wire [7:0] _4_;
  wire [7:0] _5_;
  wire [7:0] adder_out;
  input clk;
  wire clk;
  input ena;
  wire ena;
  wire [7:0] mul_out;
  input rst_n;
  wire rst_n;
  input [7:0] ui_in;
  wire [7:0] ui_in;
  input [7:0] uio_in;
  wire [7:0] uio_in;
  output [7:0] uio_oe;
  wire [7:0] uio_oe;
  output [7:0] uio_out;
  wire [7:0] uio_out;
  output [7:0] uo_out;
  wire [7:0] uo_out;
  assign _0_ = { 1'h0, ui_in[3:0] } + { 1'h0, ui_in[7:4] };
  assign _1_ = uio_in[1:0] == 2'h0;
  assign _2_ = _1_ ? adder_out : _4_;
  assign _3_ = uio_in[1:0] == 2'h1;
  assign _4_ = _3_ ? mul_out : 8'h00;
  assign _5_ = { 4'h0, ui_in[3:0] } * { 4'h0, ui_in[7:4] };
  assign adder_out = { 3'h0, _0_ };
  assign mul_out = _5_;
  assign uo_out = _2_;
  assign uio_out = 8'h00;
  assign uio_oe = 8'h00;
endmodule
