Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Oct 23 22:21:52 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                            3.09e-02    0.156 1.51e+07    0.202 100.0
  CLK_GATE_U0 (CLK_GATE)               1.84e-03 3.18e-03 3.72e+04 5.05e-03   2.5
  ALU_U0 (ALU_OPER_WIDTH8_OUT_WIDTH16_test_1)
                                       1.25e-03 1.75e-02 4.30e+06 2.30e-02  11.4
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                       3.87e-04 6.65e-04 1.67e+06 2.72e-03   1.3
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                       2.77e-05 2.04e-04 2.09e+05 4.41e-04   0.2
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                       3.33e-05 2.04e-04 2.49e+05 4.86e-04   0.2
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                       3.69e-04 1.18e-03 1.26e+06 2.81e-03   1.4
  RegFile_U0 (RegFile_WIDTH8_DEPTH16_ADDR4_test_1)
                                       4.15e-03 5.28e-02 3.66e+06 6.06e-02  30.0
  SYS_CTRL_U0 (SYS_CTRL_test_1)        6.61e-04 3.88e-03 6.48e+05 5.19e-03   2.6
  UART_U0 (UART_test_1)                3.65e-03 2.48e-02 2.25e+06 3.07e-02  15.2
    U0_UART_RX (UART_RX_test_1)        2.22e-03 1.35e-02 1.46e+06 1.72e-02   8.5
      desarilzer_u0 (desarilzer_test_1)
                                       2.20e-04 3.30e-03 2.08e+05 3.73e-03   1.8
      stop_check_u0 (stop_check)          0.000    0.000 1.30e+04 1.30e-05   0.0
      start_check_u0 (start_check)     3.08e-08 1.82e-07 3.09e+03 3.31e-06   0.0
      parity_check_u0 (parity_check)   1.45e-05 3.19e-05 1.09e+05 1.55e-04   0.1
      edge_bit_counter_u0 (edge_bit_counter_test_1)
                                       9.39e-04 5.59e-03 4.37e+05 6.97e-03   3.4
      data_sampling_u0 (data_sampling_test_1)
                                       3.46e-04 2.85e-03 4.03e+05 3.60e-03   1.8
      FSM_u0 (UART_RX_FSM_test_1)      3.21e-04 1.72e-03 2.87e+05 2.33e-03   1.2
    U0_UART_TX (UART_TX_test_1)        1.40e-03 1.13e-02 7.78e+05 1.34e-02   6.6
      MUX (MUX_4x1)                    3.03e-04 2.53e-05 3.42e+04 3.63e-04   0.2
      fsm (UART_TX_FSM_test_1)         2.17e-04 1.50e-03 9.87e+04 1.82e-03   0.9
      Serializer (serializer_test_1)   3.94e-04 5.92e-03 3.43e+05 6.65e-03   3.3
      PAR_calc (Parity_Calc_test_1)    1.02e-04 3.79e-03 2.97e+05 4.19e-03   2.1
  Clk_Div_U1 (Clk_Div_test_1)          4.38e-05 2.82e-03 5.71e+05 3.43e-03   1.7
    add_44 (Clk_Div_1_DW01_inc_0)      2.10e-06 8.07e-06 8.37e+04 9.39e-05   0.0
  CLKDIV_MUX_U0 (CLKDIV_MUX_WIDTH4)    3.24e-05 2.84e-05 3.83e+04 9.92e-05   0.0
  Clk_Div_U0 (Clk_Div_test_0)          3.14e-04 4.02e-03 5.33e+05 4.87e-03   2.4
    add_44 (Clk_Div_0_DW01_inc_0)      2.10e-05 7.87e-05 8.33e+04 1.83e-04   0.1
  PULSE_GEN_U0 (PULSE_GEN_test_1)      1.70e-05 1.01e-03 3.40e+04 1.06e-03   0.5
  FIFO_U0 (FIFO_DATA_WIDTH8_test_1)    2.64e-03 3.79e-02 2.56e+06 4.31e-02  21.3
    DF_SYNC_U1 (DF_SYNC_test_1)        1.18e-05 3.03e-03 1.10e+05 3.15e-03   1.6
    DF_SYNC_U0 (DF_SYNC_test_0)        3.96e-06 2.72e-03 1.08e+05 2.83e-03   1.4
    FIFO_RD_U0 (FIFO_RD_test_1)        1.30e-04 2.69e-03 2.72e+05 3.09e-03   1.5
    FIFO_WR_U0 (FIFO_WR_test_1)        2.43e-04 3.62e-03 2.73e+05 4.13e-03   2.0
    FIFO_MEM_CNTRL_U0 (FIFO_MEM_CNTRL_DATA_WIDTH8_test_1)
                                       2.01e-03 2.58e-02 1.78e+06 2.96e-02  14.6
  DATA_SYNC_U0 (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       2.86e-06 3.93e-03 2.10e+05 4.14e-03   2.0
  RST_SYNC_U1 (RST_SYNC_NUM_STAGES2_test_1)
                                       1.24e-05 1.03e-03 2.95e+04 1.08e-03   0.5
  RST_SYNC_U0 (RST_SYNC_NUM_STAGES2_test_0)
                                       1.50e-05 1.05e-03 2.97e+04 1.10e-03   0.5
  SYNC_RST_1_MUX (MUX_2x1_5)           9.90e-06 4.29e-05 1.24e+04 6.53e-05   0.0
  SYNC_RST_0_MUX (MUX_2x1_6)           9.90e-06 4.29e-05 1.24e+04 6.52e-05   0.0
  RST_MUX (MUX_2x1_0)                  5.90e-05 4.63e-05 1.15e+04 1.17e-04   0.1
  RX_CLK_MUX (MUX_2x1_2)               1.07e-03 3.74e-04 1.15e+04 1.46e-03   0.7
  TX_CLK_MUX (MUX_2x1_3)               1.80e-03 3.83e-04 1.15e+04 2.20e-03   1.1
  REF_CLK_MUX (MUX_2x1_4)              1.04e-02 8.17e-04 1.88e+04 1.13e-02   5.6
  UART_CLK_MUX (MUX_2x1_1)             8.80e-04 3.70e-04 1.15e+04 1.26e-03   0.6
1
