#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 13 17:08:09 2024
# Process ID: 11048
# Current directory: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1
# Command line: vivado.exe -log design_1_top_net_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_net_0_0.tcl
# Log file: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/design_1_top_net_0_0.vds
# Journal file: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_net_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_top_net_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 475.246 ; gain = 102.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_net_0_0' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_top_net_0_0/synth/design_1_top_net_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'top_net' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v:12]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 24'b100000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v:195]
INFO: [Synth 8-6157] synthesizing module 'top_net_AXILiteS_s_axi' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_IN_R_DATA_0 bound to: 5'b10000 
	Parameter ADDR_IN_R_CTRL bound to: 5'b10100 
	Parameter ADDR_RESULT_DATA_0 bound to: 5'b11000 
	Parameter ADDR_RESULT_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_AXILiteS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'top_net_AXILiteS_s_axi' (1#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_throttl' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_throttl' (2#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_write' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_fifo' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_fifo' (3#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_reg_slice' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_reg_slice' (4#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_fifo__parameterized0' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_fifo__parameterized0' (4#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_buffer' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_buffer' (5#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_fifo__parameterized1' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_fifo__parameterized1' (5#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_fifo__parameterized2' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_fifo__parameterized2' (5#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_write' (6#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_read' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_buffer__parameterized0' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_buffer__parameterized0' (6#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'top_net_gmem_m_axi_reg_slice__parameterized0' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_reg_slice__parameterized0' (6#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi_read' (7#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'top_net_gmem_m_axi' (8#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'top_net_c1_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_c1_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c1_output_ram' (9#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c1_output' (10#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v:55]
INFO: [Synth 8-6157] synthesizing module 'top_net_p1_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_p1_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_net_p1_output_ram' (11#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_p1_output' (12#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'top_net_c2_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_c2_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c2_output_ram' (13#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c2_output' (14#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v:55]
INFO: [Synth 8-6157] synthesizing module 'top_net_p2_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_p2_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_net_p2_output_ram' (15#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_p2_output' (16#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'top_net_c3_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_c3_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c3_output_ram' (17#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c3_output' (18#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'top_net_c4_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_c4_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c4_output_ram' (19#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c4_output' (20#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'top_net_c5_output' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_net_c5_output_ram' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c5_output_ram' (21#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_net_c5_output' (22#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv1_1' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state14 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:140]
INFO: [Synth 8-6157] synthesizing module 'conv1_1_c1_weight' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_1_c1_weight_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_1_c1_weight_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_1_c1_weight_rom' (23#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_1_c1_weight' (24#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_1_c1_bias' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_1_c1_bias_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:21]
INFO: [Synth 8-3876] $readmem data file './conv1_1_c1_bias_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_1_c1_bias_rom' (25#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_1_c1_bias' (26#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v:42]
INFO: [Synth 8-6157] synthesizing module 'top_net_fadd_32nsbkb' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fadd_32nsbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_net_ap_fadd_0_full_dsp_32' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fadd_0_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fadd_0_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'top_net_ap_fadd_0_full_dsp_32' (44#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fadd_0_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'top_net_fadd_32nsbkb' (45#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fadd_32nsbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'top_net_fmul_32nscud' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fmul_32nscud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_net_ap_fmul_0_max_dsp_32' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'top_net_ap_fmul_0_max_dsp_32' (53#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'top_net_fmul_32nscud' (54#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fmul_32nscud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1490]
INFO: [Synth 8-6155] done synthesizing module 'conv1_1' (55#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_2' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv1_2_c2_weight' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2400 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_2_c2_weight_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2400 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_2_c2_weight_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_2_c2_weight_rom' (56#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_2_c2_weight' (57#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_2_c2_bias' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_2_c2_bias_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:21]
INFO: [Synth 8-3876] $readmem data file './conv1_2_c2_bias_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_2_c2_bias_rom' (58#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_2_c2_bias' (59#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:893]
INFO: [Synth 8-6155] done synthesizing module 'conv1_2' (60#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_3' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv1_3_c3_weight' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_3_c3_weight_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 48000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_3_c3_weight_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_3_c3_weight_rom' (61#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_3_c3_weight' (62#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_3_c3_bias' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_3_c3_bias_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_3_c3_bias_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_3_c3_bias_rom' (63#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_3_c3_bias' (64#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:762]
INFO: [Synth 8-6155] done synthesizing module 'conv1_3' (65#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_4' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv1_4_c4_weight' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10080 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_4_c4_weight_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10080 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_4_c4_weight_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_4_c4_weight_rom' (66#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_4_c4_weight' (67#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_4_c4_bias' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_4_c4_bias_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_4_c4_bias_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_4_c4_bias_rom' (68#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_4_c4_bias' (69#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:635]
INFO: [Synth 8-6155] done synthesizing module 'conv1_4' (70#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv1_5' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv1_5_c5_weight' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 840 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_5_c5_weight_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 840 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv1_5_c5_weight_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_5_c5_weight_rom' (71#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_5_c5_weight' (72#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv1_5_c5_bias' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv1_5_c5_bias_rom' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:21]
INFO: [Synth 8-3876] $readmem data file './conv1_5_c5_bias_rom.dat' is read successfully [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv1_5_c5_bias_rom' (73#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv1_5_c5_bias' (74#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:610]
INFO: [Synth 8-6155] done synthesizing module 'conv1_5' (75#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2D_1' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:63]
INFO: [Synth 8-6157] synthesizing module 'top_net_fcmp_32nsdEe' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fcmp_32nsdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'top_net_ap_fcmp_0_no_dsp_32' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'top_net_ap_fcmp_0_no_dsp_32' (79#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/ip/top_net_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'top_net_fcmp_32nsdEe' (80#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fcmp_32nsdEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:766]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2D_1' (81#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2D' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:750]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2D' (82#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v:1526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v:1530]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top_net' (83#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_net_0_0' (84#1) [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_top_net_0_0/synth/design_1_top_net_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 683.172 ; gain = 310.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 683.172 ; gain = 310.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 683.172 ; gain = 310.324
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_top_net_0_0/constraints/top_net_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_top_net_0_0/constraints/top_net_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1009.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1011.156 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1012.590 ; gain = 2.730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.590 ; gain = 639.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.590 ; gain = 639.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.590 ; gain = 639.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_net_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_net_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_net_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_net_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'w_cast_reg_1319_reg[4:0]' into 'w_cast3_reg_1314_reg[4:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:779]
INFO: [Synth 8-4471] merging register 'w_cast_reg_1319_reg[5:5]' into 'h_cast_mid2_cast_reg_1308_reg[5:5]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1480]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1428]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1426]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1386]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1384]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1446]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1450]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:1450]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_mid2_reg_1298_reg' and it is trimmed from '12' to '11' bits. [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v:768]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_782_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_925_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_527_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'w_cast2_reg_1177_reg[3:0]' into 'w_cast_reg_1172_reg[3:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:439]
INFO: [Synth 8-4471] merging register 'p_shl5_mid2_reg_1167_reg[0:0]' into 'tmp_32_mid2_reg_1115_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:781]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:831]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:829]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:707]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:791]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:861]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:859]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_346_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_694_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_860_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_475_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'p_shl5_mid2_reg_1167_reg[8:1]' into 'p_shl4_mid2_reg_1162_reg[10:3]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v:438]
INFO: [Synth 8-4471] merging register 'h_cast1_mid2_cast_reg_906_reg[0:0]' into 'h_cast_mid2_cast_reg_900_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:380]
INFO: [Synth 8-4471] merging register 'h_mid2_reg_884_reg[0:0]' into 'h_cast_mid2_reg_878_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:390]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:686]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:660]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:684]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:742]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v:740]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_646_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten3_fu_288_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:635]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_mid2_reg_587_reg' and it is trimmed from '12' to '11' bits. [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v:339]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten2_fu_429_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_295_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_253_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_370_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_265_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_12_reg_735_reg[0:0]' into 'tmp_6_reg_715_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:650]
INFO: [Synth 8-4471] merging register 'tmp_14_reg_741_reg[0:0]' into 'tmp_4_reg_725_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:656]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_741_reg' and it is trimmed from '13' to '12' bits. [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v:338]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_312_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_18_reg_685_reg[0:0]' into 'tmp_12_reg_665_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:646]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_691_reg[0:0]' into 'tmp_14_reg_675_reg[0:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v:650]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_317_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_net_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_net_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_net_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_net_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.590 ; gain = 639.742
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'top_net_fadd_32nsbkb:/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'top_net_fmul_32nscud:/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fmul_32nscud:/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fmul_32nscud:/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fmul_32nscud:/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'top_net_fcmp_32nsdEe:/top_net_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_346_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten3_fu_288_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_484_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten2_fu_429_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_295_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tmp_25_mid2_v_v_reg_524_reg[3:0]' into 'tmp_25_mid2_v_v_reg_524_reg[3:0]' [f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v:344]
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_253_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_370_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_265_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_317_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[31]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[29]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[30]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[28]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[27]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[26]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[25]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[24]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[23]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[5]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[0]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[1]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[2]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[3]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[4]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[11]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[6]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[7]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[8]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[9]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[10]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[17]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[12]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[13]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[14]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[15]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[16]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[18]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[19]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[20]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[21]' (FDRE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter1_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[31]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[29]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[30]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[28]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[27]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[26]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[25]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[24]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[23]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[5]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[0]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[1]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[2]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[3]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[4]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[11]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[6]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[7]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[8]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[9]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[10]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[17]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[12]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[13]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[14]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[15]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[16]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[18]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[19]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[20]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[21]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[31]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[29]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[30]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[28]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[27]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[26]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[25]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[24]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[23]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[5]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[0]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[1]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[2]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[3]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[4]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[11]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[6]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[7]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[8]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[9]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[10]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[17]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[12]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[13]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[14]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[15]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[16]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[18]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[19]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[20]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[21]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[31]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[29]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[30]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[28]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[27]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[26]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[25]' (FDE) to 'inst/grp_conv1_1_fu_212/ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\c1_bias_U/conv1_1_c1_bias_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_2D_1_fu_265/\tmp_4_reg_725_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2D_1_fu_265/\tmp_6_reg_715_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_2_fu_225/\c2_bias_U/conv1_2_c2_bias_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv1_2_fu_225/\c2_bias_U/conv1_2_c2_bias_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pool_2D_fu_271/\tmp_14_reg_675_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2D_fu_271/\tmp_12_reg_665_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_2_fu_225/\w_cast_reg_1172_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_3_fu_235/\h_cast_mid2_cast_reg_900_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_5_fu_255/\c5_bias_U/conv1_5_c5_bias_rom_U/q0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_4_fu_245/\h_cast9_mid2_cast_reg_608_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_5_fu_255/\h_cast9_mid2_cast_reg_546_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\max_index_cast1_reg_375_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\h_cast_mid2_cast_reg_1308_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter2_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\c1_bias_load_reg_1303_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_2_fu_225/\c2_bias_load_reg_1150_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv1_2_fu_225/\c2_bias_load_reg_1150_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_5_fu_255/\c5_bias_load_reg_541_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter3_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter4_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter5_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter6_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter7_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter8_input_buffer1_reg_310_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_1_fu_212/\ap_phi_reg_pp0_iter9_input_buffer1_reg_310_reg[22] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_net_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_net_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_net_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv1_2_fu_225/\tmp_32_mid2_reg_1115_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1012.590 ; gain = 639.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/top_net_gmem_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_net_gmem_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/c1_output_U/top_net_c1_output_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/p1_output_U/top_net_p1_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/p1_output_U/top_net_p1_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/c2_output_U/top_net_c2_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/c2_output_U/top_net_c2_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/c2_output_U/top_net_c2_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/c2_output_U/top_net_c2_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_4/p2_output_U/top_net_p2_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_4/p2_output_U/top_net_p2_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_5/c3_output_U/top_net_c3_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_5/c3_output_U/top_net_c3_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_6/c4_output_U/top_net_c4_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_6/c4_output_U/top_net_c4_output_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_1_fu_212/i_2_0/c1_weight_U/conv1_1_c1_weight_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_1_fu_212/i_2_0/c1_weight_U/conv1_1_c1_weight_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_2_fu_225/i_2_3/c2_weight_U/conv1_2_c2_weight_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_2_fu_225/i_2_3/c2_weight_U/conv1_2_c2_weight_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_2_fu_225/i_2_3/c2_weight_U/conv1_2_c2_weight_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_2_fu_225/i_2_3/c2_weight_U/conv1_2_c2_weight_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_0/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_6/c3_bias_U/conv1_3_c3_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_3_fu_235/i_2_6/c3_bias_U/conv1_3_c3_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_4/c4_weight_U/conv1_4_c4_weight_rom_U/q0_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_6/c4_bias_U/conv1_4_c4_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_4_fu_245/i_2_6/c4_bias_U/conv1_4_c4_bias_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv1_5_fu_255/i_2_4/c5_weight_U/conv1_5_c5_weight_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1175.641 ; gain = 802.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : inst/grp_conv1_5_fu_255/\top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_conv1_5_fu_255/\top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_5_fu_255/\top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_3_fu_235/\top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_conv1_3_fu_235/\top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_3_fu_235/\top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_2_fu_225/\top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_conv1_2_fu_225/\top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_2_fu_225/\top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_1_fu_212/\top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_conv1_1_fu_212/\top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_1_fu_212/\top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_4_fu_245/\top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_conv1_4_fu_245/\top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
      : inst/grp_conv1_4_fu_245/\top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /Q[8]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_conv1_5_fu_255/\top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_conv1_4_fu_245/\top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_conv1_3_fu_235/\top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_conv1_2_fu_225/\top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_conv1_1_fu_212/\top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_2_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:09 . Memory (MB): peak = 1318.355 ; gain = 945.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_5_fu_255/top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_4_fu_245/top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_2_fu_225/top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_1_fu_212/top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_5_fu_255/top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_4_fu_245/top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_2_fu_225/top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_1_fu_212/top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_5_fu_255/top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_4_fu_245/top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_2_fu_225/top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_1_fu_212/top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_5_fu_255/top_net_fadd_32nsbkb_U35/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_4_fu_245/top_net_fadd_32nsbkb_U29/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_2_fu_225/top_net_fadd_32nsbkb_U14/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_conv1_1_fu_212/top_net_fadd_32nsbkb_U1/top_net_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-6837] The timing for the instance inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_net_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net c1_output_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:17 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:18 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   214|
|2     |DSP48E1     |     5|
|3     |DSP48E1_1   |     5|
|4     |DSP48E1_2   |     5|
|5     |DSP48E1_3   |     5|
|6     |DSP48E1_4   |     5|
|7     |LUT1        |    88|
|8     |LUT2        |   707|
|9     |LUT3        |  1100|
|10    |LUT4        |   805|
|11    |LUT5        |   899|
|12    |LUT6        |  1208|
|13    |MUXCY       |   496|
|14    |RAM16X1S    |    32|
|15    |RAMB18E1    |     2|
|16    |RAMB18E1_1  |     3|
|17    |RAMB18E1_2  |     1|
|18    |RAMB18E1_5  |     1|
|19    |RAMB18E1_6  |     1|
|20    |RAMB36E1    |     8|
|21    |RAMB36E1_1  |     2|
|22    |RAMB36E1_10 |     1|
|23    |RAMB36E1_11 |     1|
|24    |RAMB36E1_12 |     1|
|25    |RAMB36E1_13 |     1|
|26    |RAMB36E1_14 |     1|
|27    |RAMB36E1_15 |     1|
|28    |RAMB36E1_16 |     1|
|29    |RAMB36E1_17 |     1|
|30    |RAMB36E1_18 |     1|
|31    |RAMB36E1_19 |     1|
|32    |RAMB36E1_2  |     2|
|33    |RAMB36E1_20 |     1|
|34    |RAMB36E1_21 |     1|
|35    |RAMB36E1_22 |     1|
|36    |RAMB36E1_23 |     1|
|37    |RAMB36E1_24 |     1|
|38    |RAMB36E1_25 |     1|
|39    |RAMB36E1_26 |     1|
|40    |RAMB36E1_27 |     1|
|41    |RAMB36E1_28 |     1|
|42    |RAMB36E1_29 |     1|
|43    |RAMB36E1_3  |     1|
|44    |RAMB36E1_30 |     1|
|45    |RAMB36E1_31 |     1|
|46    |RAMB36E1_32 |     1|
|47    |RAMB36E1_33 |     1|
|48    |RAMB36E1_34 |     1|
|49    |RAMB36E1_35 |     1|
|50    |RAMB36E1_36 |     1|
|51    |RAMB36E1_37 |     1|
|52    |RAMB36E1_38 |     1|
|53    |RAMB36E1_39 |     1|
|54    |RAMB36E1_4  |     1|
|55    |RAMB36E1_40 |     1|
|56    |RAMB36E1_41 |     1|
|57    |RAMB36E1_42 |     1|
|58    |RAMB36E1_43 |     1|
|59    |RAMB36E1_44 |     1|
|60    |RAMB36E1_45 |     1|
|61    |RAMB36E1_46 |     1|
|62    |RAMB36E1_47 |     1|
|63    |RAMB36E1_48 |     1|
|64    |RAMB36E1_49 |     1|
|65    |RAMB36E1_5  |     1|
|66    |RAMB36E1_50 |     1|
|67    |RAMB36E1_51 |     1|
|68    |RAMB36E1_52 |     1|
|69    |RAMB36E1_53 |     1|
|70    |RAMB36E1_54 |     1|
|71    |RAMB36E1_55 |     1|
|72    |RAMB36E1_56 |     1|
|73    |RAMB36E1_57 |     1|
|74    |RAMB36E1_58 |     1|
|75    |RAMB36E1_59 |     1|
|76    |RAMB36E1_6  |     1|
|77    |RAMB36E1_60 |     1|
|78    |RAMB36E1_61 |     1|
|79    |RAMB36E1_62 |     1|
|80    |RAMB36E1_63 |     2|
|81    |RAMB36E1_64 |     2|
|82    |RAMB36E1_65 |     1|
|83    |RAMB36E1_66 |     1|
|84    |RAMB36E1_67 |     1|
|85    |RAMB36E1_68 |     1|
|86    |RAMB36E1_69 |     1|
|87    |RAMB36E1_7  |     1|
|88    |RAMB36E1_70 |     1|
|89    |RAMB36E1_71 |     1|
|90    |RAMB36E1_72 |     1|
|91    |RAMB36E1_73 |     1|
|92    |RAMB36E1_74 |     1|
|93    |RAMB36E1_75 |     1|
|94    |RAMB36E1_76 |     1|
|95    |RAMB36E1_77 |     1|
|96    |RAMB36E1_78 |     1|
|97    |RAMB36E1_79 |     1|
|98    |RAMB36E1_8  |     1|
|99    |RAMB36E1_80 |     1|
|100   |RAMB36E1_81 |     1|
|101   |RAMB36E1_82 |     1|
|102   |RAMB36E1_83 |     1|
|103   |RAMB36E1_84 |     1|
|104   |RAMB36E1_85 |     1|
|105   |RAMB36E1_9  |     1|
|106   |SRL16E      |    78|
|107   |XORCY       |   125|
|108   |FDRE        |  2437|
|109   |FDSE        |    12|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1338.785 ; gain = 965.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 736 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:13 . Memory (MB): peak = 1338.785 ; gain = 636.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:19 . Memory (MB): peak = 1338.785 ; gain = 965.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1338.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 136 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
660 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:25 . Memory (MB): peak = 1338.785 ; gain = 977.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1338.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/design_1_top_net_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_net_0_0, cache-ID = 97d388bbb6432757
INFO: [Coretcl 2-1174] Renamed 345 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1338.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/design_1_top_net_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_net_0_0_utilization_synth.rpt -pb design_1_top_net_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 17:09:47 2024...
