{"vcs1":{"timestamp_begin":1747912127.380733985, "rt":10.06, "ut":10.09, "st":0.70}}
{"vcselab":{"timestamp_begin":1747912137.518148449, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747912137.949503174, "rt":0.43, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747912126.736184650}
{"VCS_COMP_START_TIME": 1747912126.736184650}
{"VCS_COMP_END_TIME": 1747912138.535527998}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 525244}}
{"vcselab": {"peak_mem": 183888}}
