
seven_segment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000088c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a34  08000a34  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a34  08000a34  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000a34  08000a34  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a34  08000a34  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a34  08000a34  00010a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a38  08000a38  00010a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000a3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000024  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000030  20000030  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000017a4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000694  00000000  00000000  000217e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000160  00000000  00000000  00021e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000108  00000000  00000000  00021fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001857  00000000  00000000  000220e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000018d5  00000000  00000000  00023937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005c00  00000000  00000000  0002520c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0002ae0c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000003fc  00000000  00000000  0002ae5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a1c 	.word	0x08000a1c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000010 	.word	0x20000010
 80001e4:	08000a1c 	.word	0x08000a1c

080001e8 <systick_config>:
		NVIC_ICERx->NVIC_ICER2 |= (1U<<(irq_num%32));
}



void systick_config(uint32_t tick){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
	//1-Program reload value
	//2-Clear current value
	//3-Program Control and Status register

	SYSTIC->SYST_RVR= tick -1;
 80001f0:	4a0f      	ldr	r2, [pc, #60]	; (8000230 <systick_config+0x48>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	3b01      	subs	r3, #1
 80001f6:	6053      	str	r3, [r2, #4]
	SYSTIC->SYST_CVR= 0;
 80001f8:	4b0d      	ldr	r3, [pc, #52]	; (8000230 <systick_config+0x48>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
	SYSTIC->SYST_CSR |= (1U<<2);
 80001fe:	4b0c      	ldr	r3, [pc, #48]	; (8000230 <systick_config+0x48>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <systick_config+0x48>)
 8000204:	f043 0304 	orr.w	r3, r3, #4
 8000208:	6013      	str	r3, [r2, #0]
	SYSTIC->SYST_CSR |= (1U<<1);
 800020a:	4b09      	ldr	r3, [pc, #36]	; (8000230 <systick_config+0x48>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	4a08      	ldr	r2, [pc, #32]	; (8000230 <systick_config+0x48>)
 8000210:	f043 0302 	orr.w	r3, r3, #2
 8000214:	6013      	str	r3, [r2, #0]
	SYSTIC->SYST_CSR |= (1U<<0); //COUNTER ENABLE
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <systick_config+0x48>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a05      	ldr	r2, [pc, #20]	; (8000230 <systick_config+0x48>)
 800021c:	f043 0301 	orr.w	r3, r3, #1
 8000220:	6013      	str	r3, [r2, #0]

}
 8000222:	bf00      	nop
 8000224:	370c      	adds	r7, #12
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	e000e010 	.word	0xe000e010

08000234 <gpio_perip_en>:
 */
#include "gpio.h"



PRIVATE void gpio_perip_en(GPIO_RegDef_t * pGpiox){
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	if(pGpiox==GPIOA)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a33      	ldr	r2, [pc, #204]	; (800030c <gpio_perip_en+0xd8>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d106      	bne.n	8000252 <gpio_perip_en+0x1e>
		GPIOA_CLOCK_ENABLE();
 8000244:	4b32      	ldr	r3, [pc, #200]	; (8000310 <gpio_perip_en+0xdc>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000248:	4a31      	ldr	r2, [pc, #196]	; (8000310 <gpio_perip_en+0xdc>)
 800024a:	f043 0301 	orr.w	r3, r3, #1
 800024e:	6313      	str	r3, [r2, #48]	; 0x30
		GPIOG_CLOCK_ENABLE();
	else if(pGpiox==GPIOH)
		GPIOH_CLOCK_ENABLE();
	else if(pGpiox==GPIOI)
		GPIOI_CLOCK_ENABLE();
}
 8000250:	e056      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOB)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4a2f      	ldr	r2, [pc, #188]	; (8000314 <gpio_perip_en+0xe0>)
 8000256:	4293      	cmp	r3, r2
 8000258:	d106      	bne.n	8000268 <gpio_perip_en+0x34>
		GPIOB_CLOCK_ENABLE();
 800025a:	4b2d      	ldr	r3, [pc, #180]	; (8000310 <gpio_perip_en+0xdc>)
 800025c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800025e:	4a2c      	ldr	r2, [pc, #176]	; (8000310 <gpio_perip_en+0xdc>)
 8000260:	f043 0302 	orr.w	r3, r3, #2
 8000264:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000266:	e04b      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOC)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	4a2b      	ldr	r2, [pc, #172]	; (8000318 <gpio_perip_en+0xe4>)
 800026c:	4293      	cmp	r3, r2
 800026e:	d106      	bne.n	800027e <gpio_perip_en+0x4a>
		GPIOC_CLOCK_ENABLE();
 8000270:	4b27      	ldr	r3, [pc, #156]	; (8000310 <gpio_perip_en+0xdc>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4a26      	ldr	r2, [pc, #152]	; (8000310 <gpio_perip_en+0xdc>)
 8000276:	f043 0304 	orr.w	r3, r3, #4
 800027a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800027c:	e040      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOD)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4a26      	ldr	r2, [pc, #152]	; (800031c <gpio_perip_en+0xe8>)
 8000282:	4293      	cmp	r3, r2
 8000284:	d106      	bne.n	8000294 <gpio_perip_en+0x60>
		GPIOD_CLOCK_ENABLE();
 8000286:	4b22      	ldr	r3, [pc, #136]	; (8000310 <gpio_perip_en+0xdc>)
 8000288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800028a:	4a21      	ldr	r2, [pc, #132]	; (8000310 <gpio_perip_en+0xdc>)
 800028c:	f043 0308 	orr.w	r3, r3, #8
 8000290:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000292:	e035      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOE)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	4a22      	ldr	r2, [pc, #136]	; (8000320 <gpio_perip_en+0xec>)
 8000298:	4293      	cmp	r3, r2
 800029a:	d106      	bne.n	80002aa <gpio_perip_en+0x76>
		GPIOE_CLOCK_ENABLE();
 800029c:	4b1c      	ldr	r3, [pc, #112]	; (8000310 <gpio_perip_en+0xdc>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a1b      	ldr	r2, [pc, #108]	; (8000310 <gpio_perip_en+0xdc>)
 80002a2:	f043 0310 	orr.w	r3, r3, #16
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002a8:	e02a      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOF)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4a1d      	ldr	r2, [pc, #116]	; (8000324 <gpio_perip_en+0xf0>)
 80002ae:	4293      	cmp	r3, r2
 80002b0:	d106      	bne.n	80002c0 <gpio_perip_en+0x8c>
		GPIOF_CLOCK_ENABLE();
 80002b2:	4b17      	ldr	r3, [pc, #92]	; (8000310 <gpio_perip_en+0xdc>)
 80002b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b6:	4a16      	ldr	r2, [pc, #88]	; (8000310 <gpio_perip_en+0xdc>)
 80002b8:	f043 0320 	orr.w	r3, r3, #32
 80002bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002be:	e01f      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOG)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a19      	ldr	r2, [pc, #100]	; (8000328 <gpio_perip_en+0xf4>)
 80002c4:	4293      	cmp	r3, r2
 80002c6:	d106      	bne.n	80002d6 <gpio_perip_en+0xa2>
		GPIOG_CLOCK_ENABLE();
 80002c8:	4b11      	ldr	r3, [pc, #68]	; (8000310 <gpio_perip_en+0xdc>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002cc:	4a10      	ldr	r2, [pc, #64]	; (8000310 <gpio_perip_en+0xdc>)
 80002ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002d4:	e014      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOH)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4a14      	ldr	r2, [pc, #80]	; (800032c <gpio_perip_en+0xf8>)
 80002da:	4293      	cmp	r3, r2
 80002dc:	d106      	bne.n	80002ec <gpio_perip_en+0xb8>
		GPIOH_CLOCK_ENABLE();
 80002de:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <gpio_perip_en+0xdc>)
 80002e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002e2:	4a0b      	ldr	r2, [pc, #44]	; (8000310 <gpio_perip_en+0xdc>)
 80002e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ea:	e009      	b.n	8000300 <gpio_perip_en+0xcc>
	else if(pGpiox==GPIOI)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	4a10      	ldr	r2, [pc, #64]	; (8000330 <gpio_perip_en+0xfc>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d105      	bne.n	8000300 <gpio_perip_en+0xcc>
		GPIOI_CLOCK_ENABLE();
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <gpio_perip_en+0xdc>)
 80002f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f8:	4a05      	ldr	r2, [pc, #20]	; (8000310 <gpio_perip_en+0xdc>)
 80002fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000300:	bf00      	nop
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	40020000 	.word	0x40020000
 8000310:	40023800 	.word	0x40023800
 8000314:	40020400 	.word	0x40020400
 8000318:	40020800 	.word	0x40020800
 800031c:	40020c00 	.word	0x40020c00
 8000320:	40021000 	.word	0x40021000
 8000324:	40021400 	.word	0x40021400
 8000328:	40021800 	.word	0x40021800
 800032c:	40021c00 	.word	0x40021c00
 8000330:	40022000 	.word	0x40022000

08000334 <get_port_code>:


PRIVATE uint8_t get_port_code(const GPIO_RegDef_t * pGpioX){
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
	if(pGpioX==GPIOA)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4a1d      	ldr	r2, [pc, #116]	; (80003b4 <get_port_code+0x80>)
 8000340:	4293      	cmp	r3, r2
 8000342:	d101      	bne.n	8000348 <get_port_code+0x14>
		return GPIOA_PORT_CODE;
 8000344:	2300      	movs	r3, #0
 8000346:	e02f      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOB)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <get_port_code+0x84>)
 800034c:	4293      	cmp	r3, r2
 800034e:	d101      	bne.n	8000354 <get_port_code+0x20>
		return GPIOB_PORT_CODE;
 8000350:	2301      	movs	r3, #1
 8000352:	e029      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOC)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a19      	ldr	r2, [pc, #100]	; (80003bc <get_port_code+0x88>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d101      	bne.n	8000360 <get_port_code+0x2c>
		return GPIOC_PORT_CODE;
 800035c:	2302      	movs	r3, #2
 800035e:	e023      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOD)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a17      	ldr	r2, [pc, #92]	; (80003c0 <get_port_code+0x8c>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d101      	bne.n	800036c <get_port_code+0x38>
		return GPIOD_PORT_CODE;
 8000368:	2303      	movs	r3, #3
 800036a:	e01d      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOE)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	4a15      	ldr	r2, [pc, #84]	; (80003c4 <get_port_code+0x90>)
 8000370:	4293      	cmp	r3, r2
 8000372:	d101      	bne.n	8000378 <get_port_code+0x44>
		return GPIOE_PORT_CODE;
 8000374:	2304      	movs	r3, #4
 8000376:	e017      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOF)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	4a13      	ldr	r2, [pc, #76]	; (80003c8 <get_port_code+0x94>)
 800037c:	4293      	cmp	r3, r2
 800037e:	d101      	bne.n	8000384 <get_port_code+0x50>
		return GPIOF_PORT_CODE;
 8000380:	2305      	movs	r3, #5
 8000382:	e011      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOG)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4a11      	ldr	r2, [pc, #68]	; (80003cc <get_port_code+0x98>)
 8000388:	4293      	cmp	r3, r2
 800038a:	d101      	bne.n	8000390 <get_port_code+0x5c>
		return GPIOG_PORT_CODE;
 800038c:	2306      	movs	r3, #6
 800038e:	e00b      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOH)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4a0f      	ldr	r2, [pc, #60]	; (80003d0 <get_port_code+0x9c>)
 8000394:	4293      	cmp	r3, r2
 8000396:	d101      	bne.n	800039c <get_port_code+0x68>
		return GPIOH_PORT_CODE;
 8000398:	2307      	movs	r3, #7
 800039a:	e005      	b.n	80003a8 <get_port_code+0x74>
	else if(pGpioX==GPIOI)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	4a0d      	ldr	r2, [pc, #52]	; (80003d4 <get_port_code+0xa0>)
 80003a0:	4293      	cmp	r3, r2
 80003a2:	d101      	bne.n	80003a8 <get_port_code+0x74>
		return GPIOI_PORT_CODE;
 80003a4:	2308      	movs	r3, #8
 80003a6:	e7ff      	b.n	80003a8 <get_port_code+0x74>
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	370c      	adds	r7, #12
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	40020000 	.word	0x40020000
 80003b8:	40020400 	.word	0x40020400
 80003bc:	40020800 	.word	0x40020800
 80003c0:	40020c00 	.word	0x40020c00
 80003c4:	40021000 	.word	0x40021000
 80003c8:	40021400 	.word	0x40021400
 80003cc:	40021800 	.word	0x40021800
 80003d0:	40021c00 	.word	0x40021c00
 80003d4:	40022000 	.word	0x40022000

080003d8 <gpio_init>:

void gpio_init(GPIO_Handle_t * pGpio_handle){
 80003d8:	b580      	push	{r7, lr}
 80003da:	b086      	sub	sp, #24
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	617b      	str	r3, [r7, #20]

	//clock enable
	gpio_perip_en(pGpio_handle->pGpioX);
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff23 	bl	8000234 <gpio_perip_en>

	//pin mode set
	if(pGpio_handle->gPIO_pinConfig.pin_mode<=GPIO_MODE_ANALOG){
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	795b      	ldrb	r3, [r3, #5]
 80003f2:	2b03      	cmp	r3, #3
 80003f4:	d820      	bhi.n	8000438 <gpio_init+0x60>
		temp = (pGpio_handle->gPIO_pinConfig.pin_mode << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	795b      	ldrb	r3, [r3, #5]
 80003fa:	461a      	mov	r2, r3
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	791b      	ldrb	r3, [r3, #4]
 8000400:	005b      	lsls	r3, r3, #1
 8000402:	fa02 f303 	lsl.w	r3, r2, r3
 8000406:	617b      	str	r3, [r7, #20]
		pGpio_handle->pGpioX->MODER &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	681a      	ldr	r2, [r3, #0]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	791b      	ldrb	r3, [r3, #4]
 8000412:	005b      	lsls	r3, r3, #1
 8000414:	2103      	movs	r1, #3
 8000416:	fa01 f303 	lsl.w	r3, r1, r3
 800041a:	43db      	mvns	r3, r3
 800041c:	4619      	mov	r1, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	400a      	ands	r2, r1
 8000424:	601a      	str	r2, [r3, #0]
		pGpio_handle->pGpioX->MODER |=temp;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	6819      	ldr	r1, [r3, #0]
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	697a      	ldr	r2, [r7, #20]
 8000432:	430a      	orrs	r2, r1
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	e07c      	b.n	8000532 <gpio_init+0x15a>
	}else{
		//interrupt mode
		if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_FE_IT) //Only falling
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	795b      	ldrb	r3, [r3, #5]
 800043c:	2b04      	cmp	r3, #4
 800043e:	d115      	bne.n	800046c <gpio_init+0x94>
		{
			EXTI->FTSR |= (1U<<pGpio_handle->gPIO_pinConfig.pin_number); //falling set
 8000440:	4b88      	ldr	r3, [pc, #544]	; (8000664 <gpio_init+0x28c>)
 8000442:	68da      	ldr	r2, [r3, #12]
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	791b      	ldrb	r3, [r3, #4]
 8000448:	4619      	mov	r1, r3
 800044a:	2301      	movs	r3, #1
 800044c:	408b      	lsls	r3, r1
 800044e:	4985      	ldr	r1, [pc, #532]	; (8000664 <gpio_init+0x28c>)
 8000450:	4313      	orrs	r3, r2
 8000452:	60cb      	str	r3, [r1, #12]
			EXTI->RTSR &= ~(1U<<pGpio_handle->gPIO_pinConfig.pin_number);//rising reset
 8000454:	4b83      	ldr	r3, [pc, #524]	; (8000664 <gpio_init+0x28c>)
 8000456:	689a      	ldr	r2, [r3, #8]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	791b      	ldrb	r3, [r3, #4]
 800045c:	4619      	mov	r1, r3
 800045e:	2301      	movs	r3, #1
 8000460:	408b      	lsls	r3, r1
 8000462:	43db      	mvns	r3, r3
 8000464:	497f      	ldr	r1, [pc, #508]	; (8000664 <gpio_init+0x28c>)
 8000466:	4013      	ands	r3, r2
 8000468:	608b      	str	r3, [r1, #8]
 800046a:	e031      	b.n	80004d0 <gpio_init+0xf8>
		}
		else if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_RE_IT) // only rising
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	795b      	ldrb	r3, [r3, #5]
 8000470:	2b05      	cmp	r3, #5
 8000472:	d115      	bne.n	80004a0 <gpio_init+0xc8>
		{
			EXTI->RTSR |= (1U<<pGpio_handle->gPIO_pinConfig.pin_number);//rising set
 8000474:	4b7b      	ldr	r3, [pc, #492]	; (8000664 <gpio_init+0x28c>)
 8000476:	689a      	ldr	r2, [r3, #8]
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	791b      	ldrb	r3, [r3, #4]
 800047c:	4619      	mov	r1, r3
 800047e:	2301      	movs	r3, #1
 8000480:	408b      	lsls	r3, r1
 8000482:	4978      	ldr	r1, [pc, #480]	; (8000664 <gpio_init+0x28c>)
 8000484:	4313      	orrs	r3, r2
 8000486:	608b      	str	r3, [r1, #8]
			EXTI->FTSR &= ~(1U<<pGpio_handle->gPIO_pinConfig.pin_number);//falling reset
 8000488:	4b76      	ldr	r3, [pc, #472]	; (8000664 <gpio_init+0x28c>)
 800048a:	68da      	ldr	r2, [r3, #12]
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	791b      	ldrb	r3, [r3, #4]
 8000490:	4619      	mov	r1, r3
 8000492:	2301      	movs	r3, #1
 8000494:	408b      	lsls	r3, r1
 8000496:	43db      	mvns	r3, r3
 8000498:	4972      	ldr	r1, [pc, #456]	; (8000664 <gpio_init+0x28c>)
 800049a:	4013      	ands	r3, r2
 800049c:	60cb      	str	r3, [r1, #12]
 800049e:	e017      	b.n	80004d0 <gpio_init+0xf8>
		}
		else if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_FRE_IT) // falling + rising
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	795b      	ldrb	r3, [r3, #5]
 80004a4:	2b06      	cmp	r3, #6
 80004a6:	d113      	bne.n	80004d0 <gpio_init+0xf8>
		{
			EXTI->RTSR |= (1U <<pGpio_handle->gPIO_pinConfig.pin_number); //rising set
 80004a8:	4b6e      	ldr	r3, [pc, #440]	; (8000664 <gpio_init+0x28c>)
 80004aa:	689a      	ldr	r2, [r3, #8]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	791b      	ldrb	r3, [r3, #4]
 80004b0:	4619      	mov	r1, r3
 80004b2:	2301      	movs	r3, #1
 80004b4:	408b      	lsls	r3, r1
 80004b6:	496b      	ldr	r1, [pc, #428]	; (8000664 <gpio_init+0x28c>)
 80004b8:	4313      	orrs	r3, r2
 80004ba:	608b      	str	r3, [r1, #8]
			EXTI->FTSR |= (1U <<pGpio_handle->gPIO_pinConfig.pin_number); //falling set
 80004bc:	4b69      	ldr	r3, [pc, #420]	; (8000664 <gpio_init+0x28c>)
 80004be:	68da      	ldr	r2, [r3, #12]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	791b      	ldrb	r3, [r3, #4]
 80004c4:	4619      	mov	r1, r3
 80004c6:	2301      	movs	r3, #1
 80004c8:	408b      	lsls	r3, r1
 80004ca:	4966      	ldr	r1, [pc, #408]	; (8000664 <gpio_init+0x28c>)
 80004cc:	4313      	orrs	r3, r2
 80004ce:	60cb      	str	r3, [r1, #12]
		}
		//used port pin selection by SYSCF_EXTICRx
		SYSCFG_CLOCK_ENABLE();
 80004d0:	4b65      	ldr	r3, [pc, #404]	; (8000668 <gpio_init+0x290>)
 80004d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004d4:	4a64      	ldr	r2, [pc, #400]	; (8000668 <gpio_init+0x290>)
 80004d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004da:	6453      	str	r3, [r2, #68]	; 0x44
		uint32_t syscfgr_exti_reg_no = pGpio_handle->gPIO_pinConfig.pin_number / 4;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	791b      	ldrb	r3, [r3, #4]
 80004e0:	089b      	lsrs	r3, r3, #2
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	613b      	str	r3, [r7, #16]
		uint32_t syscfgr_exti_reg_bit_no = pGpio_handle->gPIO_pinConfig.pin_number % 4;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	791b      	ldrb	r3, [r3, #4]
 80004ea:	f003 0303 	and.w	r3, r3, #3
 80004ee:	60fb      	str	r3, [r7, #12]
		uint8_t port_code = get_port_code(pGpio_handle->pGpioX);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff ff1d 	bl	8000334 <get_port_code>
 80004fa:	4603      	mov	r3, r0
 80004fc:	72fb      	strb	r3, [r7, #11]
		SYSCFG->EXTICR[syscfgr_exti_reg_no] |= (port_code<<(syscfgr_exti_reg_bit_no*4));
 80004fe:	4a5b      	ldr	r2, [pc, #364]	; (800066c <gpio_init+0x294>)
 8000500:	693b      	ldr	r3, [r7, #16]
 8000502:	3302      	adds	r3, #2
 8000504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000508:	7af9      	ldrb	r1, [r7, #11]
 800050a:	68fa      	ldr	r2, [r7, #12]
 800050c:	0092      	lsls	r2, r2, #2
 800050e:	fa01 f202 	lsl.w	r2, r1, r2
 8000512:	4956      	ldr	r1, [pc, #344]	; (800066c <gpio_init+0x294>)
 8000514:	431a      	orrs	r2, r3
 8000516:	693b      	ldr	r3, [r7, #16]
 8000518:	3302      	adds	r3, #2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//Enable IMR
		EXTI->IMR |= (1u<<pGpio_handle->gPIO_pinConfig.pin_number);
 800051e:	4b51      	ldr	r3, [pc, #324]	; (8000664 <gpio_init+0x28c>)
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	791b      	ldrb	r3, [r3, #4]
 8000526:	4619      	mov	r1, r3
 8000528:	2301      	movs	r3, #1
 800052a:	408b      	lsls	r3, r1
 800052c:	494d      	ldr	r1, [pc, #308]	; (8000664 <gpio_init+0x28c>)
 800052e:	4313      	orrs	r3, r2
 8000530:	600b      	str	r3, [r1, #0]
	}

	//speed set
	temp = (pGpio_handle->gPIO_pinConfig.pin_speed << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	799b      	ldrb	r3, [r3, #6]
 8000536:	461a      	mov	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	791b      	ldrb	r3, [r3, #4]
 800053c:	005b      	lsls	r3, r3, #1
 800053e:	fa02 f303 	lsl.w	r3, r2, r3
 8000542:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->OSPEEDR &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	689a      	ldr	r2, [r3, #8]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	2103      	movs	r1, #3
 8000552:	fa01 f303 	lsl.w	r3, r1, r3
 8000556:	43db      	mvns	r3, r3
 8000558:	4619      	mov	r1, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	400a      	ands	r2, r1
 8000560:	609a      	str	r2, [r3, #8]
	pGpio_handle->pGpioX->OSPEEDR |=temp;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	6899      	ldr	r1, [r3, #8]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	697a      	ldr	r2, [r7, #20]
 800056e:	430a      	orrs	r2, r1
 8000570:	609a      	str	r2, [r3, #8]

	//pull up pull down set
	temp = (pGpio_handle->gPIO_pinConfig.pin_pupd << (2 * pGpio_handle->gPIO_pinConfig.pin_number));
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	7a1b      	ldrb	r3, [r3, #8]
 8000576:	461a      	mov	r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	791b      	ldrb	r3, [r3, #4]
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	fa02 f303 	lsl.w	r3, r2, r3
 8000582:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->PUPDR &= ~(0b11<<(2*pGpio_handle->gPIO_pinConfig.pin_number));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	68da      	ldr	r2, [r3, #12]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	791b      	ldrb	r3, [r3, #4]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	2103      	movs	r1, #3
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	43db      	mvns	r3, r3
 8000598:	4619      	mov	r1, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	400a      	ands	r2, r1
 80005a0:	60da      	str	r2, [r3, #12]
	pGpio_handle->pGpioX->PUPDR |=temp;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	68d9      	ldr	r1, [r3, #12]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	697a      	ldr	r2, [r7, #20]
 80005ae:	430a      	orrs	r2, r1
 80005b0:	60da      	str	r2, [r3, #12]

	//otype set
	temp = (pGpio_handle->gPIO_pinConfig.pin_otype << (pGpio_handle->gPIO_pinConfig.pin_number));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	79db      	ldrb	r3, [r3, #7]
 80005b6:	461a      	mov	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	791b      	ldrb	r3, [r3, #4]
 80005bc:	fa02 f303 	lsl.w	r3, r2, r3
 80005c0:	617b      	str	r3, [r7, #20]
	pGpio_handle->pGpioX->OTYPER &= ~(0b1<<(pGpio_handle->gPIO_pinConfig.pin_number));
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	685a      	ldr	r2, [r3, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	791b      	ldrb	r3, [r3, #4]
 80005cc:	4619      	mov	r1, r3
 80005ce:	2301      	movs	r3, #1
 80005d0:	408b      	lsls	r3, r1
 80005d2:	43db      	mvns	r3, r3
 80005d4:	4619      	mov	r1, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	400a      	ands	r2, r1
 80005dc:	605a      	str	r2, [r3, #4]
	pGpio_handle->pGpioX->OTYPER |=temp;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	6859      	ldr	r1, [r3, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	697a      	ldr	r2, [r7, #20]
 80005ea:	430a      	orrs	r2, r1
 80005ec:	605a      	str	r2, [r3, #4]

	//alternate func mode
	if(pGpio_handle->gPIO_pinConfig.pin_mode==GPIO_MODE_ALTERNATE){
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	795b      	ldrb	r3, [r3, #5]
 80005f2:	2b02      	cmp	r3, #2
 80005f4:	d131      	bne.n	800065a <gpio_init+0x282>

		uint8_t afr_low_high = pGpio_handle->gPIO_pinConfig.pin_number / 8;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	791b      	ldrb	r3, [r3, #4]
 80005fa:	08db      	lsrs	r3, r3, #3
 80005fc:	72bb      	strb	r3, [r7, #10]
		uint8_t afr_pin_no = pGpio_handle->gPIO_pinConfig.pin_number % 8;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	727b      	strb	r3, [r7, #9]

		pGpio_handle->pGpioX->AFR[afr_low_high] &= ~(0X0F<<(4*afr_pin_no));
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	7aba      	ldrb	r2, [r7, #10]
 800060e:	3208      	adds	r2, #8
 8000610:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000614:	7a7b      	ldrb	r3, [r7, #9]
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	220f      	movs	r2, #15
 800061a:	fa02 f303 	lsl.w	r3, r2, r3
 800061e:	43db      	mvns	r3, r3
 8000620:	4618      	mov	r0, r3
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	7aba      	ldrb	r2, [r7, #10]
 8000628:	4001      	ands	r1, r0
 800062a:	3208      	adds	r2, #8
 800062c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGpio_handle->pGpioX->AFR[afr_low_high] |= (pGpio_handle->gPIO_pinConfig.pin_alternate_function_mode<<(4*afr_pin_no));
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	7aba      	ldrb	r2, [r7, #10]
 8000636:	3208      	adds	r2, #8
 8000638:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	7a5b      	ldrb	r3, [r3, #9]
 8000640:	461a      	mov	r2, r3
 8000642:	7a7b      	ldrb	r3, [r7, #9]
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	4618      	mov	r0, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	7aba      	ldrb	r2, [r7, #10]
 8000652:	4301      	orrs	r1, r0
 8000654:	3208      	adds	r2, #8
 8000656:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 800065a:	bf00      	nop
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40013c00 	.word	0x40013c00
 8000668:	40023800 	.word	0x40023800
 800066c:	40013800 	.word	0x40013800

08000670 <gpio_writeto_output_pin>:


void  gpio_writeto_output_pin(GPIO_RegDef_t *pGpiox ,uint8_t pin_no, uint8_t val){
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	460b      	mov	r3, r1
 800067a:	70fb      	strb	r3, [r7, #3]
 800067c:	4613      	mov	r3, r2
 800067e:	70bb      	strb	r3, [r7, #2]

	if(val==GPIO_PIN_SET)
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d109      	bne.n	800069a <gpio_writeto_output_pin+0x2a>
		pGpiox->ODR |= (1u<<pin_no);
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	78fb      	ldrb	r3, [r7, #3]
 800068c:	2101      	movs	r1, #1
 800068e:	fa01 f303 	lsl.w	r3, r1, r3
 8000692:	431a      	orrs	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	615a      	str	r2, [r3, #20]
	else
		pGpiox->ODR &=~ (1u<<pin_no);


}
 8000698:	e009      	b.n	80006ae <gpio_writeto_output_pin+0x3e>
		pGpiox->ODR &=~ (1u<<pin_no);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	695a      	ldr	r2, [r3, #20]
 800069e:	78fb      	ldrb	r3, [r7, #3]
 80006a0:	2101      	movs	r1, #1
 80006a2:	fa01 f303 	lsl.w	r3, r1, r3
 80006a6:	43db      	mvns	r3, r3
 80006a8:	401a      	ands	r2, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	615a      	str	r2, [r3, #20]
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <gpio_toggleto_output_pin>:
	pGpiox->ODR=val;

}


void gpio_toggleto_output_pin(GPIO_RegDef_t *pGpiox ,uint8_t pin_no){
 80006ba:	b480      	push	{r7}
 80006bc:	b083      	sub	sp, #12
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
 80006c2:	460b      	mov	r3, r1
 80006c4:	70fb      	strb	r3, [r7, #3]
	pGpiox->ODR ^=(1u<<pin_no);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	695a      	ldr	r2, [r3, #20]
 80006ca:	78fb      	ldrb	r3, [r7, #3]
 80006cc:	2101      	movs	r1, #1
 80006ce:	fa01 f303 	lsl.w	r3, r1, r3
 80006d2:	405a      	eors	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	615a      	str	r2, [r3, #20]

}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <SysTick_Handler>:
#include "coreM4.h"
#include "sevenSegment.h"

uint8_t nmbr=0;

void SysTick_Handler(){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0

	gpio_toggleto_output_pin(GPIOD, GPIO_PIN_NO_15);
 80006e8:	210f      	movs	r1, #15
 80006ea:	480c      	ldr	r0, [pc, #48]	; (800071c <SysTick_Handler+0x38>)
 80006ec:	f7ff ffe5 	bl	80006ba <gpio_toggleto_output_pin>

	update_of_7segment(nmbr);
 80006f0:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <SysTick_Handler+0x3c>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 f8c3 	bl	8000880 <update_of_7segment>
	if(nmbr<9){
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <SysTick_Handler+0x3c>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b08      	cmp	r3, #8
 8000700:	d806      	bhi.n	8000710 <SysTick_Handler+0x2c>
		nmbr++;
 8000702:	4b07      	ldr	r3, [pc, #28]	; (8000720 <SysTick_Handler+0x3c>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	3301      	adds	r3, #1
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <SysTick_Handler+0x3c>)
 800070c:	701a      	strb	r2, [r3, #0]
	}else{
		nmbr=0;
	}
}
 800070e:	e002      	b.n	8000716 <SysTick_Handler+0x32>
		nmbr=0;
 8000710:	4b03      	ldr	r3, [pc, #12]	; (8000720 <SysTick_Handler+0x3c>)
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40020c00 	.word	0x40020c00
 8000720:	20000028 	.word	0x20000028

08000724 <main>:


int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b098      	sub	sp, #96	; 0x60
 8000728:	af00      	add	r7, sp, #0

	GPIO_Handle_t systic_indicator_blinking_led ={GPIOD,{GPIO_PIN_NO_15,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 800072a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	4b50      	ldr	r3, [pc, #320]	; (8000878 <main+0x154>)
 8000738:	657b      	str	r3, [r7, #84]	; 0x54
 800073a:	230f      	movs	r3, #15
 800073c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
 8000740:	2301      	movs	r3, #1
 8000742:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
 8000746:	2301      	movs	r3, #1
 8000748:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
	gpio_init(&systic_indicator_blinking_led);
 800074c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fe41 	bl	80003d8 <gpio_init>

	GPIO_Handle_t gpioA_7segmentA ={GPIOD,{GPIO_PIN_NO_0,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 8000756:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	4b45      	ldr	r3, [pc, #276]	; (8000878 <main+0x154>)
 8000764:	64bb      	str	r3, [r7, #72]	; 0x48
 8000766:	2301      	movs	r3, #1
 8000768:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 800076c:	2301      	movs	r3, #1
 800076e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	GPIO_Handle_t gpioA_7segmentB ={GPIOD,{GPIO_PIN_NO_1,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 8000772:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	4b3e      	ldr	r3, [pc, #248]	; (8000878 <main+0x154>)
 8000780:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000782:	2301      	movs	r3, #1
 8000784:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 8000788:	2301      	movs	r3, #1
 800078a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 800078e:	2301      	movs	r3, #1
 8000790:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	GPIO_Handle_t gpioA_7segmentC ={GPIOD,{GPIO_PIN_NO_2,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 8000794:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	4b35      	ldr	r3, [pc, #212]	; (8000878 <main+0x154>)
 80007a2:	633b      	str	r3, [r7, #48]	; 0x30
 80007a4:	2302      	movs	r3, #2
 80007a6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80007aa:	2301      	movs	r3, #1
 80007ac:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80007b0:	2301      	movs	r3, #1
 80007b2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Handle_t gpioA_7segmentD ={GPIOD,{GPIO_PIN_NO_3,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 80007b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	4b2d      	ldr	r3, [pc, #180]	; (8000878 <main+0x154>)
 80007c4:	627b      	str	r3, [r7, #36]	; 0x24
 80007c6:	2303      	movs	r3, #3
 80007c8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80007cc:	2301      	movs	r3, #1
 80007ce:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 80007d2:	2301      	movs	r3, #1
 80007d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	GPIO_Handle_t gpioA_7segmentE ={GPIOD,{GPIO_PIN_NO_4,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 80007d8:	f107 0318 	add.w	r3, r7, #24
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	4b24      	ldr	r3, [pc, #144]	; (8000878 <main+0x154>)
 80007e6:	61bb      	str	r3, [r7, #24]
 80007e8:	2304      	movs	r3, #4
 80007ea:	773b      	strb	r3, [r7, #28]
 80007ec:	2301      	movs	r3, #1
 80007ee:	777b      	strb	r3, [r7, #29]
 80007f0:	2301      	movs	r3, #1
 80007f2:	77bb      	strb	r3, [r7, #30]
	GPIO_Handle_t gpioA_7segmentF ={GPIOD,{GPIO_PIN_NO_5,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	4b1d      	ldr	r3, [pc, #116]	; (8000878 <main+0x154>)
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	2305      	movs	r3, #5
 8000806:	743b      	strb	r3, [r7, #16]
 8000808:	2301      	movs	r3, #1
 800080a:	747b      	strb	r3, [r7, #17]
 800080c:	2301      	movs	r3, #1
 800080e:	74bb      	strb	r3, [r7, #18]
	GPIO_Handle_t gpioA_7segmentG ={GPIOD,{GPIO_PIN_NO_6,GPIO_MODE_OUT,GPIO_SPEED_MEDIUM,GPIO_OTYPE_PP,GPIO_NO_PUPD}};
 8000810:	463b      	mov	r3, r7
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	4b17      	ldr	r3, [pc, #92]	; (8000878 <main+0x154>)
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	2306      	movs	r3, #6
 8000820:	713b      	strb	r3, [r7, #4]
 8000822:	2301      	movs	r3, #1
 8000824:	717b      	strb	r3, [r7, #5]
 8000826:	2301      	movs	r3, #1
 8000828:	71bb      	strb	r3, [r7, #6]

	gpio_init(&gpioA_7segmentA);
 800082a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff fdd2 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentB);
 8000834:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fdcd 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentC);
 800083e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fdc8 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentD);
 8000848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fdc3 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentE);
 8000852:	f107 0318 	add.w	r3, r7, #24
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff fdbe 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentF);
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fdb9 	bl	80003d8 <gpio_init>
	gpio_init(&gpioA_7segmentG);
 8000866:	463b      	mov	r3, r7
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fdb5 	bl	80003d8 <gpio_init>

	systick_config(SYSTEM_FREQ/1);
 800086e:	4803      	ldr	r0, [pc, #12]	; (800087c <main+0x158>)
 8000870:	f7ff fcba 	bl	80001e8 <systick_config>

	while(1){
 8000874:	e7fe      	b.n	8000874 <main+0x150>
 8000876:	bf00      	nop
 8000878:	40020c00 	.word	0x40020c00
 800087c:	00f42400 	.word	0x00f42400

08000880 <update_of_7segment>:
			0x07,
			0x7f,
			0x6f
	};

void update_of_7segment(uint8_t number){
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	71fb      	strb	r3, [r7, #7]
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_0, ((numbers_of_7segment[number]>>0)&0x01));
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	4a2d      	ldr	r2, [pc, #180]	; (8000944 <update_of_7segment+0xc4>)
 800088e:	5cd3      	ldrb	r3, [r2, r3]
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	b2db      	uxtb	r3, r3
 8000896:	461a      	mov	r2, r3
 8000898:	2100      	movs	r1, #0
 800089a:	482b      	ldr	r0, [pc, #172]	; (8000948 <update_of_7segment+0xc8>)
 800089c:	f7ff fee8 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_1, ((numbers_of_7segment[number]>>1)&0x01));
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	4a28      	ldr	r2, [pc, #160]	; (8000944 <update_of_7segment+0xc4>)
 80008a4:	5cd3      	ldrb	r3, [r2, r3]
 80008a6:	085b      	lsrs	r3, r3, #1
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	461a      	mov	r2, r3
 80008b2:	2101      	movs	r1, #1
 80008b4:	4824      	ldr	r0, [pc, #144]	; (8000948 <update_of_7segment+0xc8>)
 80008b6:	f7ff fedb 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_2, ((numbers_of_7segment[number]>>2)&0x01));
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4a21      	ldr	r2, [pc, #132]	; (8000944 <update_of_7segment+0xc4>)
 80008be:	5cd3      	ldrb	r3, [r2, r3]
 80008c0:	089b      	lsrs	r3, r3, #2
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	461a      	mov	r2, r3
 80008cc:	2102      	movs	r1, #2
 80008ce:	481e      	ldr	r0, [pc, #120]	; (8000948 <update_of_7segment+0xc8>)
 80008d0:	f7ff fece 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_3, ((numbers_of_7segment[number]>>3)&0x01));
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	4a1b      	ldr	r2, [pc, #108]	; (8000944 <update_of_7segment+0xc4>)
 80008d8:	5cd3      	ldrb	r3, [r2, r3]
 80008da:	08db      	lsrs	r3, r3, #3
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	461a      	mov	r2, r3
 80008e6:	2103      	movs	r1, #3
 80008e8:	4817      	ldr	r0, [pc, #92]	; (8000948 <update_of_7segment+0xc8>)
 80008ea:	f7ff fec1 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_4, ((numbers_of_7segment[number]>>4)&0x01));
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4a14      	ldr	r2, [pc, #80]	; (8000944 <update_of_7segment+0xc4>)
 80008f2:	5cd3      	ldrb	r3, [r2, r3]
 80008f4:	091b      	lsrs	r3, r3, #4
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	461a      	mov	r2, r3
 8000900:	2104      	movs	r1, #4
 8000902:	4811      	ldr	r0, [pc, #68]	; (8000948 <update_of_7segment+0xc8>)
 8000904:	f7ff feb4 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_5, ((numbers_of_7segment[number]>>5)&0x01));
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	4a0e      	ldr	r2, [pc, #56]	; (8000944 <update_of_7segment+0xc4>)
 800090c:	5cd3      	ldrb	r3, [r2, r3]
 800090e:	095b      	lsrs	r3, r3, #5
 8000910:	b2db      	uxtb	r3, r3
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	461a      	mov	r2, r3
 800091a:	2105      	movs	r1, #5
 800091c:	480a      	ldr	r0, [pc, #40]	; (8000948 <update_of_7segment+0xc8>)
 800091e:	f7ff fea7 	bl	8000670 <gpio_writeto_output_pin>
	gpio_writeto_output_pin(GPIOD, GPIO_PIN_NO_6, ((numbers_of_7segment[number]>>6)&0x01));
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	4a07      	ldr	r2, [pc, #28]	; (8000944 <update_of_7segment+0xc4>)
 8000926:	5cd3      	ldrb	r3, [r2, r3]
 8000928:	099b      	lsrs	r3, r3, #6
 800092a:	b2db      	uxtb	r3, r3
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	461a      	mov	r2, r3
 8000934:	2106      	movs	r1, #6
 8000936:	4804      	ldr	r0, [pc, #16]	; (8000948 <update_of_7segment+0xc8>)
 8000938:	f7ff fe9a 	bl	8000670 <gpio_writeto_output_pin>
}
 800093c:	bf00      	nop
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000000 	.word	0x20000000
 8000948:	40020c00 	.word	0x40020c00

0800094c <TIM6_DAC_IRQHandler>:
	nvic_irqno_enable(IRQ_TIM6_DAC);
}



void TIM6_DAC_IRQHandler(){
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	static int a =0;
	++a;
 8000950:	4b08      	ldr	r3, [pc, #32]	; (8000974 <TIM6_DAC_IRQHandler+0x28>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	3301      	adds	r3, #1
 8000956:	4a07      	ldr	r2, [pc, #28]	; (8000974 <TIM6_DAC_IRQHandler+0x28>)
 8000958:	6013      	str	r3, [r2, #0]
	gpio_toggleto_output_pin(GPIOD, GPIO_PIN_NO_14);
 800095a:	210e      	movs	r1, #14
 800095c:	4806      	ldr	r0, [pc, #24]	; (8000978 <TIM6_DAC_IRQHandler+0x2c>)
 800095e:	f7ff feac 	bl	80006ba <gpio_toggleto_output_pin>

	Clear_IT_PendingBit();
 8000962:	4b06      	ldr	r3, [pc, #24]	; (800097c <TIM6_DAC_IRQHandler+0x30>)
 8000964:	691b      	ldr	r3, [r3, #16]
 8000966:	4a05      	ldr	r2, [pc, #20]	; (800097c <TIM6_DAC_IRQHandler+0x30>)
 8000968:	f023 0301 	bic.w	r3, r3, #1
 800096c:	6113      	str	r3, [r2, #16]

}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2000002c 	.word	0x2000002c
 8000978:	40020c00 	.word	0x40020c00
 800097c:	40001000 	.word	0x40001000

08000980 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000980:	480d      	ldr	r0, [pc, #52]	; (80009b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000982:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000984:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000988:	480c      	ldr	r0, [pc, #48]	; (80009bc <LoopForever+0x6>)
  ldr r1, =_edata
 800098a:	490d      	ldr	r1, [pc, #52]	; (80009c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800098c:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <LoopForever+0xe>)
  movs r3, #0
 800098e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000990:	e002      	b.n	8000998 <LoopCopyDataInit>

08000992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000996:	3304      	adds	r3, #4

08000998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800099c:	d3f9      	bcc.n	8000992 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800099e:	4a0a      	ldr	r2, [pc, #40]	; (80009c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a0:	4c0a      	ldr	r4, [pc, #40]	; (80009cc <LoopForever+0x16>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a4:	e001      	b.n	80009aa <LoopFillZerobss>

080009a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a8:	3204      	adds	r2, #4

080009aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009ac:	d3fb      	bcc.n	80009a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009ae:	f000 f811 	bl	80009d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009b2:	f7ff feb7 	bl	8000724 <main>

080009b6 <LoopForever>:

LoopForever:
    b LoopForever
 80009b6:	e7fe      	b.n	80009b6 <LoopForever>
  ldr   r0, =_estack
 80009b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009c4:	08000a3c 	.word	0x08000a3c
  ldr r2, =_sbss
 80009c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009cc:	20000030 	.word	0x20000030

080009d0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009d0:	e7fe      	b.n	80009d0 <ADC_IRQHandler>
	...

080009d4 <__libc_init_array>:
 80009d4:	b570      	push	{r4, r5, r6, lr}
 80009d6:	4d0d      	ldr	r5, [pc, #52]	; (8000a0c <__libc_init_array+0x38>)
 80009d8:	4c0d      	ldr	r4, [pc, #52]	; (8000a10 <__libc_init_array+0x3c>)
 80009da:	1b64      	subs	r4, r4, r5
 80009dc:	10a4      	asrs	r4, r4, #2
 80009de:	2600      	movs	r6, #0
 80009e0:	42a6      	cmp	r6, r4
 80009e2:	d109      	bne.n	80009f8 <__libc_init_array+0x24>
 80009e4:	4d0b      	ldr	r5, [pc, #44]	; (8000a14 <__libc_init_array+0x40>)
 80009e6:	4c0c      	ldr	r4, [pc, #48]	; (8000a18 <__libc_init_array+0x44>)
 80009e8:	f000 f818 	bl	8000a1c <_init>
 80009ec:	1b64      	subs	r4, r4, r5
 80009ee:	10a4      	asrs	r4, r4, #2
 80009f0:	2600      	movs	r6, #0
 80009f2:	42a6      	cmp	r6, r4
 80009f4:	d105      	bne.n	8000a02 <__libc_init_array+0x2e>
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80009fc:	4798      	blx	r3
 80009fe:	3601      	adds	r6, #1
 8000a00:	e7ee      	b.n	80009e0 <__libc_init_array+0xc>
 8000a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a06:	4798      	blx	r3
 8000a08:	3601      	adds	r6, #1
 8000a0a:	e7f2      	b.n	80009f2 <__libc_init_array+0x1e>
 8000a0c:	08000a34 	.word	0x08000a34
 8000a10:	08000a34 	.word	0x08000a34
 8000a14:	08000a34 	.word	0x08000a34
 8000a18:	08000a38 	.word	0x08000a38

08000a1c <_init>:
 8000a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a1e:	bf00      	nop
 8000a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a22:	bc08      	pop	{r3}
 8000a24:	469e      	mov	lr, r3
 8000a26:	4770      	bx	lr

08000a28 <_fini>:
 8000a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a2a:	bf00      	nop
 8000a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2e:	bc08      	pop	{r3}
 8000a30:	469e      	mov	lr, r3
 8000a32:	4770      	bx	lr
