/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [10:0] _02_;
  reg [6:0] _03_;
  reg [2:0] _04_;
  reg [8:0] _05_;
  reg [7:0] _06_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_54z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [5:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_3z ? celloutsig_1_9z : celloutsig_1_3z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_50z = ~celloutsig_0_12z;
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_2z;
  reg [4:0] _11_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_15z };
  assign { _01_[4:2], _00_, _01_[0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= in_data[130:124];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_7z[5:3];
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= in_data[82:74];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_0_11z[7:1], celloutsig_0_21z };
  assign celloutsig_0_9z = { celloutsig_0_7z[5:2], celloutsig_0_4z } & celloutsig_0_2z[6:2];
  assign celloutsig_0_54z = { _01_[4:2], _00_, celloutsig_0_1z } / { 1'h1, celloutsig_0_45z, celloutsig_0_50z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] / { 1'h1, celloutsig_0_0z[4:3] };
  assign celloutsig_1_2z = in_data[143:137] == celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_12z[8:4] == { _02_[9:6], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_16z } == { celloutsig_1_17z[12:5], celloutsig_1_13z, celloutsig_1_18z };
  assign celloutsig_1_16z = { celloutsig_1_1z[4:3], celloutsig_1_2z } === celloutsig_1_12z[11:9];
  assign celloutsig_1_10z = ! _02_[9:3];
  assign celloutsig_0_13z = ! celloutsig_0_7z[8:3];
  assign celloutsig_0_21z = ! { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_32z = ! { celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_59z = { celloutsig_0_54z[3], celloutsig_0_11z } || { celloutsig_0_24z[13:3], celloutsig_0_21z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } || { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[117:116], celloutsig_1_3z, celloutsig_1_6z } || { _03_[4:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[48:40] % { 1'h1, in_data[19:12] };
  assign celloutsig_1_1z = { in_data[96], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_1_17z = { in_data[182:177], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_12z[11:0], celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_6z } % { 1'h1, _02_[3], celloutsig_1_11z };
  assign celloutsig_0_11z = { in_data[72:65], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, in_data[53:48], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_16z[1:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_21z } % { 1'h1, celloutsig_0_20z, celloutsig_0_23z, _04_, celloutsig_0_21z, celloutsig_0_17z, _05_, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:4], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_0_33z = celloutsig_0_11z[5:3] % { 1'h1, celloutsig_0_2z[8], celloutsig_0_28z };
  assign celloutsig_1_12z = { _02_, celloutsig_1_4z, celloutsig_1_11z } % { 1'h1, in_data[143:132] };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } * celloutsig_0_0z[8:2];
  assign celloutsig_0_58z = celloutsig_0_56z[5:0] != { _04_[0], celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_33z };
  assign celloutsig_0_14z = { celloutsig_0_6z[4:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } != { celloutsig_0_7z[5:0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_6z[1:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_13z } != { celloutsig_0_16z[5:4], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_28z = | celloutsig_0_7z[4:2];
  assign celloutsig_0_40z = celloutsig_0_11z[2] & celloutsig_0_7z[6];
  assign celloutsig_0_3z = ~^ in_data[54:49];
  assign celloutsig_0_4z = ~^ celloutsig_0_0z[8:6];
  assign celloutsig_1_4z = ~^ { in_data[141:124], celloutsig_1_2z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_0z[2:0], celloutsig_0_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_2z[5], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_17z = ~^ { in_data[46:44], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_11z = ^ celloutsig_1_1z[3:0];
  assign celloutsig_0_12z = ^ { in_data[43:42], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = ^ { celloutsig_0_2z[10:5], celloutsig_0_14z };
  assign celloutsig_0_6z = { celloutsig_0_2z[4:0], celloutsig_0_3z } >> { in_data[35], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_13z } >> celloutsig_0_11z[3:1];
  assign celloutsig_0_45z = _06_[7:3] <<< { in_data[94:91], celloutsig_0_40z };
  assign celloutsig_0_56z = { in_data[22], celloutsig_0_6z } <<< { _05_[5:0], celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[178:173] <<< in_data[157:152];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_6z } >>> celloutsig_0_0z;
  assign _01_[1] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
