
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000320    0.356505 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.014952    0.130601    0.474926    0.831431 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.130601    0.000284    0.831715 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004792    0.173723    0.133717    0.965432 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.173723    0.000050    0.965482 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003508    0.106190    0.086621    1.052103 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.106190    0.000035    1.052137 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.052137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000320    0.356505 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456505   clock uncertainty
                                  0.000000    0.456505   clock reconvergence pessimism
                                  0.086141    0.542646   library hold time
                                              0.542646   data required time
---------------------------------------------------------------------------------------------
                                              0.542646   data required time
                                             -1.052137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509491   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000391    0.355241 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018392    0.149987    0.489793    0.845034 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.149991    0.000476    0.845511 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006725    0.184867    0.147468    0.992979 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.184867    0.000143    0.993122 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003737    0.143739    0.116238    1.109360 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.143739    0.000038    1.109398 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.109398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000391    0.355241 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455241   clock uncertainty
                                  0.000000    0.455241   clock reconvergence pessimism
                                  0.079063    0.534303   library hold time
                                              0.534303   data required time
---------------------------------------------------------------------------------------------
                                              0.534303   data required time
                                             -1.109398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575095   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000152    0.356336 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024523    0.186461    0.515523    0.871860 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.186461    0.000159    0.872018 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006819    0.196912    0.195326    1.067344 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.196912    0.000146    1.067490 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004940    0.123185    0.099889    1.167379 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.123185    0.000101    1.167480 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.167480   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000152    0.356336 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456336   clock uncertainty
                                  0.000000    0.456336   clock reconvergence pessimism
                                  0.083073    0.539409   library hold time
                                              0.539409   data required time
---------------------------------------------------------------------------------------------
                                              0.539409   data required time
                                             -1.167480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628070   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000328    0.356512 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033963    0.398763    0.720275    1.076788 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.398764    0.000437    1.077224 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007223    0.166737    0.109288    1.186513 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.166737    0.000172    1.186684 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.186684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000328    0.356512 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456512   clock uncertainty
                                  0.000000    0.456512   clock reconvergence pessimism
                                  0.075208    0.531720   library hold time
                                              0.531720   data required time
---------------------------------------------------------------------------------------------
                                              0.531720   data required time
                                             -1.186684   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654964   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000358    0.355207 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019058    0.153907    0.492669    0.847877 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.153907    0.000348    0.848225 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003187    0.091675    0.240424    1.088649 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.091675    0.000031    1.088680 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003377    0.074389    0.215589    1.304269 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.074389    0.000033    1.304301 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.304301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000358    0.355207 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455207   clock uncertainty
                                  0.000000    0.455207   clock reconvergence pessimism
                                  0.092281    0.547488   library hold time
                                              0.547488   data required time
---------------------------------------------------------------------------------------------
                                              0.547488   data required time
                                             -1.304301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756813   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000391    0.356575 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004557    0.106393    0.531766    0.888341 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106393    0.000044    0.888385 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008792    0.130062    0.112581    1.000966 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.130062    0.000228    1.001194 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014799    0.269780    0.199007    1.200201 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.269780    0.000129    1.200330 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003904    0.111045    0.073280    1.273610 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.111045    0.000042    1.273652 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004123    0.071139    0.174925    1.448577 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.071139    0.000045    1.448622 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.448622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059961    0.000162    0.355011 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455011   clock uncertainty
                                  0.000000    0.455011   clock reconvergence pessimism
                                  0.092968    0.547979   library hold time
                                              0.547979   data required time
---------------------------------------------------------------------------------------------
                                              0.547979   data required time
                                             -1.448622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900643   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356072    0.004454    4.470231 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079952    0.237619    0.331342    4.801573 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.237684    0.002113    4.803686 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.803686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000416    0.356600 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456600   clock uncertainty
                                  0.000000    0.456600   clock reconvergence pessimism
                                  0.224362    0.680962   library removal time
                                              0.680962   data required time
---------------------------------------------------------------------------------------------
                                              0.680962   data required time
                                             -4.803686   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122724   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265612    0.003949    4.818415 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.818415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000328    0.356512 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456512   clock uncertainty
                                  0.000000    0.456512   clock reconvergence pessimism
                                  0.225820    0.682333   library removal time
                                              0.682333   data required time
---------------------------------------------------------------------------------------------
                                              0.682333   data required time
                                             -4.818415   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136082   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265651    0.004399    4.818864 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.818864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000152    0.356336 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456336   clock uncertainty
                                  0.000000    0.456336   clock reconvergence pessimism
                                  0.225822    0.682159   library removal time
                                              0.682159   data required time
---------------------------------------------------------------------------------------------
                                              0.682159   data required time
                                             -4.818864   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136705   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265690    0.004817    4.819282 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000414    0.356598 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456598   clock uncertainty
                                  0.000000    0.456598   clock reconvergence pessimism
                                  0.225824    0.682423   library removal time
                                              0.682423   data required time
---------------------------------------------------------------------------------------------
                                              0.682423   data required time
                                             -4.819282   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136859   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265687    0.004790    4.819256 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000391    0.356575 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456575   clock uncertainty
                                  0.000000    0.456575   clock reconvergence pessimism
                                  0.225824    0.682400   library removal time
                                              0.682400   data required time
---------------------------------------------------------------------------------------------
                                              0.682400   data required time
                                             -4.819256   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136856   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265681    0.004729    4.819194 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819194   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000742    0.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149298    0.356185 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000320    0.356505 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.456505   clock uncertainty
                                  0.000000    0.456505   clock reconvergence pessimism
                                  0.225824    0.682329   library removal time
                                              0.682329   data required time
---------------------------------------------------------------------------------------------
                                              0.682329   data required time
                                             -4.819194   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136865   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254726    0.003204    5.204520 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000358    0.355207 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455207   clock uncertainty
                                  0.000000    0.455207   clock reconvergence pessimism
                                  0.225060    0.680267   library removal time
                                              0.680267   data required time
---------------------------------------------------------------------------------------------
                                              0.680267   data required time
                                             -5.204520   data arrival time
---------------------------------------------------------------------------------------------
                                              4.524253   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254732    0.003307    5.204624 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000391    0.355241 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455241   clock uncertainty
                                  0.000000    0.455241   clock reconvergence pessimism
                                  0.225060    0.680301   library removal time
                                              0.680301   data required time
---------------------------------------------------------------------------------------------
                                              0.680301   data required time
                                             -5.204624   data arrival time
---------------------------------------------------------------------------------------------
                                              4.524323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254731    0.003284    5.204600 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026318    0.091967    0.045012    0.045012 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000    0.045012 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132    0.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687    0.206831 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018    0.354850 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059961    0.000162    0.355011 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455011   clock uncertainty
                                  0.000000    0.455011   clock reconvergence pessimism
                                  0.225060    0.680072   library removal time
                                              0.680072   data required time
---------------------------------------------------------------------------------------------
                                              0.680072   data required time
                                             -5.204600   data arrival time
---------------------------------------------------------------------------------------------
                                              4.524529   slack (MET)



