#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds right\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: yanxi
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Nov  4 21:44:24 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance PLL/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 20%.
First map gop timing takes 3.30 sec
Worst slack after clock region global placement is 1967
Wirelength after clock region global placement is 114867 and checksum is BD0939879B001791.
1st GP placement takes 7.97 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_23/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_24/gopclkbufg to USCM_215_627.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_25/gopclkbufg to USCM_215_576.
Clock placement takes 0.17 sec.

Wirelength after Pre Global Placement is 114867 and checksum is BD0939879B001791.
Pre global placement takes 8.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A1_ibuf/opit_1 on IOLHR_16_276.
Placed fixed group with base inst B1_ibuf/opit_1 on IOLHR_16_282.
Placed fixed group with base inst adc1_clk_obuf/opit_1 on IOLHR_16_138.
Placed fixed group with base inst adc1_ibuf[0]/opit_1 on IOLHR_16_12.
Placed fixed group with base inst adc1_ibuf[1]/opit_1 on IOLHR_16_6.
Placed fixed group with base inst adc1_ibuf[2]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst adc1_ibuf[3]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst adc1_ibuf[4]/opit_1 on IOLHR_16_84.
Placed fixed group with base inst adc1_ibuf[5]/opit_1 on IOLHR_16_78.
Placed fixed group with base inst adc1_ibuf[6]/opit_1 on IOLHR_16_294.
Placed fixed group with base inst adc1_ibuf[7]/opit_1 on IOLHR_16_288.
Placed fixed group with base inst adc1_ibuf[8]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst adc1_ibuf[9]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst adc1_ibuf[10]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst adc1_ibuf[11]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst adc2_clk_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst adc2_ibuf[0]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst adc2_ibuf[1]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst adc2_ibuf[2]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst adc2_ibuf[3]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst adc2_ibuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst adc2_ibuf[5]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst adc2_ibuf[6]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst adc2_ibuf[7]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst adc2_ibuf[8]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst adc2_ibuf[9]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst adc2_ibuf[10]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst adc2_ibuf[11]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst hmi_rx_ibuf/opit_1 on IOLHR_16_156.
Placed fixed group with base inst hmi_tx_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rst_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLL/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_23/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_24/gopclkbufg on USCM_215_627.
Placed fixed instance clkbufg_25/gopclkbufg on USCM_215_576.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.45 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.17 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1418.
	3 iterations finished.
	Final slack -541.
Super clustering done.
Design Utilization : 20%.
Worst slack after global placement is 1959
2nd GP placement takes 3.69 sec.

Wirelength after global placement is 109633 and checksum is 4E807A1651AD3561.
Global placement takes 4.33 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 1791 LUT6 in collection, pack success:99
Packing LUT6D takes 0.97 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 144229 and checksum is 30AC9E29A110B7FD.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1520.
	3 iterations finished.
	Final slack -643.
Super clustering done.
Design Utilization : 20%.
Worst slack after post global placement is 1851
3rd GP placement takes 4.09 sec.

Wirelength after post global placement is 144301 and checksum is 67A054E441A83D35.
Packing LUT6D started.
I: LUT6D pack result: There are 1593 LUT6 in collection, pack success:3
Packing LUT6D takes 0.92 sec.
Post global placement takes 6.05 sec.

Phase 4 Legalization started.
The average distance in LP is 0.700517.
Wirelength after legalization is 171306 and checksum is 3D7F2D3DADBABF19.
Legalization takes 0.59 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1406.
Replication placement takes 0.48 sec.

Wirelength after replication placement is 171306 and checksum is 3D7F2D3DADBABF19.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1406, TNS before detailed placement is 0. 
Worst slack after detailed placement is 1406, TNS after detailed placement is 0. 
Swapping placement takes 0.45 sec.

Wirelength after detailed placement is 171306 and checksum is 3D7F2D3DADBABF19.
Timing-driven detailed placement takes 0.97 sec.

Worst slack is 1406, TNS after placement is 0.
Placement done.
Total placement takes 24.30 sec.
Finished placement.

Routing started.
Building routing graph takes 3.28 sec.
Worst slack is 1406, TNS before global route is 0.
Processing design graph takes 1.38 sec.
Total memory for routing:
	232.689910 M.
Total nets for routing : 23226.
Global Routing step 1 processed 0 nets, it takes 1.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 12 nets, it takes 0.03 sec.
Unrouted nets 193 at the end of iteration 0.
Unrouted nets 99 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 26 at the end of iteration 3.
Unrouted nets 19 at the end of iteration 4.
Unrouted nets 9 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 5 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 2 processed 1213 nets, it takes 0.84 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.05 sec.
Unrouted nets 256 at the end of iteration 0.
Unrouted nets 115 at the end of iteration 1.
Unrouted nets 64 at the end of iteration 2.
Unrouted nets 33 at the end of iteration 3.
Unrouted nets 24 at the end of iteration 4.
Unrouted nets 14 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 4 processed 617 nets, it takes 0.64 sec.
Global routing takes 1.61 sec.
Total 24279 subnets.
    forward max bucket size 15033 , backward 576.
        Unrouted nets 15666 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.984375 sec.
    forward max bucket size 21686 , backward 555.
        Unrouted nets 12778 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.781250 sec.
    forward max bucket size 461 , backward 544.
        Unrouted nets 10628 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.406250 sec.
    forward max bucket size 412 , backward 439.
        Unrouted nets 9077 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.281250 sec.
    forward max bucket size 626 , backward 726.
        Unrouted nets 7645 at the end of iteration 4.
    route iteration 4, CPU time elapsed 2.156250 sec.
    forward max bucket size 588 , backward 674.
        Unrouted nets 6302 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.843750 sec.
    forward max bucket size 316 , backward 349.
        Unrouted nets 6381 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.390625 sec.
    forward max bucket size 997 , backward 1144.
        Unrouted nets 5545 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.156250 sec.
    forward max bucket size 335 , backward 187.
        Unrouted nets 4688 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.953125 sec.
    forward max bucket size 292 , backward 177.
        Unrouted nets 3897 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.828125 sec.
    forward max bucket size 475 , backward 113.
        Unrouted nets 3171 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.671875 sec.
    forward max bucket size 649 , backward 266.
        Unrouted nets 2528 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.531250 sec.
    forward max bucket size 967 , backward 1109.
        Unrouted nets 1863 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.421875 sec.
    forward max bucket size 438 , backward 268.
        Unrouted nets 1591 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.343750 sec.
    forward max bucket size 1541 , backward 121.
        Unrouted nets 1296 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.281250 sec.
    forward max bucket size 329 , backward 160.
        Unrouted nets 1029 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.265625 sec.
    forward max bucket size 335 , backward 180.
        Unrouted nets 794 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.218750 sec.
    forward max bucket size 315 , backward 190.
        Unrouted nets 576 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.171875 sec.
    forward max bucket size 112 , backward 50.
        Unrouted nets 497 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.125000 sec.
    forward max bucket size 110 , backward 47.
        Unrouted nets 408 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.156250 sec.
    forward max bucket size 100 , backward 53.
        Unrouted nets 354 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.125000 sec.
    forward max bucket size 136 , backward 58.
        Unrouted nets 290 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.109375 sec.
    forward max bucket size 146 , backward 47.
        Unrouted nets 199 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.093750 sec.
    forward max bucket size 63 , backward 39.
        Unrouted nets 176 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 130 , backward 58.
        Unrouted nets 119 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.093750 sec.
    forward max bucket size 48 , backward 63.
        Unrouted nets 88 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 59 , backward 77.
        Unrouted nets 77 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 53 , backward 77.
        Unrouted nets 55 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.062500 sec.
    forward max bucket size 92 , backward 31.
        Unrouted nets 56 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 81 , backward 22.
        Unrouted nets 38 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 31.
        Unrouted nets 18 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 32.
        Unrouted nets 8 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 23.
        Unrouted nets 7 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 38 , backward 34.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 0 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
Detailed routing takes 34 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_25/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_2 is routed by general path.
C: Route-2036: The clock path from clkbufg_25/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 23.83 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 0.25 sec.
Hold violation fix iter 0 takes 2.45 sec, total_step_forward 328419.
Incremental timing analysis takes 0.16 sec.
Hold violation fix iter 1 takes 0.69 sec, total_step_forward 199795.
Incremental timing analysis takes 0.17 sec.
Hold violation fix iter 2 takes 0.45 sec, total_step_forward 136774.
Incremental timing analysis takes 0.17 sec.
Hold violation fix iter 3 takes 0.45 sec, total_step_forward 136763.
Incremental timing analysis takes 0.17 sec.
Hold violation fix iter 4 takes 0.44 sec, total_step_forward 136772.
Incremental timing analysis takes 0.17 sec.
Hold violation fix iter 5 takes 0.53 sec, total_step_forward 154829.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 9.45 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.02 sec.
Used SRB routing arc is 200093.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 42.50 sec.
W: Timing-4105: The worst slack of endpoint fre_duty_measure2/Divider2/Div_flow_loop[30].Divider/Mod[23]/opit_0_inv_AQ_perm/CIN of clock clk_64M is 199ps(fast corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 1 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0         | 1             | 0                  
| Use of ANALOG               | 0         | 1             | 0                  
| Use of APM                  | 43        | 240           | 18                 
| Use of BKCL                 | 2         | 6             | 34                 
| Use of CCS                  | 1         | 1             | 100                
| Use of CLMA                 | 2608      | 11675         | 23                 
|   FF                        | 10066     | 93400         | 11                 
|   LUT                       | 9149      | 46700         | 20                 
|   LUT-FF pairs              | 6382      | 46700         | 14                 
| Use of CLMS                 | 1083      | 4975          | 22                 
|   FF                        | 4254      | 39800         | 11                 
|   LUT                       | 3723      | 19900         | 19                 
|   LUT-FF pairs              | 2502      | 19900         | 13                 
|   Distributed RAM           | 77        | 19900         | 1                  
| Use of DDRPHY_CPD           | 0         | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0         | 6             | 0                  
| Use of DDR_PHY              | 0         | 24            | 0                  
| Use of DRM                  | 14        | 155           | 10                 
| Use of GPLL                 | 1         | 6             | 17                 
| Use of GSEB                 | 0         | 218           | 0                  
| Use of HARD0                | 1272      | 10550         | 13                 
| Use of HCKB                 | 12        | 96            | 13                 
|  HCKB dataused              | 0         | 96            | 0                  
| Use of HCKMUX_TEST          | 0         | 8             | 0                  
| Use of HSSTLP               | 0         | 2             | 0                  
| Use of IO                   | 40        | 300           | 14                 
|   IOBD                      | 18        | 144           | 13                 
|   IOBS                      | 22        | 156           | 15                 
| Use of IOCKB                | 0         | 24            | 0                  
| Use of IOCKMUX_TEST         | 0         | 6             | 0                  
| Use of IOLHR                | 40        | 300           | 14                 
| Use of KEYRAM               | 0         | 1             | 0                  
| Use of MFG_TEST             | 0         | 1             | 0                  
| Use of MRCKB                | 0         | 12            | 0                  
| Use of MRCKMUX_TEST         | 0         | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0         | 6             | 0                  
| Use of PCIE                 | 0         | 1             | 0                  
| Use of PCKMUX_TEST          | 0         | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0         | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0         | 6             | 0                  
| Use of PPLL                 | 0         | 6             | 0                  
| Use of PREGMUXC_TEST        | 0         | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0         | 6             | 0                  
| Use of RCKB                 | 1         | 24            | 5                  
|  RCKB dataused              | 1         | 24            | 5                  
| Use of RCKMUX_TEST          | 0         | 6             | 0                  
| Use of SCANCHAIN            | 1         | 1             | 100                
| Use of SCKMUX_TEST          | 0         | 12            | 0                  
| Use of SFB                  | 0         | 2225          | 0                  
| Use of SPAD                 | 0         | 8             | 0                  
| Use of TSERDES              | 0         | 48            | 0                  
| Use of USCM                 | 3         | 32            | 10                 
|  USCM dataused              | 0         | 32            | 0                  
| Use of USCMMUX_TEST         | 0         | 32            | 0                  
+-------------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:0s
Action pnr: CPU time elapsed is 0h:1m:49s
Action pnr: Process CPU time elapsed is 0h:2m:17s
Current time: Tue Nov  4 21:46:23 2025
Action pnr: Peak memory pool usage is 2,181 MB
