// Seed: 754297777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output logic id_4,
    input uwire id_5,
    output tri id_6
    , id_14,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input wor id_11,
    output tri0 id_12
);
  always @(posedge -1) begin : LABEL_0
    id_4 = id_11;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
