|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  11
Project Path         :  Z:\ECE270\Lab 11\lab11
Project Fitted on    :  Mon Apr 27 21:21:10 2015

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


// Project '11' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.11 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                21
Total Logic Functions           140
  Total Output Pins             49
  Total Bidir I/O Pins          0
  Total Buried Nodes            91
Total Flip-Flops                106
  Total D Flip-Flops            106
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             443

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             5
Total Unique Clock Enables      1
Total Unique Resets             8
Total Unique Presets            8

Fmax Logic Levels               -


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256      139    117    -->    54
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      233    343    -->    40
Logical Product Terms            1280      262   1018    -->    20
Occupied GLBs                      16       16      0    -->   100
Macrocells                        256      138    118    -->    53

Control Product Terms:
  GLB Clock/Clock Enables          16       14      2    -->    87
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256       12    244    -->     4
  Macrocell Clock Enables         256        8    248    -->     3
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256       11    245    -->     4
  Macrocell Presets               256        4    252    -->     1

Global Routing Pool               356       97    259    -->    27
  GRP from IFB                     ..        7     ..    -->    ..
    (from input signals)           ..        7     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       90     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      5    12    17      5/6      0   14      0              2       18       14
  GLB    B      3    14    17      6/6      0   14      0              2       22       14
  GLB    C      2    16    18      0/6      0   14      0              2       24       14
  GLB    D     12    11    23      0/6      0   10      0              6       24       10
-------------------------------------------------------------------------------------------
  GLB    E      5     2     7      4/6      0    3      0             13        7        3
  GLB    F      6     5    11      6/6      0    9      0              7       12        9
  GLB    G      4    10    14      3/6      0   13      0              3       26       13
  GLB    H     10     4    14      6/6      0    8      0              8       12        8
-------------------------------------------------------------------------------------------
  GLB    I      6     9    15      6/6      0    6      0             10       18        6
  GLB    J      6     5    11      0/6      0    2      0             14        8        2
  GLB    K      3     8    11      6/6      0    3      0             13       12        3
  GLB    L     15     6    21      6/6      0    7      0              9       22        7
-------------------------------------------------------------------------------------------
  GLB    M      0    16    16      6/6      0   14      0              2       20       14
  GLB    N      6     5    11      6/6      0    2      0             14        8        2
  GLB    O      0    11    11      3/6      0    5      0             11       11        5
  GLB    P      0    16    16      5/6      0   14      0              2       18       14
-------------------------------------------------------------------------------------------
TOTALS:        83   150   233     68/96     0  138      0            118      262      138

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         0      0      0      2      0
  GLB    C   1      0         3      0      0      0      0
  GLB    D   1      0         4      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   1      0         1      8      0      0      1
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4      0      0      4      2
  GLB    J   1      0         0      0      0      0      0
  GLB    K   1      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      2      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      1      1
  GLB    P   1      0         0      0      0      2      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP4        |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP5        |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP6        |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP7        |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|LED7        |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|LED6        |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|LED5        |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|LED4        |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|LED3        |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|LED2        |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|LED1        |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|LED0        |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|DIS4a       |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|DIS4b       |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|DIS4c       |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|DIS4d       |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|DIS4e       |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|DIS4f       |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|DIS4g       |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |S1_NC       |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |S1_NO       |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |S2_NC       |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |S2_NO       |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|LED29       |
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|LED28       |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP3        |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP2        |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP1        |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP0        |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|DIS1g       |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|DIS1f       |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|DIS1e       |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|DIS1d       |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|DIS1c       |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|DIS1b       |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|DIS1a       |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|DIS2g       |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|DIS2f       |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|DIS2e       |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|DIS2d       |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|DIS2c       |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|DIS2b       |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|DIS2a       |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |LED20       |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |LED21       |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |LED22       |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |LED23       |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |LED24       |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |LED25       |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |LED26       |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |LED27       |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|DIS3g       |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|DIS3f       |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|DIS3e       |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|DIS3d       |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|DIS3c       |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|DIS3b       |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|DIS3a       |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|LED15       |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|LED14       |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|LED13       |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|LED12       |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|LED11       |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|LED10       |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|LED9        |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|LED8        |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|LED16       |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|LED17       |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|LED18       |
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |LED19       |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  79   K  I/O   7  -B----G-IJKL-N--    Down DIP0
  78   K  I/O   2  -----FG---------    Down DIP1
  77   K  I/O      ----------------    Down DIP2
  76   K  I/O      ----------------    Down DIP3
  23   E  I/O      ----------------    Down DIP4
  24   E  I/O      ----------------    Down DIP5
  25   E  I/O      ----------------    Down DIP6
  26   E  I/O   5  ABCD--G---------    Down DIP7
 143   B  I/O      ----------------    Down LED19
 100   N  I/O      ----------------    Down LED20
 101   N  I/O      ----------------    Down LED21
 102   N  I/O      ----------------    Down LED22
 103   N  I/O      ----------------    Down LED23
 104   N  I/O      ----------------    Down LED24
 105   N  I/O      ----------------    Down LED25
 111   O  I/O      ----------------    Down LED26
 112   O  I/O      ----------------    Down LED27
  58   I  I/O   1  --------I-------    Down S1_NC
  59   I  I/O   1  --------I-------    Down S1_NO
  60   I  I/O   1  --------I-------    Down S2_NC
  61   I  I/O   1  --------I-------    Down S2_NO
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  87   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1a
  86   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1b
  85   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1c
  84   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1d
  83   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1e
  81   K  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1f
  80   K  8  -   4  1 DFF  *   S            ----------------  Fast   Down DIS1g
  98   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2a
  97   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2b
  96   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2c
  95   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2d
  94   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2e
  93   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2f
  88   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2g
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3a
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3b
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3c
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3d
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3e
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3f
 116   O  3  -   2  1 DFF  *   S            ----------------  Fast   Down DIS3g
  44   G  3  -   2  1 DFF  *   S            ----------------  Fast   Down DIS4a
  48   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4b
  49   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4c
  50   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4d
  51   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4e
  52   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4f
  53   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4g
  40   G  2  1   1  1 COM                   ----------------  Fast   Down LED0
  39   G  2  1   1  1 COM                   ----------------  Fast   Down LED1
 135   A  2  -   1  1 COM                   ----------------  Fast   Down LED10
 134   A  2  -   1  1 COM                   ----------------  Fast   Down LED11
 133   A  2  -   1  1 COM                   ----------------  Fast   Down LED12
 132   A  2  -   1  1 COM                   ----------------  Fast   Down LED13
 131   A  2  -   1  1 COM                   ----------------  Fast   Down LED14
 130   A  2  -   1  1 COM                   ----------------  Fast   Down LED15
 140   B  2  -   1  1 COM                1  ---D------------  Fast   Down LED16
 141   B  3  1   1  1 COM                10 ------GHIJKLMNOP  Fast   Down LED17
 142   B  2  -   1  1 COM                   ----------------  Fast   Down LED18
  33   F  2  1   1  1 COM                   ----------------  Fast   Down LED2
  63   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down LED28
  62   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down LED29
  32   F  2  1   1  1 COM                   ----------------  Fast   Down LED3
  31   F  2  1   1  1 COM                   ----------------  Fast   Down LED4
  30   F  2  1   1  1 COM                   ----------------  Fast   Down LED5
  29   F  2  1   1  1 COM                   ----------------  Fast   Down LED6
  28   F  2  1   1  1 COM                   ----------------  Fast   Down LED7
 139   B  2  -   1  1 COM                   ----------------  Fast   Down LED8
 138   B  2  -   1  1 COM                   ----------------  Fast   Down LED9
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
 3   C  2  -   2  1 DFF      R       4  A---EF-H--------  ENT
 7   I  2  -   1  1 DFF  * * S       3  A-CD------------  S1BC
 5   I  2  -   2  1 DFF  * * R       1  --C-------------  S2BC
15   F  0  -   0  1 COM              1  ---D------------  _dup_osc_dis
 3   G  2  -   1  1 DFF  * * R       8  ABC-----IJKL-N--  check
10   E  2  -   1  1 COM              1  ------G---------  check_0
 9   B 10  -   2  1 DFF    * R       1  -B--------------  daze
 0   D  9  -   1  1 DFF  * * R       10 AB--EF-HIJKL-N--  error
 2   E  4  -   3  1 COM              1  ---D------------  fl0
 3   A  4  -   3  1 COM              1  ---D------------  fl1
 3   H  4  -   3  1 COM              1  ---D------------  fl2
12   H  4  -   3  1 COM              1  ---D------------  fl3
 5   E  4  -   3  1 COM              1  ---D------------  fl4
 3   F  4  -   3  1 COM              1  ---D------------  fl5
 5   F  4  -   3  1 COM              1  ---D------------  fl6
 5   A  4  -   3  1 COM              1  ---D------------  fl7
 4   G  7  -   6  2 DFF  *   S *     2  ----E-G---------  lfsr0
 5   G  4  -   2  1 DFF  *   S *     2  A-----G---------  lfsr1
 6   G  4  -   2  1 DFF  *   S *     3  -----FGH--------  lfsr2
 7   G  4  -   2  1 DFF  *   S *     3  -----FGH--------  lfsr3
 8   G  4  -   2  1 DFF  *   S *     3  ----EFG---------  lfsr4
 9   G  4  -   2  1 DFF  *   S *     2  -----FG---------  lfsr5
10   G  4  -   2  1 DFF  *   S *     2  -----FG---------  lfsr6
11   G  4  -   2  1 DFF  *   S *     2  A----F----------  lfsr7
 9   I  8  -   5  1 DFF    * R       1  ------------M---  lft0
 3   N  8  -   4  1 DFF    * R       1  ------------M---  lft1
11   M  3  -   1  1 DFF    * R       1  ---------------P  lft10
12   M  3  -   1  1 DFF    * R       1  ---------------P  lft11
13   M  3  -   1  1 DFF    * R       1  ---------------P  lft12
12   L  3  -   1  1 DFF    * R       1  --------------O-  lft13
 7   P  3  -   1  1 DFF    * R       1  ------G---------  lft14
 9   P  3  -   1  1 DFF    * R       1  -------H--------  lft15
10   P  3  -   1  1 DFF    * R       1  -------H--------  lft16
11   P  3  -   1  1 DFF    * R       1  -------H--------  lft17
12   P  3  -   1  1 DFF    * R       1  -------H--------  lft18
13   P  3  -   1  1 DFF    * R       1  -------H--------  lft19
 3   J  8  -   4  1 DFF    * R       1  ------------M---  lft2
 5   O  3  -   2  1 DFF    * R       1  -------H--------  lft20
12   I  8  -   5  1 DFF    * R       1  ------------M---  lft3
 9   J  8  -   4  1 DFF    * R       1  ------------M---  lft4
10   K  8  -   4  1 DFF    * R       1  ------------M---  lft5
 9   N  8  -   4  1 DFF    * R       1  -----------L----  lft6
 7   M  3  -   1  1 DFF    * R       1  ---------------P  lft7
 9   M  3  -   1  1 DFF    * R       1  ---------------P  lft8
10   M  3  -   1  1 DFF    * R       1  ---------------P  lft9
 1   D 10  -   4  1 DFF    * R       4  --CD----I--L----  mod0
 9   D 10  -   1  1 DFF    * R       4  --CD-------L-N--  mod1
10   B 11  -   2  1 DFF    * R       3  -B------I--L----  mod10
 3   B 11  -   4  1 DFF    * R       3  -B-------J-L----  mod11
13   B 11  -   1  1 DFF    * R       2  -B--------K-----  mod12
 5   B 11  -   4  1 DFF    * R       3  -B--------K--N--  mod13
 5   M  9  -   3  1 DFF    * R       5  --------I--LM-OP  mod14
13   G  2  -   1  1 COM              3  ------------M-OP  mod14_0
11   O  9  -   1  1 DFF    * R       5  -----------LMNOP  mod15
 3   P  9  -   3  1 DFF    * R       5  ---------J-LM-OP  mod16
 5   P  9  -   3  1 DFF    * R       5  --------I--LM-OP  mod17
 3   M  9  -   5  1 DFF    * R       5  ---------J-LM-OP  mod18
 7   O  9  -   2  1 DFF    * R       4  ----------K-M-OP  mod19
 2   C 10  -   3  1 DFF    * R       4  --CD-----J-L----  mod2
 1   O  9  -   4  1 DFF    * R       5  ----------K-MNOP  mod20
 2   D 10  -   4  1 DFF    * R       4  --CD----I--L----  mod3
 3   D 10  -   4  1 DFF    * R       4  --CD-----J-L----  mod4
 0   C 10  -   5  1 DFF    * R       3  --CD------K-----  mod5
 1   C 10  -   5  1 DFF    * R       4  --CD------K--N--  mod6
11   B 11  -   1  1 DFF    * R       3  -B------I--L----  mod7
12   D  2  -   1  1 COM              1  -B--------------  mod7_0
 1   B  2  -   0  1 DFF    * R       3  -B---------L-N--  mod8
12   B 11  -   1  1 DFF    * R       3  -B-------J-L----  mod9
 7   D 10  -   1  1 DFF    * R       2  --CD------------  nico
15   C  0  -   0  1 COM                 ----------------  osc_dis
 7   B 11  -   2  1 DFF    * R       1  -B--------------  poi
 8   C  4  -   1  1 DFF    * R       1  ----E-----------  rcg0
11   A  4  -   1  1 DFF    * R       1  A---------------  rcg1
 9   C  4  -   1  1 DFF    * R       1  -------H--------  rcg2
10   C  4  -   1  1 DFF    * R       1  -------H--------  rcg3
11   C  4  -   1  1 DFF    * R       1  ----E-----------  rcg4
12   C  4  -   1  1 DFF    * R       1  -----F----------  rcg5
12   A  4  -   1  1 DFF    * R       1  -----F----------  rcg6
13   A  4  -   1  1 DFF    * R       2  A---E-----------  rcg7
 7   A 10  -   1  1 DFF  *   S       3  ABC-------------  rct0
 4   C  3  -   1  1 DFF    * R       2  AB--------------  rct1
 9   A  3  -   1  1 DFF    * R       3  A-CD------------  rct2
 6   D  3  -   2  1 DFF    * R       2  A-C-------------  rct3
 5   C  3  -   1  1 DFF    * R       2  A-C-------------  rct4
 6   C  3  -   1  1 DFF    * R       2  A-C-------------  rct5
 7   C  3  -   1  1 DFF    * R       1  A---------------  rct6
10   A  3  -   1  1 DFF    * R       1  A---------------  rct7
 4   D  2  -   3  1 DFF      R       1  ---D------------  timdiv
 5   D  2  -   3  1 DFF      R       13 -BCD--GHIJKLMNOP  timdiv2
15   F  0  -   0  0 COM              1  ---D------------  tmr_out
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

DIS1a.D = check.Q & error.Q & !mod7.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod0.Q
    # check.Q & !error.Q & !mod14.Q ; (4 pterms, 6 signals)
DIS1a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1a.AP = !LED17 ; (1 pterm, 1 signal)

DIS1b.D = check.Q & error.Q & !mod8.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod1.Q
    # check.Q & !error.Q & !mod15.Q ; (4 pterms, 6 signals)
DIS1b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1b.AP = !LED17 ; (1 pterm, 1 signal)

DIS1c.D = check.Q & error.Q & !mod9.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod2.Q
    # check.Q & !error.Q & !mod16.Q ; (4 pterms, 6 signals)
DIS1c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1c.AP = !LED17 ; (1 pterm, 1 signal)

DIS1d.D = check.Q & error.Q & !mod10.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod3.Q
    # check.Q & !error.Q & !mod17.Q ; (4 pterms, 6 signals)
DIS1d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1d.AP = !LED17 ; (1 pterm, 1 signal)

DIS1e.D = check.Q & error.Q & !mod11.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod4.Q
    # check.Q & !error.Q & !mod18.Q ; (4 pterms, 6 signals)
DIS1e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1e.AP = !LED17 ; (1 pterm, 1 signal)

DIS1f.D = check.Q & error.Q & !mod12.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod5.Q
    # check.Q & !error.Q & !mod19.Q ; (4 pterms, 6 signals)
DIS1f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1f.AP = !LED17 ; (1 pterm, 1 signal)

DIS1g.D = check.Q & error.Q & !mod13.Q
    # !DIP0 & !check.Q & !error.Q
    # !check.Q & !mod6.Q
    # check.Q & !error.Q & !mod20.Q ; (4 pterms, 6 signals)
DIS1g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS1g.AP = !LED17 ; (1 pterm, 1 signal)

DIS2a.D = !lft0.Q ; (1 pterm, 1 signal)
DIS2a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2a.AP = !LED17 ; (1 pterm, 1 signal)

DIS2b.D = !lft1.Q ; (1 pterm, 1 signal)
DIS2b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2b.AP = !LED17 ; (1 pterm, 1 signal)

DIS2c.D = !lft2.Q ; (1 pterm, 1 signal)
DIS2c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2c.AP = !LED17 ; (1 pterm, 1 signal)

DIS2d.D = !lft3.Q ; (1 pterm, 1 signal)
DIS2d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2d.AP = !LED17 ; (1 pterm, 1 signal)

DIS2e.D = !lft4.Q ; (1 pterm, 1 signal)
DIS2e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2e.AP = !LED17 ; (1 pterm, 1 signal)

DIS2f.D = !lft5.Q ; (1 pterm, 1 signal)
DIS2f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2f.AP = !LED17 ; (1 pterm, 1 signal)

DIS2g.D = !lft6.Q ; (1 pterm, 1 signal)
DIS2g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2g.AP = !LED17 ; (1 pterm, 1 signal)

DIS3a.D = !lft7.Q ; (1 pterm, 1 signal)
DIS3a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3a.AP = !LED17 ; (1 pterm, 1 signal)

DIS3b.D = !lft8.Q ; (1 pterm, 1 signal)
DIS3b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3b.AP = !LED17 ; (1 pterm, 1 signal)

DIS3c.D = !lft9.Q ; (1 pterm, 1 signal)
DIS3c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3c.AP = !LED17 ; (1 pterm, 1 signal)

DIS3d.D = !lft10.Q ; (1 pterm, 1 signal)
DIS3d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3d.AP = !LED17 ; (1 pterm, 1 signal)

DIS3e.D = !lft11.Q ; (1 pterm, 1 signal)
DIS3e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3e.AP = !LED17 ; (1 pterm, 1 signal)

DIS3f.D = !lft12.Q ; (1 pterm, 1 signal)
DIS3f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3f.AP = !LED17 ; (1 pterm, 1 signal)

DIS3g.D = !lft13.Q ; (1 pterm, 1 signal)
DIS3g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3g.AP = !LED17 ; (1 pterm, 1 signal)

DIS4a.D = !lft14.Q ; (1 pterm, 1 signal)
DIS4a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4a.AP = !LED17 ; (1 pterm, 1 signal)

DIS4b.D = !lft15.Q ; (1 pterm, 1 signal)
DIS4b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4b.AP = !LED17 ; (1 pterm, 1 signal)

DIS4c.D = !lft16.Q ; (1 pterm, 1 signal)
DIS4c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4c.AP = !LED17 ; (1 pterm, 1 signal)

DIS4d.D = !lft17.Q ; (1 pterm, 1 signal)
DIS4d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4d.AP = !LED17 ; (1 pterm, 1 signal)

DIS4e.D = !lft18.Q ; (1 pterm, 1 signal)
DIS4e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4e.AP = !LED17 ; (1 pterm, 1 signal)

DIS4f.D = !lft19.Q ; (1 pterm, 1 signal)
DIS4f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4f.AP = !LED17 ; (1 pterm, 1 signal)

DIS4g.D = !lft20.Q ; (1 pterm, 1 signal)
DIS4g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4g.AP = !LED17 ; (1 pterm, 1 signal)

ENT.D = S2BC.Q ; (1 pterm, 1 signal)
ENT.C = S1BC.Q ; (1 pterm, 1 signal)

LED0 = !( !DIP1 & lfsr0.Q ) ; (1 pterm, 2 signals)

LED1 = !( !DIP1 & lfsr1.Q ) ; (1 pterm, 2 signals)

LED10 = !( rct2.Q & !check.Q ) ; (1 pterm, 2 signals)

LED11 = !( rct3.Q & !check.Q ) ; (1 pterm, 2 signals)

LED12 = !( rct4.Q & !check.Q ) ; (1 pterm, 2 signals)

LED13 = !( rct5.Q & !check.Q ) ; (1 pterm, 2 signals)

LED14 = !( rct6.Q & !check.Q ) ; (1 pterm, 2 signals)

LED15 = !( rct7.Q & !check.Q ) ; (1 pterm, 2 signals)

LED16 = !( check.Q & error.Q ) ; (1 pterm, 2 signals)

LED17 = !( !DIP0 & !check.Q & !error.Q ) ; (1 pterm, 3 signals)

LED18 = !( check.Q & !error.Q ) ; (1 pterm, 2 signals)

LED2 = !( !DIP1 & lfsr2.Q ) ; (1 pterm, 2 signals)

LED28.D = 1 ; (1 pterm, 0 signal)
LED28.C = 0 ; (0 pterm, 0 signal)
LED28.AR = !S1_NO ; (1 pterm, 1 signal)
LED28.AP = !S1_NC ; (1 pterm, 1 signal)

LED29.D = 1 ; (1 pterm, 0 signal)
LED29.C = 0 ; (0 pterm, 0 signal)
LED29.AR = !S2_NO ; (1 pterm, 1 signal)
LED29.AP = !S2_NC ; (1 pterm, 1 signal)

LED3 = !( !DIP1 & lfsr3.Q ) ; (1 pterm, 2 signals)

LED4 = !( !DIP1 & lfsr4.Q ) ; (1 pterm, 2 signals)

LED5 = !( !DIP1 & lfsr5.Q ) ; (1 pterm, 2 signals)

LED6 = !( !DIP1 & lfsr6.Q ) ; (1 pterm, 2 signals)

LED7 = !( !DIP1 & lfsr7.Q ) ; (1 pterm, 2 signals)

LED8 = !rct0.Q & !check.Q ; (1 pterm, 2 signals)

LED9 = !( rct1.Q & !check.Q ) ; (1 pterm, 2 signals)

S1BC.D = 0 ; (0 pterm, 0 signal)
S1BC.C = 0 ; (0 pterm, 0 signal)
S1BC.AR = !S1_NC ; (1 pterm, 1 signal)
S1BC.AP = !S1_NO ; (1 pterm, 1 signal)

S2BC.D = 0 ; (0 pterm, 0 signal)
S2BC.C = 0 ; (0 pterm, 0 signal)
S2BC.AR = !S2_NC ; (1 pterm, 1 signal)
S2BC.AP = !S2_NO ; (1 pterm, 1 signal)

_dup_osc_dis = 0 ; (0 pterm, 0 signal)

check.D = 0 ; (0 pterm, 0 signal)
check.C = 0 ; (0 pterm, 0 signal)
check.AR = DIP7 ; (1 pterm, 1 signal)
check.AP = check_0 ; (1 pterm, 1 signal)

check_0 = !( !rcg7.Q & !error.Q ) ; (1 pterm, 2 signals)

daze.D = !poi.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q & !mod12.Q
       & mod13.Q ; (1 pterm, 8 signals)
daze.C = timdiv2.Q ; (1 pterm, 1 signal)
daze.AR = DIP7 ; (1 pterm, 1 signal)

error.D = 0 ; (0 pterm, 0 signal)
error.C = 0 ; (0 pterm, 0 signal)
error.AR = DIP7 ; (1 pterm, 1 signal)
error.AP = fl0 & !fl1 & !fl2 & !fl3 & !fl4 & !fl5 & !fl6 & !fl7 ; (1 pterm, 8 signals)

fl0 = lfsr0.Q & rcg0.Q & !ENT.Q
    # !lfsr0.Q & rcg0.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl1 = lfsr1.Q & rcg1.Q & !ENT.Q
    # !lfsr1.Q & rcg1.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl2 = lfsr2.Q & rcg2.Q & !ENT.Q
    # !lfsr2.Q & rcg2.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl3 = lfsr3.Q & rcg3.Q & !ENT.Q
    # !lfsr3.Q & rcg3.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl4 = lfsr4.Q & rcg4.Q & !ENT.Q
    # !lfsr4.Q & rcg4.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl5 = lfsr5.Q & rcg5.Q & !ENT.Q
    # !lfsr5.Q & rcg5.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl6 = lfsr6.Q & rcg6.Q & !ENT.Q
    # !lfsr6.Q & rcg6.Q & ENT.Q
    # error.Q ; (3 pterms, 4 signals)

fl7 = !lfsr7.Q & rcg7.Q & ENT.Q
    # lfsr7.Q & rcg7.Q & !ENT.Q
    # error.Q ; (3 pterms, 4 signals)

lfsr0.D.X1 = lfsr1.Q & lfsr2.Q & lfsr4.Q
    # !lfsr1.Q & lfsr2.Q & !lfsr4.Q
    # lfsr1.Q & !lfsr2.Q & !lfsr4.Q
    # !lfsr1.Q & !lfsr2.Q & lfsr4.Q ; (4 pterms, 3 signals)
lfsr0.D.X2 = lfsr6.Q ; (1 pterm, 1 signal)
lfsr0.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr0.CE = DIP0 ; (1 pterm, 1 signal)
lfsr0.AP = DIP7 ; (1 pterm, 1 signal)

lfsr1.D = lfsr0.Q ; (1 pterm, 1 signal)
lfsr1.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr1.CE = DIP0 ; (1 pterm, 1 signal)
lfsr1.AP = DIP7 ; (1 pterm, 1 signal)

lfsr2.D = lfsr1.Q ; (1 pterm, 1 signal)
lfsr2.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr2.CE = DIP0 ; (1 pterm, 1 signal)
lfsr2.AP = DIP7 ; (1 pterm, 1 signal)

lfsr3.D = lfsr2.Q ; (1 pterm, 1 signal)
lfsr3.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr3.CE = DIP0 ; (1 pterm, 1 signal)
lfsr3.AP = DIP7 ; (1 pterm, 1 signal)

lfsr4.D = lfsr3.Q ; (1 pterm, 1 signal)
lfsr4.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr4.CE = DIP0 ; (1 pterm, 1 signal)
lfsr4.AP = DIP7 ; (1 pterm, 1 signal)

lfsr5.D = lfsr4.Q ; (1 pterm, 1 signal)
lfsr5.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr5.CE = DIP0 ; (1 pterm, 1 signal)
lfsr5.AP = DIP7 ; (1 pterm, 1 signal)

lfsr6.D = lfsr5.Q ; (1 pterm, 1 signal)
lfsr6.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr6.CE = DIP0 ; (1 pterm, 1 signal)
lfsr6.AP = DIP7 ; (1 pterm, 1 signal)

lfsr7.D = lfsr6.Q ; (1 pterm, 1 signal)
lfsr7.C = timdiv2.Q ; (1 pterm, 1 signal)
lfsr7.CE = DIP0 ; (1 pterm, 1 signal)
lfsr7.AP = DIP7 ; (1 pterm, 1 signal)

lft0.D = check.Q & error.Q & mod7.Q
    # DIP0 & !check.Q & mod0.Q
    # !check.Q & error.Q & mod0.Q
    # check.Q & !error.Q & mod14.Q ; (4 pterms, 6 signals)
lft0.C = timdiv2.Q ; (1 pterm, 1 signal)
lft0.AR = !LED17 ; (1 pterm, 1 signal)

lft1.D = check.Q & error.Q & mod8.Q
    # DIP0 & !check.Q & mod1.Q
    # !check.Q & error.Q & mod1.Q
    # check.Q & !error.Q & mod15.Q ; (4 pterms, 6 signals)
lft1.C = timdiv2.Q ; (1 pterm, 1 signal)
lft1.AR = !LED17 ; (1 pterm, 1 signal)

lft10.D = lft3.Q ; (1 pterm, 1 signal)
lft10.C = timdiv2.Q ; (1 pterm, 1 signal)
lft10.AR = !LED17 ; (1 pterm, 1 signal)

lft11.D = lft4.Q ; (1 pterm, 1 signal)
lft11.C = timdiv2.Q ; (1 pterm, 1 signal)
lft11.AR = !LED17 ; (1 pterm, 1 signal)

lft12.D = lft5.Q ; (1 pterm, 1 signal)
lft12.C = timdiv2.Q ; (1 pterm, 1 signal)
lft12.AR = !LED17 ; (1 pterm, 1 signal)

lft13.D = lft6.Q ; (1 pterm, 1 signal)
lft13.C = timdiv2.Q ; (1 pterm, 1 signal)
lft13.AR = !LED17 ; (1 pterm, 1 signal)

lft14.D = lft7.Q ; (1 pterm, 1 signal)
lft14.C = timdiv2.Q ; (1 pterm, 1 signal)
lft14.AR = !LED17 ; (1 pterm, 1 signal)

lft15.D = lft8.Q ; (1 pterm, 1 signal)
lft15.C = timdiv2.Q ; (1 pterm, 1 signal)
lft15.AR = !LED17 ; (1 pterm, 1 signal)

lft16.D = lft9.Q ; (1 pterm, 1 signal)
lft16.C = timdiv2.Q ; (1 pterm, 1 signal)
lft16.AR = !LED17 ; (1 pterm, 1 signal)

lft17.D = lft10.Q ; (1 pterm, 1 signal)
lft17.C = timdiv2.Q ; (1 pterm, 1 signal)
lft17.AR = !LED17 ; (1 pterm, 1 signal)

lft18.D = lft11.Q ; (1 pterm, 1 signal)
lft18.C = timdiv2.Q ; (1 pterm, 1 signal)
lft18.AR = !LED17 ; (1 pterm, 1 signal)

lft19.D = lft12.Q ; (1 pterm, 1 signal)
lft19.C = timdiv2.Q ; (1 pterm, 1 signal)
lft19.AR = !LED17 ; (1 pterm, 1 signal)

lft2.D = check.Q & error.Q & mod9.Q
    # DIP0 & !check.Q & mod2.Q
    # !check.Q & error.Q & mod2.Q
    # check.Q & !error.Q & mod16.Q ; (4 pterms, 6 signals)
lft2.C = timdiv2.Q ; (1 pterm, 1 signal)
lft2.AR = !LED17 ; (1 pterm, 1 signal)

lft20.D = lft13.Q ; (1 pterm, 1 signal)
lft20.C = timdiv2.Q ; (1 pterm, 1 signal)
lft20.AR = !LED17 ; (1 pterm, 1 signal)

lft3.D = check.Q & error.Q & mod10.Q
    # DIP0 & !check.Q & mod3.Q
    # !check.Q & error.Q & mod3.Q
    # check.Q & !error.Q & mod17.Q ; (4 pterms, 6 signals)
lft3.C = timdiv2.Q ; (1 pterm, 1 signal)
lft3.AR = !LED17 ; (1 pterm, 1 signal)

lft4.D = check.Q & error.Q & mod11.Q
    # DIP0 & !check.Q & mod4.Q
    # !check.Q & error.Q & mod4.Q
    # check.Q & !error.Q & mod18.Q ; (4 pterms, 6 signals)
lft4.C = timdiv2.Q ; (1 pterm, 1 signal)
lft4.AR = !LED17 ; (1 pterm, 1 signal)

lft5.D = check.Q & error.Q & mod12.Q
    # DIP0 & !check.Q & mod5.Q
    # !check.Q & error.Q & mod5.Q
    # check.Q & !error.Q & mod19.Q ; (4 pterms, 6 signals)
lft5.C = timdiv2.Q ; (1 pterm, 1 signal)
lft5.AR = !LED17 ; (1 pterm, 1 signal)

lft6.D = check.Q & error.Q & mod13.Q
    # DIP0 & !check.Q & mod6.Q
    # !check.Q & error.Q & mod6.Q
    # check.Q & !error.Q & mod20.Q ; (4 pterms, 6 signals)
lft6.C = timdiv2.Q ; (1 pterm, 1 signal)
lft6.AR = !LED17 ; (1 pterm, 1 signal)

lft7.D = lft0.Q ; (1 pterm, 1 signal)
lft7.C = timdiv2.Q ; (1 pterm, 1 signal)
lft7.AR = !LED17 ; (1 pterm, 1 signal)

lft8.D = lft1.Q ; (1 pterm, 1 signal)
lft8.C = timdiv2.Q ; (1 pterm, 1 signal)
lft8.AR = !LED17 ; (1 pterm, 1 signal)

lft9.D = lft2.Q ; (1 pterm, 1 signal)
lft9.C = timdiv2.Q ; (1 pterm, 1 signal)
lft9.AR = !LED17 ; (1 pterm, 1 signal)

mod0.D = !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q & mod6.Q ; (4 pterms, 8 signals)
mod0.C = timdiv2.Q ; (1 pterm, 1 signal)
mod0.AR = DIP7 ; (1 pterm, 1 signal)

mod1.D = !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q
       & !mod6.Q ; (1 pterm, 8 signals)
mod1.C = timdiv2.Q ; (1 pterm, 1 signal)
mod1.AR = DIP7 ; (1 pterm, 1 signal)

mod10.D = !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q ; (2 pterms, 9 signals)
mod10.C = timdiv2.Q ; (1 pterm, 1 signal)
mod10.AR = mod7_0 ; (1 pterm, 1 signal)

mod11.D = !poi.Q & !daze.Q & mod7.Q & !mod8.Q & !mod9.Q & mod10.Q & mod11.Q
       & mod12.Q & mod13.Q
    # !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & mod9.Q & mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q
    # !poi.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q & !mod12.Q
       & mod13.Q ; (4 pterms, 9 signals)
mod11.C = timdiv2.Q ; (1 pterm, 1 signal)
mod11.AR = mod7_0 ; (1 pterm, 1 signal)

mod12.D = !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q ; (1 pterm, 9 signals)
mod12.C = timdiv2.Q ; (1 pterm, 1 signal)
mod12.AR = mod7_0 ; (1 pterm, 1 signal)

mod13.D = !poi.Q & !daze.Q & mod7.Q & !mod8.Q & !mod9.Q & mod10.Q & mod11.Q
       & mod12.Q & mod13.Q
    # !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q
    # !poi.Q & daze.Q & !mod7.Q & !mod8.Q & mod9.Q & mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q
    # !poi.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q & !mod12.Q
       & mod13.Q ; (4 pterms, 9 signals)
mod13.C = timdiv2.Q ; (1 pterm, 1 signal)
mod13.AR = mod7_0 ; (1 pterm, 1 signal)

mod14.D = !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q
       & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod14.C = timdiv2.Q ; (1 pterm, 1 signal)
mod14.AR = mod14_0 ; (1 pterm, 1 signal)

mod14_0 = !( !DIP7 & LED17 ) ; (1 pterm, 2 signals)

mod15.D = !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q
       & mod20.Q ; (1 pterm, 7 signals)
mod15.C = timdiv2.Q ; (1 pterm, 1 signal)
mod15.AR = mod14_0 ; (1 pterm, 1 signal)

mod16.D = !mod14.Q & !mod15.Q & !mod16.Q & !mod17.Q & !mod18.Q & !mod19.Q
       & !mod20.Q
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod16.C = timdiv2.Q ; (1 pterm, 1 signal)
mod16.AR = mod14_0 ; (1 pterm, 1 signal)

mod17.D = !mod14.Q & !mod15.Q & !mod16.Q & !mod17.Q & !mod18.Q & !mod19.Q
       & !mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod17.C = timdiv2.Q ; (1 pterm, 1 signal)
mod17.AR = mod14_0 ; (1 pterm, 1 signal)

mod18.D = !mod14.Q & !mod15.Q & !mod16.Q & !mod17.Q & !mod18.Q & !mod19.Q
       & !mod20.Q
    # !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (4 pterms, 7 signals)
mod18.C = timdiv2.Q ; (1 pterm, 1 signal)
mod18.AR = mod14_0 ; (1 pterm, 1 signal)

mod19.D = !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q
       & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (2 pterms, 7 signals)
mod19.C = timdiv2.Q ; (1 pterm, 1 signal)
mod19.AR = mod14_0 ; (1 pterm, 1 signal)

mod2.D = !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q
       & !mod6.Q ; (2 pterms, 8 signals)
mod2.C = timdiv2.Q ; (1 pterm, 1 signal)
mod2.AR = DIP7 ; (1 pterm, 1 signal)

mod20.D = !mod14.Q & !mod15.Q & !mod16.Q & !mod17.Q & !mod18.Q & !mod19.Q
       & !mod20.Q
    # !mod14.Q & !mod15.Q & mod16.Q & mod17.Q & mod18.Q & !mod19.Q & mod20.Q
    # mod14.Q & mod15.Q & !mod16.Q & !mod17.Q & mod18.Q & mod19.Q & mod20.Q
    # mod14.Q & !mod15.Q & !mod16.Q & mod17.Q & mod18.Q & mod19.Q & mod20.Q ; (4 pterms, 7 signals)
mod20.C = timdiv2.Q ; (1 pterm, 1 signal)
mod20.AR = mod14_0 ; (1 pterm, 1 signal)

mod3.D = !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q
       & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod3.C = timdiv2.Q ; (1 pterm, 1 signal)
mod3.AR = DIP7 ; (1 pterm, 1 signal)

mod4.D = !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & !mod0.Q & mod1.Q & mod2.Q & mod3.Q & mod4.Q & mod5.Q & !mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod4.C = timdiv2.Q ; (1 pterm, 1 signal)
mod4.AR = DIP7 ; (1 pterm, 1 signal)

mod5.D = !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q
       & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & !mod2.Q & mod3.Q & mod4.Q & mod5.Q ; (4 pterms, 8 signals)
mod5.C = timdiv2.Q ; (1 pterm, 1 signal)
mod5.AR = DIP7 ; (1 pterm, 1 signal)

mod6.D = !nico.Q & !mod0.Q & mod1.Q & mod2.Q & mod3.Q & mod4.Q & mod5.Q
       & !mod6.Q
    # !nico.Q & mod0.Q & !mod1.Q & mod2.Q & mod3.Q & !mod4.Q & mod5.Q & mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & !mod4.Q & !mod5.Q
       & !mod6.Q
    # !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q ; (4 pterms, 8 signals)
mod6.C = timdiv2.Q ; (1 pterm, 1 signal)
mod6.AR = DIP7 ; (1 pterm, 1 signal)

mod7.D = !poi.Q & !daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & !mod11.Q
       & !mod12.Q & !mod13.Q ; (1 pterm, 9 signals)
mod7.C = timdiv2.Q ; (1 pterm, 1 signal)
mod7.AR = mod7_0 ; (1 pterm, 1 signal)

mod7_0 = !( !DIP7 & !LED16 ) ; (1 pterm, 2 signals)

mod8.D = 0 ; (0 pterm, 0 signal)
mod8.C = timdiv2.Q ; (1 pterm, 1 signal)
mod8.AR = mod7_0 ; (1 pterm, 1 signal)

mod9.D = !poi.Q & daze.Q & !mod7.Q & !mod8.Q & !mod9.Q & !mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q ; (1 pterm, 9 signals)
mod9.C = timdiv2.Q ; (1 pterm, 1 signal)
mod9.AR = mod7_0 ; (1 pterm, 1 signal)

nico.D = !nico.Q & !mod0.Q & !mod1.Q & !mod2.Q & !mod3.Q & mod4.Q & !mod5.Q
       & mod6.Q ; (1 pterm, 8 signals)
nico.C = timdiv2.Q ; (1 pterm, 1 signal)
nico.AR = DIP7 ; (1 pterm, 1 signal)

osc_dis = 0 ; (0 pterm, 0 signal)

poi.D = !poi.Q & daze.Q & !mod7.Q & !mod8.Q & mod9.Q & mod10.Q & mod11.Q
       & !mod12.Q & mod13.Q ; (1 pterm, 9 signals)
poi.C = timdiv2.Q ; (1 pterm, 1 signal)
poi.AR = DIP7 ; (1 pterm, 1 signal)

rcg0.D = rct0.Q & !check.Q ; (1 pterm, 2 signals)
rcg0.C = S1BC.Q ; (1 pterm, 1 signal)
rcg0.AR = DIP7 ; (1 pterm, 1 signal)

rcg1.D = rct1.Q & !check.Q ; (1 pterm, 2 signals)
rcg1.C = S1BC.Q ; (1 pterm, 1 signal)
rcg1.AR = DIP7 ; (1 pterm, 1 signal)

rcg2.D = rct2.Q & !check.Q ; (1 pterm, 2 signals)
rcg2.C = S1BC.Q ; (1 pterm, 1 signal)
rcg2.AR = DIP7 ; (1 pterm, 1 signal)

rcg3.D = rct3.Q & !check.Q ; (1 pterm, 2 signals)
rcg3.C = S1BC.Q ; (1 pterm, 1 signal)
rcg3.AR = DIP7 ; (1 pterm, 1 signal)

rcg4.D = rct4.Q & !check.Q ; (1 pterm, 2 signals)
rcg4.C = S1BC.Q ; (1 pterm, 1 signal)
rcg4.AR = DIP7 ; (1 pterm, 1 signal)

rcg5.D = rct5.Q & !check.Q ; (1 pterm, 2 signals)
rcg5.C = S1BC.Q ; (1 pterm, 1 signal)
rcg5.AR = DIP7 ; (1 pterm, 1 signal)

rcg6.D = rct6.Q & !check.Q ; (1 pterm, 2 signals)
rcg6.C = S1BC.Q ; (1 pterm, 1 signal)
rcg6.AR = DIP7 ; (1 pterm, 1 signal)

rcg7.D = rct7.Q & !check.Q ; (1 pterm, 2 signals)
rcg7.C = S1BC.Q ; (1 pterm, 1 signal)
rcg7.AR = DIP7 ; (1 pterm, 1 signal)

rct0.D = !rct0.Q & !rct1.Q & !rct2.Q & !rct3.Q & !rct4.Q & !rct5.Q & !rct6.Q
       & rct7.Q ; (1 pterm, 8 signals)
rct0.C = S1BC.Q ; (1 pterm, 1 signal)
rct0.AP = DIP7 ; (1 pterm, 1 signal)

rct1.D = rct0.Q ; (1 pterm, 1 signal)
rct1.C = S1BC.Q ; (1 pterm, 1 signal)
rct1.AR = DIP7 ; (1 pterm, 1 signal)

rct2.D = rct1.Q ; (1 pterm, 1 signal)
rct2.C = S1BC.Q ; (1 pterm, 1 signal)
rct2.AR = DIP7 ; (1 pterm, 1 signal)

rct3.D = rct2.Q ; (1 pterm, 1 signal)
rct3.C = S1BC.Q ; (1 pterm, 1 signal)
rct3.AR = DIP7 ; (1 pterm, 1 signal)

rct4.D = rct3.Q ; (1 pterm, 1 signal)
rct4.C = S1BC.Q ; (1 pterm, 1 signal)
rct4.AR = DIP7 ; (1 pterm, 1 signal)

rct5.D = rct4.Q ; (1 pterm, 1 signal)
rct5.C = S1BC.Q ; (1 pterm, 1 signal)
rct5.AR = DIP7 ; (1 pterm, 1 signal)

rct6.D = rct5.Q ; (1 pterm, 1 signal)
rct6.C = S1BC.Q ; (1 pterm, 1 signal)
rct6.AR = DIP7 ; (1 pterm, 1 signal)

rct7.D = rct6.Q ; (1 pterm, 1 signal)
rct7.C = S1BC.Q ; (1 pterm, 1 signal)
rct7.AR = DIP7 ; (1 pterm, 1 signal)

timdiv.D = !timdiv.Q ; (1 pterm, 1 signal)
timdiv.C = tmr_out ; (1 pterm, 1 signal)

timdiv2.D = !timdiv2.Q ; (1 pterm, 1 signal)
timdiv2.C = timdiv.Q ; (1 pterm, 1 signal)




