vendor_name = ModelSim
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/4bit_mux/codes/DUT.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/4bit_mux/codes/Testbench.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/4bit_mux/codes/Gates.vhdl
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/4bit_mux/codes/mux.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/student/Documents/EE_214/EE-214-Digital-Lab/4bit_mux/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[6]~I\, input_vector[6], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \input_vector[5]~I\, input_vector[5], DUT, 1
instance = comp, \input_vector[3]~I\, input_vector[3], DUT, 1
instance = comp, \add_instance|output~1\, add_instance|output~1, DUT, 1
instance = comp, \input_vector[4]~I\, input_vector[4], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \add_instance|output~0\, add_instance|output~0, DUT, 1
instance = comp, \add_instance|output~2\, add_instance|output~2, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
