{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479563382740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479563382740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 21:49:42 2016 " "Processing started: Sat Nov 19 21:49:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479563382740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479563382740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS1302 -c DS1302 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DS1302 -c DS1302" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479563382740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479563382943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "SRC/top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479563382989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479563382989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/function_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/function_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 FUNCTION_MODULE " "Found entity 1: FUNCTION_MODULE" {  } { { "SRC/FUNCTION_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/FUNCTION_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479563382989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479563382989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1302_MODULE " "Found entity 1: DS1302_MODULE" {  } { { "SRC/DS1302_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479563382989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479563382989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds1302_cmd_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds1302_cmd_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1302_CMD_CTL_MODULE " "Found entity 1: DS1302_CMD_CTL_MODULE" {  } { { "SRC/DS1302_CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_CMD_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479563382989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479563382989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479563383021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1302_MODULE DS1302_MODULE:U3 " "Elaborating entity \"DS1302_MODULE\" for hierarchy \"DS1302_MODULE:U3\"" {  } { { "SRC/top_module.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/top_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479563383021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1302_CMD_CTL_MODULE DS1302_MODULE:U3\|DS1302_CMD_CTL_MODULE:U1 " "Elaborating entity \"DS1302_CMD_CTL_MODULE\" for hierarchy \"DS1302_MODULE:U3\|DS1302_CMD_CTL_MODULE:U1\"" {  } { { "SRC/DS1302_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_MODULE.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479563383021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRead DS1302_CMD_CTL_MODULE.v(105) " "Verilog HDL or VHDL warning at DS1302_CMD_CTL_MODULE.v(105): object \"rRead\" assigned a value but never read" {  } { { "SRC/DS1302_CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_CMD_CTL_MODULE.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479563383021 "|top_module|DS1302_MODULE:U3|DS1302_CMD_CTL_MODULE:U1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DS1302_CMD_CTL_MODULE.v(55) " "Verilog HDL Case Statement information at DS1302_CMD_CTL_MODULE.v(55): all case item expressions in this case statement are onehot" {  } { { "SRC/DS1302_CMD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_CMD_CTL_MODULE.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1479563383021 "|top_module|DS1302_MODULE:U3|DS1302_CMD_CTL_MODULE:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FUNCTION_MODULE DS1302_MODULE:U3\|FUNCTION_MODULE:U2 " "Elaborating entity \"FUNCTION_MODULE\" for hierarchy \"DS1302_MODULE:U3\|FUNCTION_MODULE:U2\"" {  } { { "SRC/DS1302_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/DS1302_MODULE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479563383021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "SRC/top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479563383925 "|top_module|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "SRC/top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479563383925 "|top_module|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "SRC/top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/DS1302/SRC/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479563383925 "|top_module|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479563383925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479563384050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479563384721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479563384721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479563384752 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479563384752 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1479563384752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479563384752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479563384752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479563384768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 21:49:44 2016 " "Processing ended: Sat Nov 19 21:49:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479563384768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479563384768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479563384768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479563384768 ""}
