Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb_isim_beh.exe -prj /media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb_beh.prj work.alu_6502_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502.v" into library work
Analyzing Verilog file "/media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94644 KB
Fuse CPU Usage: 760 ms
Compiling module alu_6502
Compiling module alu_6502_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /media/ricardo/3A3C8F973C8F4CB7/Users/mrrat/Dropbox/FPGA Design II/Projects/ALU6502/alu_6502_tb_isim_beh.exe
Fuse Memory Usage: 654872 KB
Fuse CPU Usage: 770 ms
GCC CPU Usage: 210 ms
