TimeQuest Timing Analyzer report for DE2_115_Media_Computer
Wed Jan 22 16:53:14 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 88. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 91. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Propagation Delay
105. Minimum Propagation Delay
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. MTBF Summary
111. Synchronizer Summary
112. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Progagation Delay
123. Minimum Progagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_115_Media_Computer                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C8                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Jan 22 16:53:01 2020 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Wed Jan 22 16:53:01 2020 ;
; DE2_115_Media_Computer.sdc                                   ; OK     ; Wed Jan 22 16:53:01 2020 ;
+--------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Clock Name                                                                  ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                        ; Targets                                                                         ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; altera_reserved_tck                                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { altera_reserved_tck }                                                         ;
; CLOCK_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { CLOCK_50 }                                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; TD_CLK27                                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { TD_CLK27 }                                                                    ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 62.14 MHz  ; 62.14 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 111.48 MHz ; 111.48 MHz      ; altera_reserved_tck                                                         ;      ;
; 126.55 MHz ; 126.55 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.907  ; 0.000         ;
; CLOCK_50                                                                    ; 12.098 ; 0.000         ;
; altera_reserved_tck                                                         ; 45.515 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
; CLOCK_50                                                                    ; 0.402 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.444 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.066  ; 0.000         ;
; altera_reserved_tck                                                         ; 48.069 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.414 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.590 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.576  ; 0.000         ;
; CLOCK_50                                                                    ; 9.639  ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.490 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                       ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.907 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.014     ;
; 3.941 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 15.983     ;
; 4.332 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.589     ;
; 4.346 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.575     ;
; 4.464 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.435     ;
; 4.498 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.404     ;
; 4.543 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.378     ;
; 4.554 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.367     ;
; 4.625 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 15.273     ;
; 4.631 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 15.305     ;
; 4.650 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 15.286     ;
; 4.659 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 15.242     ;
; 4.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.222     ;
; 4.739 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 15.159     ;
; 4.743 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 15.193     ;
; 4.745 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.176     ;
; 4.773 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 15.128     ;
; 4.829 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.092     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.840 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.059     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 15.028     ;
; 4.889 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 15.010     ;
; 4.903 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.996     ;
; 4.969 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 14.953     ;
; 4.971 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.943     ;
; 4.984 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[5]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 14.952     ;
; 5.005 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.909     ;
; 5.050 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.848     ;
; 5.058 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.840     ;
; 5.064 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.834     ;
; 5.086 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[2]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 14.850     ;
; 5.092 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 14.809     ;
; 5.100 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.799     ;
; 5.111 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.788     ;
; 5.164 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.734     ;
; 5.178 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.720     ;
; 5.188 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.726     ;
; 5.200 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[6]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 14.721     ;
; 5.207 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.707     ;
; 5.249 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 14.643     ;
; 5.261 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.637     ;
; 5.262 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.636     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.265 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.634     ;
; 5.272 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.626     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.279 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.620     ;
; 5.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 14.605     ;
; 5.300 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.614     ;
; 5.302 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.597     ;
; 5.311 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 14.610     ;
; 5.342 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 14.585     ;
; 5.349 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 14.564     ;
; 5.368 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 14.545     ;
; 5.375 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.523     ;
; 5.386 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.512     ;
; 5.386 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.513     ;
; 5.410 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 14.481     ;
; 5.415 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 14.507     ;
; 5.461 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 14.452     ;
; 5.463 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.435     ;
; 5.463 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 14.450     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.476 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.423     ;
; 5.482 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 14.431     ;
; 5.483 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.415     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.487 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 14.412     ;
; 5.497 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.401     ;
; 5.507 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[25] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.422     ;
; 5.524 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 14.367     ;
; 5.526 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 14.374     ;
; 5.541 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[5]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 14.373     ;
; 5.544 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 14.348     ;
; 5.547 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 14.351     ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.098 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.340      ;
; 12.100 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.338      ;
; 12.275 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.163      ;
; 12.396 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.042      ;
; 12.405 ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.033      ;
; 12.408 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 6.030      ;
; 12.595 ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 5.843      ;
; 12.608 ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 5.830      ;
; 12.717 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.362      ; 7.693      ;
; 12.875 ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 5.563      ;
; 13.024 ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.563     ; 5.414      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.110 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.025      ; 6.916      ;
; 13.374 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.537      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.398 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.643      ;
; 13.543 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.374      ;
; 13.568 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.341      ;
; 13.568 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.341      ;
; 13.569 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.340      ;
; 13.569 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.340      ;
; 13.569 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.340      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.570 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.339      ;
; 13.571 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.338      ;
; 13.571 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.338      ;
; 13.571 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.338      ;
; 13.572 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.337      ;
; 13.572 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.337      ;
; 13.572 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.337      ;
; 13.572 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.337      ;
; 13.572 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.337      ;
; 13.610 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.293      ;
; 13.611 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.292      ;
; 13.612 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.291      ;
; 13.613 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.290      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.699 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 6.332      ;
; 13.705 ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                 ; copy_module:processing|reg:outputbufferL|state[23]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.207      ;
; 13.716 ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                 ; copy_module:processing|reg:outputbufferL|state[23]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.196      ;
; 13.739 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.420     ; 5.842      ;
; 13.745 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.164      ;
; 13.745 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.164      ;
; 13.746 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.163      ;
; 13.746 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.163      ;
; 13.746 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.163      ;
; 13.747 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.162      ;
; 13.747 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.162      ;
; 13.747 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.162      ;
; 13.747 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.162      ;
; 13.747 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.162      ;
; 13.784 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[30]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.119      ;
; 13.785 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.118      ;
; 13.786 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.117      ;
; 13.786 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[30]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.117      ;
; 13.787 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[4]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.116      ;
; 13.787 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[25]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.116      ;
; 13.787 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.116      ;
; 13.787 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.116      ;
; 13.788 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[24]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.115      ;
; 13.788 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[29]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.115      ;
; 13.788 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.115      ;
; 13.788 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.115      ;
; 13.789 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[4]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.114      ;
; 13.789 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[25]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.114      ;
; 13.790 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[0]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.113      ;
; 13.790 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[24]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.113      ;
; 13.790 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[29]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.113      ;
; 13.792 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; RythmController:rythmCtl|\prescaler:prescaler_counter[0]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.111      ;
; 13.819 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 6.205      ;
; 13.851 ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                 ; copy_module:processing|reg:outputbufferL|state[21]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.061      ;
; 13.858 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.053      ;
; 13.862 ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                 ; copy_module:processing|reg:outputbufferL|state[21]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.050      ;
; 13.866 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.043      ;
; 13.866 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.043      ;
; 13.867 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.042      ;
; 13.867 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.042      ;
; 13.867 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.042      ;
; 13.868 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.041      ;
; 13.868 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.041      ;
; 13.868 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.041      ;
; 13.868 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 6.041      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 4.684      ;
; 45.682 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 4.507      ;
; 45.939 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 4.250      ;
; 45.987 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.211      ;
; 46.156 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.024      ;
; 46.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.636      ;
; 46.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.606      ;
; 46.649 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.540      ;
; 46.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.375      ;
; 46.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.386      ;
; 46.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.215      ;
; 47.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.046      ;
; 47.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.050      ;
; 47.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.953      ;
; 47.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.655      ;
; 47.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 2.476      ;
; 47.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.452      ;
; 47.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.387      ;
; 48.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 2.185      ;
; 48.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.166      ;
; 48.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.084      ;
; 48.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.656      ;
; 48.695 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 1.509      ;
; 91.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.536      ;
; 91.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.492      ;
; 91.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.165      ;
; 91.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.121      ;
; 91.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.047      ;
; 91.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.995      ;
; 92.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.891      ;
; 92.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.851      ;
; 92.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.823      ;
; 92.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.807      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.806      ;
; 92.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.800      ;
; 92.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.763      ;
; 92.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.671      ;
; 92.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.619      ;
; 92.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.598      ;
; 92.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.598      ;
; 92.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.596      ;
; 92.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.509      ;
; 92.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.502      ;
; 92.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.464      ;
; 92.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.463      ;
; 92.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.458      ;
; 92.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.452      ;
; 92.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.437      ;
; 92.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.429      ;
; 92.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.423      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.357      ;
; 92.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.336      ;
; 92.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.315      ;
; 92.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.268      ;
; 92.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.242      ;
; 92.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.242      ;
; 92.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.236      ;
; 92.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.236      ;
; 92.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.226      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.225      ;
; 92.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.225      ;
; 92.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.201      ;
; 92.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.205      ;
; 92.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.143      ;
; 92.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.149      ;
; 92.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.138      ;
; 92.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.115      ;
; 92.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.109      ;
; 92.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.092      ;
; 92.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.092      ;
; 92.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.081      ;
; 92.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.008      ;
; 92.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.947      ;
; 92.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.965      ;
; 92.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.963      ;
; 92.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.944      ;
; 92.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.962      ;
; 92.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.960      ;
; 92.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.941      ;
; 92.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.938      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.926      ;
; 93.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.945      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.928      ;
; 93.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.930      ;
; 93.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.930      ;
; 93.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.874      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.871      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.865      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.865      ;
; 93.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.827      ;
; 93.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.827      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.778      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.778      ;
; 93.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.772      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.789      ;
; 93.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.766      ;
; 93.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.760      ;
; 93.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.702      ;
; 93.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.651      ;
; 93.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.630      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.145      ;
; 0.394 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.144      ;
; 0.398 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[1]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.149      ;
; 0.402 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.152      ;
; 0.403 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.153      ;
; 0.406 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.156      ;
; 0.406 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.160      ;
; 0.410 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.164      ;
; 0.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.163      ;
; 0.418 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.172      ;
; 0.420 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[2]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.171      ;
; 0.420 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.174      ;
; 0.421 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.163      ;
; 0.421 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[24]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.172      ;
; 0.423 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[7]                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.176      ;
; 0.424 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[1]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.165      ;
; 0.425 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.173      ;
; 0.425 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.160      ;
; 0.425 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[0]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.166      ;
; 0.426 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[8]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.177      ;
; 0.426 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.180      ;
; 0.426 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[7]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.167      ;
; 0.427 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.162      ;
; 0.428 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.176      ;
; 0.429 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.163      ;
; 0.429 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.177      ;
; 0.430 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.180      ;
; 0.430 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.180      ;
; 0.431 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[22]                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.178      ;
; 0.432 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[3]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.183      ;
; 0.432 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.174      ;
; 0.432 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[13]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.184      ;
; 0.432 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.167      ;
; 0.433 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.174      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.170      ;
; 0.436 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.190      ;
; 0.437 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.171      ;
; 0.438 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.186      ;
; 0.438 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[5]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.179      ;
; 0.439 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.178      ;
; 0.439 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.177      ;
; 0.440 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[6]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.191      ;
; 0.441 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.182      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_WAIT_COMMAND                                                                                                                                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_WAIT_COMMAND                                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                                                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                                                                              ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                                                                                                                                              ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|full_dff                                                                                                                          ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|full_dff                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                     ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; copy_module:processing|reg:outputbufferL|state[7]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.143      ;
; 0.403 ; copy_module:processing|reg:outputbufferL|state[9]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.144      ;
; 0.406 ; copy_module:processing|reg:outputbufferL|state[2]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.147      ;
; 0.408 ; copy_module:processing|reg:outputbufferL|state[5]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.149      ;
; 0.415 ; copy_module:processing|reg:outputbufferL|state[11]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.156      ;
; 0.423 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.170      ;
; 0.426 ; copy_module:processing|reg:outputbufferL|state[6]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.167      ;
; 0.430 ; copy_module:processing|reg:outputbufferL|state[1]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.171      ;
; 0.431 ; copy_module:processing|reg:outputbufferL|state[8]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.172      ;
; 0.432 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.179      ;
; 0.432 ; copy_module:processing|reg:outputbufferL|state[4]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.173      ;
; 0.438 ; copy_module:processing|reg:outputbufferL|state[3]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.179      ;
; 0.439 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.186      ;
; 0.441 ; copy_module:processing|reg:outputbufferL|state[10]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.182      ;
; 0.444 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                         ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.counting_down                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|state.counting_up                                                                                                                                                                                             ; sine_wave:synth|state.counting_up                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|table_index[0]                                                                                                                                                                                                ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|table_index[2]                                                                                                                                                                                                ; sine_wave:synth|table_index[2]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|table_index[3]                                                                                                                                                                                                ; sine_wave:synth|table_index[3]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|table_index[1]                                                                                                                                                                                                ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sine_wave:synth|positive_cycle                                                                                                                                                                                                ; sine_wave:synth|positive_cycle                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                       ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                               ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.746      ;
; 0.455 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.202      ;
; 0.456 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.758      ;
; 0.458 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.758      ;
; 0.458 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.205      ;
; 0.458 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.758      ;
; 0.467 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.214      ;
; 0.477 ; copy_module:processing|reg:outputbufferL|state[0]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 1.218      ;
; 0.484 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.786      ;
; 0.485 ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                              ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.216      ;
; 0.490 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.237      ;
; 0.492 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.223      ;
; 0.493 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.793      ;
; 0.493 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.794      ;
; 0.495 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.795      ;
; 0.497 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.797      ;
; 0.500 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.801      ;
; 0.502 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.803      ;
; 0.506 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.237      ;
; 0.510 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.812      ;
; 0.510 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.810      ;
; 0.525 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.827      ;
; 0.543 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.274      ;
; 0.615 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.346      ;
; 0.629 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.360      ;
; 0.633 ; audio_and_video_config:avIntf|data_to_transfer[6]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.935      ;
; 0.634 ; audio_and_video_config:avIntf|data_to_transfer[0]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; audio_and_video_config:avIntf|data_to_transfer[7]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.936      ;
; 0.635 ; audio_and_video_config:avIntf|data_to_transfer[3]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.937      ;
; 0.635 ; audio_and_video_config:avIntf|data_to_transfer[5]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.937      ;
; 0.644 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.change_up                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.945      ;
; 0.647 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.949      ;
; 0.658 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.960      ;
; 0.681 ; audio_and_video_config:avIntf|data_to_transfer[4]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.983      ;
; 0.685 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.987      ;
; 0.691 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.993      ;
; 0.695 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.997      ;
; 0.708 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.007      ;
; 0.709 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.011      ;
; 0.711 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.012      ;
; 0.711 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.012      ;
; 0.718 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                      ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.020      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.456 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.457 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.457 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.475 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.777      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.496 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.797      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.801      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.804      ;
; 0.502 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.503 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.804      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.810      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.816      ;
; 0.515 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.818      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.820      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.822      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.827      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.830      ;
; 0.535 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.836      ;
; 0.536 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.837      ;
; 0.543 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.844      ;
; 0.552 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.853      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.934      ;
; 0.634 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.935      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.935      ;
; 0.635 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.936      ;
; 0.635 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.936      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.936      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.937      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.937      ;
; 0.640 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.942      ;
; 0.657 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.959      ;
; 0.660 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.963      ;
; 0.662 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.963      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.966      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.066  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 5.704      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 5.716      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.088  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.199     ; 5.714      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 4.089  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 5.719      ;
; 11.651 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_serial_port_avalon_rs232_slave_translator:serial_port_avalon_rs232_slave_translator|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator|read_latency_shift_reg[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.201      ;
; 11.651 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.201      ;
; 11.651 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.201      ;
; 11.651 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.201      ;
; 11.651 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.201      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 11.978 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.197      ; 8.135      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.698      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.695      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.695      ;
; 12.173 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.695      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[2]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.689      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[9]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ien_AE                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_usb_avalon_usb_slave_translator:usb_avalon_usb_slave_translator|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[9]                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.682      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.686      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[0]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.689      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[1]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 7.660      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.705      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.689      ;
; 12.174 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.686      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 7.646      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 7.646      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 7.646      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.647      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.647      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 7.646      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.644      ;
; 12.175 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.647      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.145      ;
; 48.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.991      ;
; 48.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.991      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 95.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.043      ;
; 96.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.809      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.090      ;
; 96.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.957      ;
; 97.332 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.579      ;
; 97.332 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.579      ;
; 97.332 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.579      ;
; 97.332 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.579      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.488      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.390      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.390      ;
; 97.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.390      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.370      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.368      ;
; 97.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.355      ;
; 97.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.355      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.284      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.284      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.155      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.155      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.155      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.155      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.155      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.154      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.124      ;
; 97.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.113      ;
; 97.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.113      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.047      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.047      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.047      ;
; 97.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.047      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.026      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.026      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.026      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.717      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.905      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.905      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.905      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.905      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.905      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.939      ;
; 1.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.009      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.009      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.019      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.043      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.043      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.043      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.043      ;
; 1.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.043      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.048      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.150      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.150      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.223      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.223      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.232      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.248      ;
; 1.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.289      ;
; 1.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.289      ;
; 1.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.289      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.361      ;
; 2.099 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.401      ;
; 2.099 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.401      ;
; 2.099 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.401      ;
; 2.099 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.401      ;
; 2.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.818      ;
; 2.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.883      ;
; 2.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.883      ;
; 2.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.883      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.590 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.249      ;
; 1.590 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.249      ;
; 1.590 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.249      ;
; 1.590 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.249      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.596 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.293      ;
; 1.617 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.322      ;
; 1.617 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.322      ;
; 1.617 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 2.322      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.280      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.280      ;
; 1.618 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.280      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.259      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 2.295      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 2.295      ;
; 1.641 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 2.295      ;
; 1.866 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.513      ;
; 1.866 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.513      ;
; 1.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.544      ;
; 1.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.544      ;
; 1.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.544      ;
; 1.914 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.561      ;
; 1.914 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.561      ;
; 1.914 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.561      ;
; 1.942 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 2.622      ;
; 1.942 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 2.622      ;
; 1.942 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 2.622      ;
; 1.946 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.576      ;
; 1.946 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.576      ;
; 1.946 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.576      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 1.987 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.602      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.412 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.074      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.487 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.774      ;
; 2.487 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.774      ;
; 2.820 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.111      ;
; 2.820 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.111      ;
; 2.877 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.154      ;
; 2.877 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.154      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT16 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT17 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT1  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT2  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT3  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT4  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT0  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT1  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT2  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT3  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT4  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4                           ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT1                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT10                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT11                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT12                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT13                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT14                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT15                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT16                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT17                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT18                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT19                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT2                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT20                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT21                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT22                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT23                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT3                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT4                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT5                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT6                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT7                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT8                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT9                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8                           ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT1                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT10                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT11                 ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT2                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT3                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT4                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT5                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT6                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT7                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT8                  ;
; 9.576 ; 9.977        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT9                  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.577 ; 9.978        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.639 ; 9.874        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; 9.639 ; 9.874        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; 9.640 ; 9.875        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 9.640 ; 9.875        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 9.677 ; 9.835        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ;
; 9.678 ; 9.836        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ;
; 9.698 ; 9.886        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ;
; 9.747 ; 9.905        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                                     ;
; 9.756 ; 9.914        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                                   ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                           ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                        ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                             ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                              ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                        ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[0]                                                                                                                                                                                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[15]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[16]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[17]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[18]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[19]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[20]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[21]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[22]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[23]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[24]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[25]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[29]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[2]                                                                                                                                                                                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[30]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[31]                                                                                                                                                                                       ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[3]                                                                                                                                                                                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|\prescaler:prescaler_counter[4]                                                                                                                                                                                        ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|positive_cycle                                                                                                                                                                                                                  ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|state.change_down                                                                                                                                                                                                               ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|state.change_up                                                                                                                                                                                                                 ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|state.counting_down                                                                                                                                                                                                             ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|state.counting_up                                                                                                                                                                                                               ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                  ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                  ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|table_index[2]                                                                                                                                                                                                                  ;
; 9.779 ; 9.967        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sine_wave:synth|table_index[3]                                                                                                                                                                                                                  ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                                       ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                          ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE                                                                                                                                               ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                                      ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                                                                     ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                ;
; 9.780 ; 9.968        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.710       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ;
; 49.490 ; 49.710       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ;
; 49.493 ; 49.713       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                            ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                      ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                   ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                   ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                   ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                   ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                   ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                            ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                            ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                            ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                            ;
; 49.549 ; 49.737       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                            ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                            ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                    ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                      ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                           ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                        ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                        ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                        ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                        ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                         ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                 ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                   ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                              ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                             ;
; 49.550 ; 49.738       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                             ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                              ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                              ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                              ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                              ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                   ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                   ;
; 49.551 ; 49.739       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; -1.903 ; -1.796 ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; -1.945 ; -1.838 ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; 7.166  ; 7.537  ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; 7.166  ; 7.537  ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.399  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.381  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.392  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.392  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.393  ; 1.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.440  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.338  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.354  ; 1.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.350  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.364  ; 1.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.360  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.370  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.338  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.358  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.366  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.370  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.366  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.368  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.438  ; 1.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.395  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.347  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.393  ; 1.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.384  ; 1.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.346  ; 1.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.430  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.440  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.432  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.424  ; 1.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.434  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.432  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.375  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.426  ; 1.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.375  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.386  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.426  ; 1.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.396  ; 1.501  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; 6.023  ; 6.367  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 1.479  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.479  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 1.413  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 1.393  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.256  ; 5.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.256  ; 5.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.812  ; 5.055  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.902  ; 5.180  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.706  ; 4.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.218  ; 5.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.246  ; 5.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.752  ; 5.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.675  ; 4.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 7.307  ; 7.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.658  ; 7.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.157  ; 6.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.456  ; 6.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.846  ; 7.109  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.839  ; 7.109  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.104  ; 6.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.927  ; 6.242  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.213  ; 6.544  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.241  ; 6.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.307  ; 7.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 6.849  ; 7.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.172  ; 7.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.168  ; 7.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.320  ; 6.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.915  ; 7.265  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.715  ; 7.086  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; 6.914  ; 7.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; 6.297  ; 6.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; 6.914  ; 7.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 7.531  ; 7.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.480  ; 5.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.480  ; 5.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.509  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.410  ; 1.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.390  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411  ; 1.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411  ; 1.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.391  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.492  ; 1.599  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.464  ; 1.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.509  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.607  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.432  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.391  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 1.524  ; 1.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.524  ; 1.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.502  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.510  ; 1.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.498  ; 1.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 1.506  ; 1.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 1.488  ; 1.532  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 1.494  ; 1.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 1.500  ; 1.544  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 1.443  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 1.508  ; 1.552  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 1.443  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 1.435  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 1.431  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 1.458  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 1.434  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 1.428  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 1.458  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 1.452  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; 6.784  ; 7.133  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.663  ; 5.392  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 10.075 ; 10.373 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; 2.195  ; 2.088  ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; 2.238  ; 2.131  ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; -2.931 ; -3.237 ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; -2.931 ; -3.237 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.708 ; -0.812 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.708 ; -0.812 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.696 ; -0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; -0.657 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; -0.653 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; -0.663 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; -0.673 ; -0.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; -0.661 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; -0.673 ; -0.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; -0.671 ; -0.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; -0.742 ; -0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; -0.649 ; -0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; -0.696 ; -0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; -0.649 ; -0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; -0.743 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; -0.734 ; -0.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; -0.727 ; -0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; -0.737 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; -0.734 ; -0.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; -0.678 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; -0.729 ; -0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; -0.678 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; -0.729 ; -0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; -4.999 ; -5.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -0.688 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -0.777 ; -0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -0.708 ; -0.752 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -0.688 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -3.708 ; -3.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -4.328 ; -4.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -3.906 ; -4.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -3.989 ; -4.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -3.802 ; -4.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -4.296 ; -4.485 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.322 ; -4.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -3.847 ; -4.076 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -3.708 ; -3.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; -4.977 ; -5.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -5.681 ; -6.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -5.198 ; -5.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -5.419 ; -5.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -5.797 ; -6.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -5.855 ; -6.101 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -5.147 ; -5.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -4.977 ; -5.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -5.252 ; -5.557 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -5.279 ; -5.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -6.304 ; -6.719 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -5.862 ; -6.221 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -6.110 ; -6.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -6.171 ; -6.520 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -5.353 ; -5.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -5.862 ; -6.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -5.736 ; -6.080 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; -5.315 ; -5.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; -5.315 ; -5.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; -5.884 ; -6.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -0.647 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.539 ; -4.836 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.539 ; -4.836 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.693 ; -0.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.788 ; -0.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.760 ; -0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.806 ; -0.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.797 ; -0.904 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.727 ; -0.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.693 ; -0.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.724 ; -0.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.822 ; -0.866 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.799 ; -0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.807 ; -0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.795 ; -0.839 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -0.803 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -0.784 ; -0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -0.790 ; -0.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -0.797 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -0.739 ; -0.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -0.806 ; -0.850 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -0.739 ; -0.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -0.731 ; -0.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -0.727 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -0.755 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -0.730 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -0.724 ; -0.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -0.755 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -0.749 ; -0.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; -5.572 ; -5.927 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.032 ; -1.560 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -2.425 ; -2.848 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 6.689  ; 6.572  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 6.537  ; 6.426  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 11.936 ; 11.620 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.729  ; 5.268  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 3.530  ; 3.419  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 3.521  ; 3.410  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 3.532  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 3.520  ; 3.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 3.518  ; 3.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 3.530  ; 3.419  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 3.544  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 3.544  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 3.528  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 3.561  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 3.528  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 3.505  ; 3.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 3.589  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 3.529  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 3.531  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 3.541  ; 3.430  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 3.570  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 3.534  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 3.545  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 3.589  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 3.578  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 3.565  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 3.578  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 3.564  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 3.574  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 5.057  ; 5.114  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.635  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 5.057  ; 5.114  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 3.561  ; 3.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.536  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 5.017  ; 5.085  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 3.580  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 5.048  ; 5.116  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.594  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 3.693  ; 3.671  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 3.654  ; 3.632  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.703  ; 3.681  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.649  ; 3.627  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 5.013  ; 5.081  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 5.048  ; 5.116  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 3.684  ; 3.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.647  ; 3.625  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 3.643  ; 3.621  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.649  ; 3.627  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.639  ; 3.617  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 3.646  ; 3.624  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 3.659  ; 3.637  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 3.684  ; 3.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.745  ; 5.284  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.674  ; 3.652  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 3.600  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.745  ; 5.284  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 3.503  ; 3.392  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 3.552  ; 3.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 3.552  ; 3.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 3.583  ; 3.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 3.507  ; 3.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.573  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.583  ; 3.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 3.510  ; 3.399  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.510  ; 3.399  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.505  ; 3.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 5.733  ; 5.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 5.733  ; 5.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 3.517  ; 3.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 3.565  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 3.555  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 3.498  ; 3.387  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 3.499  ; 3.388  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.498  ; 3.387  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 3.509  ; 3.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.503  ; 3.392  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 3.571  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 3.513  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.561  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 3.571  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 3.558  ; 3.447  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.630  ; 3.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.693  ; 5.241  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.633  ; 3.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.693  ; 5.241  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.659  ; 5.207  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.671  ; 3.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 3.652  ; 3.609  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.603  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.641  ; 3.598  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.652  ; 3.609  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.622  ; 3.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.651  ; 3.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.622  ; 3.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.651  ; 3.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 5.032  ; 5.089  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.645  ; 3.602  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.580  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.580  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.593  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.573  ; 3.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.583  ; 3.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.612  ; 3.569  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.602  ; 3.559  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.575  ; 3.532  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 5.025  ; 5.082  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.594  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.598  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.618  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.586  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.615  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 5.032  ; 5.089  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.576  ; 3.533  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.594  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.696  ; 5.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.696  ; 5.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.567  ; 3.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.682  ; 3.565  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.658  ; 3.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.630  ; 3.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.496  ; 3.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.646  ; 3.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.656  ; 3.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.635  ; 3.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.682  ; 3.565  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.671  ; 3.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 3.577  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 3.576  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.021  ; 5.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.533  ; 3.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.533  ; 3.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.741  ; 5.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.679  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.679  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.714  ; 3.597  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.741  ; 5.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.693  ; 3.576  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.710  ; 5.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.670  ; 5.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.546  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.559  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.663  ; 3.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.672  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.569  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.559  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.569  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.710  ; 5.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.385 ; 15.672 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 6.567  ; 6.450  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 6.416  ; 6.304  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 9.863  ; 9.568  ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 2.977  ; 2.865  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.041  ; 2.929  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 3.029  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.982  ; 2.870  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.991  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.195  ; 4.733  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.977  ; 2.865  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.982  ; 2.870  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.990  ; 2.878  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.996  ; 2.884  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 3.005  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.202  ; 4.740  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.988  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.041  ; 2.929  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.977  ; 2.865  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.998  ; 2.886  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.987  ; 2.875  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 2.984  ; 2.872  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 3.019  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 3.019  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.995  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.997  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 3.011  ; 2.899  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 3.011  ; 2.899  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.995  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.024  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 3.024  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 3.003  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 3.028  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 2.995  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.972  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 2.982  ; 2.870  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 2.986  ; 2.874  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 2.992  ; 2.880  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 2.996  ; 2.884  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 3.006  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 2.998  ; 2.886  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 2.990  ; 2.878  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 3.006  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 2.990  ; 2.878  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 3.008  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 3.038  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 3.001  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 2.989  ; 2.877  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 3.003  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 3.012  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 2.990  ; 2.878  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 3.046  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 3.035  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 3.056  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 3.044  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 3.032  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 3.035  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 3.042  ; 2.930  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 3.044  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 3.030  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 3.030  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 3.030  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 3.040  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 3.005  ; 2.967  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.102  ; 3.058  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 4.524  ; 4.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.073  ; 3.029  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 3.029  ; 2.991  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.005  ; 2.967  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 4.484  ; 4.552  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 3.047  ; 3.009  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 3.060  ; 3.022  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.060  ; 3.022  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 3.159  ; 3.137  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 3.122  ; 3.100  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.169  ; 3.147  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.117  ; 3.095  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 4.480  ; 4.548  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 4.514  ; 4.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 3.108  ; 3.086  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.116  ; 3.094  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 3.112  ; 3.090  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.118  ; 3.096  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.108  ; 3.086  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 3.114  ; 3.092  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 3.127  ; 3.105  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 3.152  ; 3.130  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 2.970  ; 2.858  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.142  ; 3.120  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 3.067  ; 3.029  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.212  ; 4.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 2.970  ; 2.858  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 3.018  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 3.018  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 2.988  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 2.972  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 2.989  ; 2.877  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.040  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.050  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 2.978  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 2.972  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 5.200  ; 4.738  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 2.984  ; 2.872  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 3.031  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 3.021  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 2.982  ; 2.870  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 2.964  ; 2.852  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 2.964  ; 2.852  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 2.986  ; 2.874  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 2.966  ; 2.854  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 2.964  ; 2.852  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 2.975  ; 2.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 5.202  ; 4.740  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 2.970  ; 2.858  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 2.980  ; 2.868  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 2.980  ; 2.868  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 2.985  ; 2.873  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.027  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 3.037  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 3.015  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 3.024  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 2.981  ; 2.869  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.097  ; 2.980  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.088  ; 2.971  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.095  ; 2.978  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.148  ; 3.031  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.148  ; 3.031  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.088  ; 2.971  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.102  ; 2.985  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.100  ; 2.983  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.160  ; 4.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.085  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.128  ; 4.676  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.138  ; 3.021  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.148  ; 3.031  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 3.070  ; 3.026  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.070  ; 3.026  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.073  ; 3.029  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.109  ; 3.065  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.119  ; 3.075  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.089  ; 3.045  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.118  ; 3.074  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.089  ; 3.045  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.118  ; 3.074  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.073  ; 3.029  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 3.041  ; 2.997  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.112  ; 3.068  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.047  ; 3.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.047  ; 3.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.060  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.041  ; 2.997  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.051  ; 3.007  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.079  ; 3.035  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.069  ; 3.025  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.042  ; 2.998  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.493  ; 4.549  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.061  ; 3.017  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.065  ; 3.021  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.085  ; 3.041  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.053  ; 3.009  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.082  ; 3.038  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.499  ; 4.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.043  ; 2.999  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.061  ; 3.017  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.163  ; 4.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.963  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.106  ; 2.989  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.077  ; 2.960  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.126  ; 3.009  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.077  ; 2.960  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.077  ; 2.960  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.087  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.098  ; 2.981  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.963  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.114  ; 2.997  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.124  ; 3.007  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.104  ; 2.987  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.114  ; 2.997  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.127  ; 3.010  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.150  ; 3.033  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.138  ; 3.021  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.127  ; 3.010  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 3.044  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.015  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 3.043  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.032  ; 4.821  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.992  ; 2.880  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 2.999  ; 2.887  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.999  ; 2.887  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.975  ; 2.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.989  ; 2.877  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.986  ; 2.874  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.985  ; 2.873  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.145  ; 3.028  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.006  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.145  ; 3.028  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.152  ; 3.035  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.181  ; 4.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.180  ; 3.063  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.208  ; 4.756  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.160  ; 3.043  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.116  ; 2.999  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.177  ; 4.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.019  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.975  ; 2.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.975  ; 2.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.137  ; 4.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.013  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.046  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.026  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.025  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.035  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.035  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.016  ; 2.904  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.131  ; 3.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.140  ; 3.023  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.036  ; 2.924  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.025  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.036  ; 2.924  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.006  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.006  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.165  ; 3.048  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.003  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.177  ; 4.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.924 ; 13.222 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 3.169 ;    ;    ; 3.081 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 2.562 ;    ;    ; 2.475 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                     ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 10.746 ; 10.576 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 4.676  ; 4.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 6.281  ; 6.111  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 5.659  ; 5.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 5.340  ; 5.170  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 5.340  ; 5.170  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 5.324  ; 5.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 4.676  ; 4.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 4.676  ; 4.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 5.330  ; 5.160  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 5.351  ; 5.181  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 5.626  ; 5.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 7.083  ; 6.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 8.505  ; 8.335  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 8.746  ; 8.576  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 8.610  ; 8.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 6.006  ; 5.836  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 5.365  ; 5.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 5.626  ; 5.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 8.492  ; 8.322  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 5.969  ; 5.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 8.016  ; 7.846  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 5.351  ; 5.181  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 6.117  ; 5.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 7.518  ; 7.348  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 9.578  ; 9.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 7.021  ; 6.851  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 6.900  ; 6.730  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 10.007 ; 9.837  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 7.512  ; 7.342  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 6.753  ; 6.583  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 5.876  ; 5.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 6.858  ; 6.688  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 6.116  ; 5.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 8.065  ; 7.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 6.783  ; 6.613  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 6.766  ; 6.596  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 8.199  ; 8.029  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 6.812  ; 6.642  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 8.422  ; 8.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 10.132 ; 9.962  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 6.711  ; 6.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 8.717  ; 8.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 6.866  ; 6.688  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 7.249  ; 7.071  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 8.086  ; 7.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 8.086  ; 7.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 7.642  ; 7.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 6.898  ; 6.720  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 6.866  ; 6.688  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 7.289  ; 7.111  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 10.091 ; 9.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 8.019  ; 7.841  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.647  ; 9.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.259  ; 9.081  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.647  ; 9.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.259  ; 9.081  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.856  ; 8.678  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.856  ; 8.678  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.665  ; 9.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.247  ; 8.094  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.019  ; 7.841  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.019  ; 7.841  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.845  ; 8.667  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.845  ; 8.667  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.420  ; 8.242  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.460  ; 8.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.413  ; 8.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.420  ; 8.242  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.006  ; 5.836  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 7.012  ; 6.842  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 7.012  ; 6.842  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.940  ; 7.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 8.303  ; 8.133  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 8.275  ; 8.105  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.293  ; 8.123  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.293  ; 8.123  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 8.283  ; 8.113  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 8.297  ; 8.127  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 8.297  ; 8.127  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.940  ; 7.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 9.163  ; 8.985  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 9.087  ; 8.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.732  ; 8.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 9.139  ; 8.961  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.627  ; 8.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 8.278  ; 8.108  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 8.283  ; 8.113  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 8.278  ; 8.108  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 9.966 ; 9.796 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 3.970 ; 3.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.511 ; 5.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 4.914 ; 4.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 4.607 ; 4.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 4.607 ; 4.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.592 ; 4.422 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 3.970 ; 3.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 3.970 ; 3.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 4.598 ; 4.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 4.618 ; 4.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 4.883 ; 4.713 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 6.281 ; 6.111 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 7.647 ; 7.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 7.878 ; 7.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 7.746 ; 7.576 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 5.248 ; 5.078 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 4.631 ; 4.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 4.883 ; 4.713 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 7.633 ; 7.463 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 5.211 ; 5.041 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 7.176 ; 7.006 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 4.618 ; 4.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.353 ; 5.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 6.698 ; 6.528 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 8.675 ; 8.505 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 6.221 ; 6.051 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 6.105 ; 5.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 9.087 ; 8.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 6.692 ; 6.522 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 5.964 ; 5.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 5.121 ; 4.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 6.064 ; 5.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.353 ; 5.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 7.222 ; 7.052 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 5.994 ; 5.824 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 5.977 ; 5.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 7.352 ; 7.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 6.022 ; 5.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 7.567 ; 7.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 9.207 ; 9.037 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 5.925 ; 5.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 7.849 ; 7.679 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 5.751 ; 5.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 6.119 ; 5.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 6.922 ; 6.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 6.922 ; 6.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 6.496 ; 6.318 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 5.782 ; 5.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 5.751 ; 5.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 6.157 ; 5.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 8.930 ; 8.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 7.220 ; 7.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.783 ; 8.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.411 ; 8.233 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.783 ; 8.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.411 ; 8.233 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.024 ; 7.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.024 ; 7.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.800 ; 8.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.433 ; 7.280 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.220 ; 7.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.220 ; 7.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.014 ; 7.836 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.014 ; 7.836 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.606 ; 7.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.643 ; 7.465 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.599 ; 7.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.606 ; 7.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.104 ; 4.934 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 5.465 ; 5.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 5.465 ; 5.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.103 ; 6.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.451 ; 7.281 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.424 ; 7.254 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.442 ; 7.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.442 ; 7.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.432 ; 7.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.445 ; 7.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.445 ; 7.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.103 ; 6.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.319 ; 8.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.246 ; 8.068 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 7.905 ; 7.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.296 ; 8.118 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 7.804 ; 7.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.427 ; 7.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.432 ; 7.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.427 ; 7.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                          ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 10.411    ; 10.581    ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 4.494     ; 4.664     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.914     ; 6.084     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 5.387     ; 5.557     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 5.103     ; 5.273     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 5.103     ; 5.273     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 5.084     ; 5.254     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 4.494     ; 4.664     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 4.494     ; 4.664     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 5.091     ; 5.261     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 5.120     ; 5.290     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 5.339     ; 5.509     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 6.826     ; 6.996     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 8.238     ; 8.408     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 8.047     ; 8.217     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 7.893     ; 8.063     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 5.658     ; 5.828     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 5.133     ; 5.303     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 5.340     ; 5.510     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 7.817     ; 7.987     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 5.650     ; 5.820     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 7.369     ; 7.539     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 5.120     ; 5.290     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.876     ; 6.046     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 7.209     ; 7.379     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 9.134     ; 9.304     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 6.782     ; 6.952     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 6.640     ; 6.810     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 9.120     ; 9.290     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 7.049     ; 7.219     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 6.473     ; 6.643     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 5.741     ; 5.911     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 6.513     ; 6.683     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.890     ; 6.060     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 7.545     ; 7.715     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 6.457     ; 6.627     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 6.647     ; 6.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 7.579     ; 7.749     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 6.478     ; 6.648     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 7.811     ; 7.981     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 9.183     ; 9.353     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 6.383     ; 6.553     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 8.097     ; 8.267     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 6.432     ; 6.610     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 6.797     ; 6.975     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 7.594     ; 7.772     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 7.594     ; 7.772     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 7.178     ; 7.356     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 6.456     ; 6.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 6.432     ; 6.610     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 6.831     ; 7.009     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 9.259     ; 9.775     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 7.731     ; 7.909     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.247     ; 9.425     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.887     ; 9.065     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.247     ; 9.425     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.887     ; 9.065     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.509     ; 8.687     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.509     ; 8.687     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.265     ; 9.443     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.957     ; 8.110     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.731     ; 7.909     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.731     ; 7.909     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.498     ; 8.676     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.498     ; 8.676     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.086     ; 8.264     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.143     ; 8.321     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.099     ; 8.277     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.086     ; 8.264     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.838     ; 6.008     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 6.552     ; 6.722     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 6.552     ; 6.722     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.409     ; 7.579     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.808     ; 7.978     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.781     ; 7.951     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.797     ; 7.967     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.797     ; 7.967     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.791     ; 7.961     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.802     ; 7.972     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.802     ; 7.972     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.409     ; 7.579     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.625     ; 8.803     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.566     ; 8.744     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.246     ; 8.424     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.603     ; 8.781     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.070     ; 8.248     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.786     ; 7.956     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.791     ; 7.961     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.786     ; 7.956     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                  ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 9.612     ; 9.782     ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 3.789     ; 3.959     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.152     ; 5.322     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 4.646     ; 4.816     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 4.373     ; 4.543     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 4.373     ; 4.543     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.355     ; 4.525     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 3.789     ; 3.959     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 3.789     ; 3.959     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 4.362     ; 4.532     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 4.389     ; 4.559     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 4.601     ; 4.771     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 6.028     ; 6.198     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 7.384     ; 7.554     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 7.200     ; 7.370     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 7.051     ; 7.221     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 4.907     ; 5.077     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 4.402     ; 4.572     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 4.602     ; 4.772     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 6.978     ; 7.148     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 4.898     ; 5.068     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 6.548     ; 6.718     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 4.389     ; 4.559     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.115     ; 5.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 6.395     ; 6.565     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 8.242     ; 8.412     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 5.984     ; 6.154     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 5.849     ; 6.019     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 8.229     ; 8.399     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 6.240     ; 6.410     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 5.689     ; 5.859     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 4.984     ; 5.154     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 5.725     ; 5.895     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.129     ; 5.299     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 6.717     ; 6.887     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 5.673     ; 5.843     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 5.856     ; 6.026     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 6.751     ; 6.921     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 5.694     ; 5.864     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 6.973     ; 7.143     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 8.289     ; 8.459     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 5.602     ; 5.772     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 7.247     ; 7.417     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 5.423     ; 5.601     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 5.773     ; 5.951     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 6.539     ; 6.717     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 6.539     ; 6.717     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 6.139     ; 6.317     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 5.446     ; 5.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 5.423     ; 5.601     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 5.806     ; 5.984     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 8.206     ; 8.722     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 6.937     ; 7.115     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.392     ; 8.570     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.046     ; 8.224     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.392     ; 8.570     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.046     ; 8.224     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.683     ; 7.861     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.683     ; 7.861     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.410     ; 8.588     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.149     ; 7.302     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.937     ; 7.115     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.937     ; 7.115     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.673     ; 7.851     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.673     ; 7.851     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.278     ; 7.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.333     ; 7.511     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.290     ; 7.468     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.278     ; 7.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.904     ; 5.074     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 5.166     ; 5.336     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 5.166     ; 5.336     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 6.587     ; 6.757     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.969     ; 7.139     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.944     ; 7.114     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.959     ; 7.129     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.959     ; 7.129     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.953     ; 7.123     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.963     ; 7.133     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.963     ; 7.133     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 6.587     ; 6.757     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 7.795     ; 7.973     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 7.738     ; 7.916     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 7.431     ; 7.609     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 7.774     ; 7.952     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 7.262     ; 7.440     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 6.948     ; 7.118     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.953     ; 7.123     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 6.948     ; 7.118     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.033 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.004       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.043                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.016       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.016       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 195.846                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.818       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.028       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.014                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.819       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.195       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 66.16 MHz  ; 66.16 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 122.1 MHz  ; 122.1 MHz       ; altera_reserved_tck                                                         ;      ;
; 135.76 MHz ; 135.76 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.885  ; 0.000         ;
; CLOCK_50                                                                    ; 12.634 ; 0.000         ;
; altera_reserved_tck                                                         ; 45.905 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.377 ; 0.000         ;
; CLOCK_50                                                                    ; 0.388 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.393 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.545  ; 0.000         ;
; altera_reserved_tck                                                         ; 48.378 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.268 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.446 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.589  ; 0.000         ;
; CLOCK_50                                                                    ; 9.636  ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.362 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                       ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.885 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 15.045     ;
; 4.892 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 15.042     ;
; 5.260 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.670     ;
; 5.271 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.659     ;
; 5.301 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.608     ;
; 5.308 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.605     ;
; 5.432 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.477     ;
; 5.437 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.493     ;
; 5.439 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.474     ;
; 5.466 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.464     ;
; 5.534 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.413     ;
; 5.548 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.399     ;
; 5.561 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 14.363     ;
; 5.576 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 14.329     ;
; 5.583 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.326     ;
; 5.629 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.301     ;
; 5.660 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.287     ;
; 5.676 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.233     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.677 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.232     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.684 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 14.229     ;
; 5.687 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.222     ;
; 5.693 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 14.237     ;
; 5.693 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 4.149      ;
; 5.807 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.102     ;
; 5.818 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.091     ;
; 5.837 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 14.087     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[5]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.105     ;
; 5.843 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 14.089     ;
; 5.853 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.056     ;
; 5.881 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 14.024     ;
; 5.882 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.027     ;
; 5.888 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 14.021     ;
; 5.916 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[22] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 14.008     ;
; 5.928 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.914      ;
; 5.940 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[2]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 14.007     ;
; 5.950 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.976     ;
; 5.951 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.954     ;
; 5.962 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.943     ;
; 5.964 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.962     ;
; 5.977 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.926     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.925     ;
; 6.013 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.896     ;
; 6.037 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[6]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.893     ;
; 6.045 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.864     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.052 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.857     ;
; 6.057 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.852     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.063 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.846     ;
; 6.064 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.849     ;
; 6.076 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.850     ;
; 6.081 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.845     ;
; 6.095 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.831     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.795     ;
; 6.109 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.800     ;
; 6.128 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.777     ;
; 6.133 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 13.797     ;
; 6.157 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.748     ;
; 6.176 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[8]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.733     ;
; 6.207 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]  ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.719     ;
; 6.214 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 13.723     ;
; 6.225 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.697     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.229 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.680     ;
; 6.239 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[3]  ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.683     ;
; 6.240 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[10] ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.669     ;
; 6.252 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[14] ; nios_system:NiosII|nios_system_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.647     ;
; 6.253 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.650     ;
; 6.256 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.649     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[2]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[9]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[3]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.651     ;
; 6.258 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[5]  ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.668     ;
; 6.259 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[6] ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_offset[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 13.652     ;
; 6.267 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.638     ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.634 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.990      ;
; 12.636 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.988      ;
; 12.784 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.840      ;
; 12.907 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.717      ;
; 12.914 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.710      ;
; 12.920 ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.704      ;
; 13.075 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.325      ; 7.289      ;
; 13.089 ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.535      ;
; 13.091 ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.533      ;
; 13.366 ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.258      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.469 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 6.559      ;
; 13.487 ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.378     ; 5.137      ;
; 13.886 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.035      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.897 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 6.145      ;
; 13.928 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.991      ;
; 13.929 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.990      ;
; 13.929 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.990      ;
; 13.929 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.990      ;
; 13.930 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.989      ;
; 13.930 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.989      ;
; 13.930 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.989      ;
; 13.930 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.989      ;
; 13.930 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.989      ;
; 13.931 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.988      ;
; 13.931 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.988      ;
; 13.931 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.988      ;
; 13.931 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.988      ;
; 13.931 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.988      ;
; 13.932 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.987      ;
; 13.932 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.987      ;
; 13.932 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.987      ;
; 13.932 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.987      ;
; 13.933 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.986      ;
; 13.933 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.986      ;
; 13.951 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.975      ;
; 13.958 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.958      ;
; 13.960 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.956      ;
; 13.960 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.956      ;
; 13.962 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.954      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.041 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.031      ; 5.992      ;
; 14.078 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.841      ;
; 14.079 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.840      ;
; 14.079 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.840      ;
; 14.079 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.840      ;
; 14.080 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.839      ;
; 14.080 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.839      ;
; 14.080 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.839      ;
; 14.080 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.839      ;
; 14.081 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.838      ;
; 14.081 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.838      ;
; 14.108 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.808      ;
; 14.110 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.806      ;
; 14.122 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.794      ;
; 14.122 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[30]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.794      ;
; 14.124 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.792      ;
; 14.124 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[30]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.792      ;
; 14.125 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[4]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.791      ;
; 14.125 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[25]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.791      ;
; 14.125 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.791      ;
; 14.126 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[24]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.790      ;
; 14.126 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[29]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.790      ;
; 14.127 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[4]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.789      ;
; 14.127 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[25]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.789      ;
; 14.127 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.789      ;
; 14.128 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[24]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.788      ;
; 14.128 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[29]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.788      ;
; 14.133 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[0]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.783      ;
; 14.135 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[0]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 5.781      ;
; 14.201 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.718      ;
; 14.202 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.717      ;
; 14.202 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.717      ;
; 14.202 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.717      ;
; 14.203 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.716      ;
; 14.203 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.716      ;
; 14.203 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.716      ;
; 14.203 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.716      ;
; 14.204 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.715      ;
; 14.204 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.715      ;
; 14.208 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.711      ;
; 14.209 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.710      ;
; 14.209 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.710      ;
; 14.209 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.710      ;
; 14.210 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.709      ;
; 14.210 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.709      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.905 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 4.435      ;
; 46.069 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 4.263      ;
; 46.331 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 4.001      ;
; 46.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 3.981      ;
; 46.486 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.834      ;
; 46.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.441      ;
; 47.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.353      ;
; 47.017 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 3.315      ;
; 47.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 3.200      ;
; 47.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.187      ;
; 47.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.008      ;
; 47.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 2.933      ;
; 47.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.860      ;
; 47.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 2.709      ;
; 47.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 2.508      ;
; 48.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.348      ; 2.325      ;
; 48.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.273      ;
; 48.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.254      ;
; 48.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 2.087      ;
; 48.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 2.029      ;
; 48.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 1.956      ;
; 48.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 1.556      ;
; 48.916 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 1.431      ;
; 91.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.977      ;
; 91.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.974      ;
; 92.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.812      ;
; 92.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.809      ;
; 92.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.516      ;
; 92.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.492      ;
; 92.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.489      ;
; 92.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.486      ;
; 92.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.438      ;
; 92.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.351      ;
; 92.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 7.292      ;
; 92.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.286      ;
; 92.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.279      ;
; 92.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.252      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 7.186      ;
; 92.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 7.183      ;
; 92.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 7.127      ;
; 92.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.121      ;
; 92.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.114      ;
; 92.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.098      ;
; 92.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.028      ;
; 92.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.024      ;
; 92.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.022      ;
; 92.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.022      ;
; 92.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.011      ;
; 92.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.971      ;
; 92.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.952      ;
; 93.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.933      ;
; 93.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.891      ;
; 93.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.848      ;
; 93.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.806      ;
; 93.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.804      ;
; 93.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.798      ;
; 93.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.791      ;
; 93.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.787      ;
; 93.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.784      ;
; 93.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.761      ;
; 93.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.749      ;
; 93.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.746      ;
; 93.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.746      ;
; 93.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.716      ;
; 93.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.725      ;
; 93.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.701      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.703      ;
; 93.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.694      ;
; 93.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.693      ;
; 93.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.692      ;
; 93.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.682      ;
; 93.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.639      ;
; 93.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.642      ;
; 93.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.640      ;
; 93.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.619      ;
; 93.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.610      ;
; 93.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.596      ;
; 93.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.581      ;
; 93.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.581      ;
; 93.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.551      ;
; 93.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.538      ;
; 93.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.511      ;
; 93.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.483      ;
; 93.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 6.501      ;
; 93.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.472      ;
; 93.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.495      ;
; 93.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.488      ;
; 93.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.464      ;
; 93.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.454      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.429      ;
; 93.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.429      ;
; 93.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.434      ;
; 93.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 6.434      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.414      ;
; 93.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.368      ;
; 93.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 6.326      ;
; 93.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.307      ;
; 93.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 6.296      ;
; 93.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 6.307      ;
; 93.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.273      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                    ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.377 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                          ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.049      ;
; 0.380 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.048      ;
; 0.383 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[1]                                                                                                   ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.052      ;
; 0.387 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.055      ;
; 0.387 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.055      ;
; 0.390 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.058      ;
; 0.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                                                                        ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                    ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                                                                                       ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                              ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                              ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                          ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.064      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                              ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|d1_debugack                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|d1_debugack                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                                                                                          ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                                                                                          ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                                                                                           ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]   ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                              ; nios_system:NiosII|nios_system_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                     ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                               ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                              ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]  ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]  ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[1]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|dct_count[2]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                            ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                                                                                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[25]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[25]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[3]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[3]                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[6]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[6]                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[4]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[4]                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[5]                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[5]                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[12]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[12]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[14]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[14]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[15]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[15]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[11]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[11]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[20]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[20]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[31]                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_Expansion_JP5:expansion_jp5|capture[31]                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                      ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                      ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                      ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                      ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                               ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|full_dff                                                                    ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|full_dff                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; copy_module:processing|reg:outputbufferL|state[7]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.047      ;
; 0.391 ; copy_module:processing|reg:outputbufferL|state[9]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.050      ;
; 0.392 ; copy_module:processing|reg:outputbufferL|state[2]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.051      ;
; 0.393 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                         ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                               ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.counting_down                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|state.counting_up                                                                                                                                                                                             ; sine_wave:synth|state.counting_up                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|table_index[0]                                                                                                                                                                                                ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|table_index[2]                                                                                                                                                                                                ; sine_wave:synth|table_index[2]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|table_index[3]                                                                                                                                                                                                ; sine_wave:synth|table_index[3]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|table_index[1]                                                                                                                                                                                                ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sine_wave:synth|positive_cycle                                                                                                                                                                                                ; sine_wave:synth|positive_cycle                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                       ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; copy_module:processing|reg:outputbufferL|state[5]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.055      ;
; 0.403 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.069      ;
; 0.403 ; copy_module:processing|reg:outputbufferL|state[11]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.062      ;
; 0.408 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.684      ;
; 0.410 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.684      ;
; 0.411 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.684      ;
; 0.412 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.078      ;
; 0.412 ; copy_module:processing|reg:outputbufferL|state[6]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.071      ;
; 0.414 ; copy_module:processing|reg:outputbufferL|state[1]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.073      ;
; 0.414 ; copy_module:processing|reg:outputbufferL|state[8]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.073      ;
; 0.415 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.081      ;
; 0.418 ; copy_module:processing|reg:outputbufferL|state[4]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.077      ;
; 0.424 ; copy_module:processing|reg:outputbufferL|state[10]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.083      ;
; 0.425 ; copy_module:processing|reg:outputbufferL|state[3]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.084      ;
; 0.430 ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                              ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.096      ;
; 0.435 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.101      ;
; 0.443 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.109      ;
; 0.448 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.723      ;
; 0.456 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.106      ;
; 0.459 ; copy_module:processing|reg:outputbufferL|state[0]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.118      ;
; 0.462 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.128      ;
; 0.463 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.737      ;
; 0.465 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.115      ;
; 0.465 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.739      ;
; 0.465 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.738      ;
; 0.466 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.740      ;
; 0.469 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.744      ;
; 0.470 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.744      ;
; 0.479 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.129      ;
; 0.481 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.757      ;
; 0.485 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.761      ;
; 0.509 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.159      ;
; 0.568 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.218      ;
; 0.579 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 1.229      ;
; 0.591 ; audio_and_video_config:avIntf|data_to_transfer[0]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.867      ;
; 0.591 ; audio_and_video_config:avIntf|data_to_transfer[6]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.867      ;
; 0.591 ; audio_and_video_config:avIntf|data_to_transfer[7]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.867      ;
; 0.592 ; audio_and_video_config:avIntf|data_to_transfer[3]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.868      ;
; 0.593 ; audio_and_video_config:avIntf|data_to_transfer[5]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.869      ;
; 0.604 ; audio_and_video_config:avIntf|data_to_transfer[4]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.880      ;
; 0.605 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.change_up                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.879      ;
; 0.605 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.881      ;
; 0.618 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.894      ;
; 0.625 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.630 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.905      ;
; 0.630 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.903      ;
; 0.637 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.644 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.653 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.929      ;
; 0.657 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.933      ;
; 0.663 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.939      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.398 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.408 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.409 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.439 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.715      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.468 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.744      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.471 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.755      ;
; 0.482 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.760      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.761      ;
; 0.491 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.767      ;
; 0.492 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.768      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.771      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.774      ;
; 0.505 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.781      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.591 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.592 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.592 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.597 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.874      ;
; 0.602 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.875      ;
; 0.609 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.886      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.889      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.889      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.545  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.224     ; 5.233      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 5.247      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 5.243      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 4.567  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.194     ; 5.241      ;
; 12.196 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_serial_port_avalon_rs232_slave_translator:serial_port_avalon_rs232_slave_translator|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator|read_latency_shift_reg[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.666      ;
; 12.196 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.666      ;
; 12.196 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.666      ;
; 12.196 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.666      ;
; 12.196 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.666      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.520 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.161      ; 7.565      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[2]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.184      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.181      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[0]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.184      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.199      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.184      ;
; 12.692 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.181      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.192      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[2]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.153      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.153      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[15]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.153      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.177      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.189      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.189      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.189      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.693 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[17]                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.152      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.139      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.139      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.139      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.136      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.136      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.140      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.136      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.136      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.140      ;
; 12.694 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 7.135      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 1.978      ;
; 48.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 1.843      ;
; 48.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 1.843      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.827      ;
; 96.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.588      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.921      ;
; 97.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.751      ;
; 97.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.441      ;
; 97.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.441      ;
; 97.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.441      ;
; 97.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.441      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.338      ;
; 97.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.245      ;
; 97.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.245      ;
; 97.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.245      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.215      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.218      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.201      ;
; 97.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.201      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.131      ;
; 97.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.131      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.995      ;
; 97.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.988      ;
; 97.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.988      ;
; 97.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.988      ;
; 97.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.988      ;
; 97.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.988      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.961      ;
; 97.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.915      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.915      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.915      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.915      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.882      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.882      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.882      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.545      ;
; 1.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.720      ;
; 1.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.720      ;
; 1.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.720      ;
; 1.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.720      ;
; 1.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.720      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.753      ;
; 1.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.765      ;
; 1.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.765      ;
; 1.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.765      ;
; 1.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.765      ;
; 1.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.827      ;
; 1.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.827      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.838      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.861      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.865      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.865      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.865      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.865      ;
; 1.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.865      ;
; 1.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.933      ;
; 1.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.933      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.006      ;
; 1.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.003      ;
; 1.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.003      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.023      ;
; 1.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.051      ;
; 1.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.051      ;
; 1.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.051      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.124      ;
; 1.874 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.150      ;
; 1.874 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.150      ;
; 1.874 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.150      ;
; 1.874 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.150      ;
; 2.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.546      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.589      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.589      ;
; 2.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.589      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.446 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.033      ;
; 1.446 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.033      ;
; 1.446 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.033      ;
; 1.446 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.033      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.450 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.070      ;
; 1.471 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.097      ;
; 1.471 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.097      ;
; 1.471 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.097      ;
; 1.472 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.064      ;
; 1.472 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.064      ;
; 1.472 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.064      ;
; 1.489 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.070      ;
; 1.489 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.070      ;
; 1.489 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.070      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.498 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.043      ;
; 1.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.266      ;
; 1.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.266      ;
; 1.698 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.295      ;
; 1.698 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.295      ;
; 1.698 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.295      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.317      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.317      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.317      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 2.366      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 2.366      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 2.366      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 2.324      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 2.324      ;
; 1.761 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 2.324      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 1.807 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.349      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.177 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.765      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.202 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.822      ;
; 2.228 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.487      ;
; 2.228 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.487      ;
; 2.523 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.788      ;
; 2.523 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.788      ;
; 2.577 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.828      ;
; 2.577 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.828      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT16 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT17 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT10 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT11 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT12 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT13 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT14 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT15 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT16 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT17 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT5  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT6  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT7  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT8  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT9  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT0  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT1  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT2  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT3  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT4  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4                           ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT1                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT10                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT11                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT12                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT13                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT14                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT15                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT16                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT17                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT18                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT19                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT2                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT20                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT21                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT22                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT23                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT3                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT4                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT5                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT6                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT7                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT8                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out4~DATAOUT9                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6                           ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT1                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT10                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT11                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT12                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT13                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT14                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT15                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT16                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT17                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT18                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT19                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT2                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT20                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT21                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT22                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT23                 ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT3                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT4                  ;
; 9.589 ; 9.971        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT5                  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 9.636 ; 9.866        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; 9.638 ; 9.868        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ;
; 9.692 ; 9.847        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ;
; 9.693 ; 9.848        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ;
; 9.752 ; 9.907        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                                     ;
; 9.770 ; 9.925        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                     ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[12]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[13]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[14]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[15]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[16]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[17]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[18]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[19]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[20]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[21]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[22]                                                                                                                                                                                              ;
; 9.787 ; 9.971        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[23]                                                                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                                   ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                        ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                             ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                        ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                           ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                          ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[0]                                                                                                                                                                                               ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[10]                                                                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[11]                                                                                                                                                                                              ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[1]                                                                                                                                                                                               ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[2]                                                                                                                                                                                               ;
; 9.788 ; 9.972        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; copy_module:processing|reg:outputbufferL|state[3]                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.362 ; 49.578       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ;
; 49.363 ; 49.579       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ;
; 49.363 ; 49.579       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                 ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                 ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                     ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                     ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                               ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                               ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                               ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                               ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                               ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                              ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                              ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                              ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                              ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                         ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                  ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                             ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                            ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                    ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                      ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                              ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                              ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                              ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                              ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                 ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                   ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                   ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                   ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                   ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; -1.668 ; -1.574 ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; -1.711 ; -1.617 ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; 6.753  ; 6.632  ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; 6.753  ; 6.632  ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; 1.209  ; 1.303  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.203  ; 1.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.203  ; 1.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.209  ; 1.303  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.209  ; 1.303  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.185  ; 1.279  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.196  ; 1.290  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.196  ; 1.290  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.196  ; 1.290  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.243  ; 1.337  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.142  ; 1.236  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.158  ; 1.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.155  ; 1.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.168  ; 1.262  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.165  ; 1.259  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.175  ; 1.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.142  ; 1.236  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.162  ; 1.256  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.170  ; 1.264  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.175  ; 1.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.170  ; 1.264  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.172  ; 1.266  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.243  ; 1.337  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.199  ; 1.293  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.150  ; 1.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.197  ; 1.291  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.188  ; 1.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.150  ; 1.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.233  ; 1.327  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.206  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.243  ; 1.337  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.235  ; 1.329  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.228  ; 1.322  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.206  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.238  ; 1.332  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.235  ; 1.329  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.179  ; 1.273  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.230  ; 1.324  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.179  ; 1.273  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.190  ; 1.284  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.230  ; 1.324  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.200  ; 1.294  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; 5.376  ; 5.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 1.273  ; 1.296  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.273  ; 1.296  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 1.211  ; 1.234  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 1.191  ; 1.214  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 4.641  ; 4.726  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.641  ; 4.726  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.224  ; 4.314  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.302  ; 4.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.119  ; 4.228  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 4.615  ; 4.648  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 4.636  ; 4.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.168  ; 4.264  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.077  ; 4.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.601  ; 6.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.002  ; 6.059  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.519  ; 5.561  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.790  ; 5.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.164  ; 6.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.167  ; 6.147  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.459  ; 5.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.276  ; 5.388  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.569  ; 5.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.587  ; 5.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.601  ; 6.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 6.181  ; 6.266  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 6.485  ; 6.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.492  ; 6.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.668  ; 5.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.243  ; 6.294  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.058  ; 6.130  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; 6.211  ; 6.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; 5.622  ; 5.836  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; 6.211  ; 6.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 6.792  ; 7.315  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 4.852  ; 4.981  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 4.852  ; 4.981  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.306  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.214  ; 1.308  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.194  ; 1.288  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.215  ; 1.309  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.215  ; 1.309  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.195  ; 1.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.206  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.206  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.203  ; 1.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.290  ; 1.384  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.264  ; 1.358  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.306  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.300  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.230  ; 1.324  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.204  ; 1.298  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.195  ; 1.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.204  ; 1.298  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 1.321  ; 1.344  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.321  ; 1.344  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.299  ; 1.322  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.307  ; 1.330  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.295  ; 1.318  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 1.305  ; 1.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 1.281  ; 1.304  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 1.287  ; 1.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 1.297  ; 1.320  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 1.236  ; 1.259  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 1.303  ; 1.326  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 1.236  ; 1.259  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 1.229  ; 1.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 1.225  ; 1.248  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 1.253  ; 1.276  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 1.227  ; 1.250  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 1.222  ; 1.245  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 1.255  ; 1.278  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 1.249  ; 1.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; 6.102  ; 6.160  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.406  ; 5.489  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 9.803  ; 10.085 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; 1.934  ; 1.839  ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; 1.978  ; 1.883  ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; -2.743 ; -2.767 ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; -2.743 ; -2.767 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; -0.565 ; -0.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.588 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.588 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.565 ; -0.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.576 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.576 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.576 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; -0.521 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; -0.521 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; -0.538 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; -0.534 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; -0.548 ; -0.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; -0.544 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; -0.554 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; -0.521 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; -0.541 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; -0.549 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; -0.554 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; -0.549 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; -0.551 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; -0.578 ; -0.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; -0.529 ; -0.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; -0.576 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; -0.568 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; -0.529 ; -0.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; -0.612 ; -0.707 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; -0.622 ; -0.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; -0.607 ; -0.702 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; -0.617 ; -0.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; -0.615 ; -0.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; -0.558 ; -0.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; -0.610 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; -0.558 ; -0.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; -0.569 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; -0.610 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; -0.579 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; -4.463 ; -4.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -0.564 ; -0.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -0.650 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -0.585 ; -0.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -0.564 ; -0.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -3.214 ; -3.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -3.816 ; -3.891 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -3.421 ; -3.498 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -3.492 ; -3.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -3.318 ; -3.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -3.796 ; -3.819 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -3.816 ; -3.839 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -3.366 ; -3.449 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -3.214 ; -3.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; -4.430 ; -4.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -5.130 ; -5.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -4.663 ; -4.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -4.857 ; -4.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -5.222 ; -5.218 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -5.288 ; -5.260 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -4.606 ; -4.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -4.430 ; -4.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -4.712 ; -4.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -4.729 ; -4.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -5.706 ; -5.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -5.300 ; -5.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -5.528 ; -5.478 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -5.602 ; -5.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -4.805 ; -4.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -5.295 ; -5.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -5.185 ; -5.245 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; -4.750 ; -4.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; -4.750 ; -4.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; -5.298 ; -5.456 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -0.527 ; -0.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -4.016 ; -4.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -4.016 ; -4.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.593 ; -0.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.574 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.665 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.638 ; -0.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.682 ; -0.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.675 ; -0.770 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.603 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.574 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.583 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.596 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.697 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.674 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.682 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.670 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -0.680 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -0.656 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -0.662 ; -0.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -0.672 ; -0.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -0.610 ; -0.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -0.679 ; -0.703 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -0.610 ; -0.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -0.603 ; -0.627 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -0.599 ; -0.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -0.627 ; -0.651 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -0.602 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -0.596 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -0.630 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -0.624 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; -5.021 ; -5.100 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.037 ; -1.803 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -2.467 ; -3.095 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 5.991  ; 5.867  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 5.882  ; 5.787  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 11.035 ; 10.477 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 5.160  ; 4.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.309  ; 3.214  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 3.296  ; 3.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 3.259  ; 3.164  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.153  ; 4.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 3.244  ; 3.149  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 3.263  ; 3.168  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 3.245  ; 3.150  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 3.272  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 3.245  ; 3.150  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.160  ; 4.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 3.255  ; 3.160  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.309  ; 3.214  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 3.244  ; 3.149  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 3.265  ; 3.170  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 3.253  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 3.250  ; 3.155  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 3.290  ; 3.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 3.283  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 3.263  ; 3.168  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 3.278  ; 3.183  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 3.278  ; 3.183  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 3.261  ; 3.166  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.290  ; 3.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 3.290  ; 3.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 3.270  ; 3.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 3.295  ; 3.200  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 3.261  ; 3.166  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 3.239  ; 3.144  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 3.324  ; 3.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 3.245  ; 3.150  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 3.248  ; 3.153  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 3.252  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 3.258  ; 3.163  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 3.262  ; 3.167  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 3.272  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 3.245  ; 3.150  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 3.265  ; 3.170  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 3.257  ; 3.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 3.272  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 3.257  ; 3.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 3.275  ; 3.180  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 3.303  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 3.268  ; 3.173  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 3.257  ; 3.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 3.270  ; 3.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 3.278  ; 3.183  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 3.257  ; 3.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 3.314  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 3.301  ; 3.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 3.324  ; 3.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 3.311  ; 3.216  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 3.299  ; 3.204  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 3.301  ; 3.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 3.309  ; 3.214  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 3.311  ; 3.216  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 3.248  ; 3.153  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 3.296  ; 3.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 3.248  ; 3.153  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 3.297  ; 3.202  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 3.296  ; 3.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 3.307  ; 3.212  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 4.567  ; 4.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.328  ; 3.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 4.567  ; 4.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.299  ; 3.281  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 3.251  ; 3.242  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.227  ; 3.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 4.526  ; 4.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 3.272  ; 3.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.555  ; 4.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.280  ; 3.271  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 3.394  ; 3.368  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 3.359  ; 3.333  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.404  ; 3.378  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.351  ; 3.325  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 4.517  ; 4.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 4.555  ; 4.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 3.386  ; 3.360  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.349  ; 3.323  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 3.347  ; 3.321  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.354  ; 3.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.344  ; 3.318  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 3.346  ; 3.320  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 3.361  ; 3.335  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 3.386  ; 3.360  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.169  ; 4.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.379  ; 3.353  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 3.290  ; 3.281  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.169  ; 4.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 3.237  ; 3.142  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 3.317  ; 3.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 3.240  ; 3.145  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.307  ; 3.212  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.317  ; 3.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 3.243  ; 3.148  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.243  ; 3.148  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.239  ; 3.144  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 5.158  ; 4.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 3.248  ; 3.153  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 5.158  ; 4.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 3.250  ; 3.155  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 3.298  ; 3.203  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 3.288  ; 3.193  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.300  ; 3.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 5.159  ; 4.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 3.231  ; 3.136  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.252  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 3.232  ; 3.137  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.231  ; 3.136  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 3.241  ; 3.146  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 5.159  ; 4.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.237  ; 3.142  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 3.304  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 3.247  ; 3.152  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 3.251  ; 3.156  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.294  ; 3.199  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 3.304  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 3.281  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 3.290  ; 3.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.249  ; 3.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.316  ; 3.192  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.124  ; 4.668  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.311  ; 3.187  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.308  ; 3.184  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.318  ; 3.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.310  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.317  ; 3.193  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.124  ; 4.668  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.301  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.089  ; 4.633  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.357  ; 3.233  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 3.349  ; 3.331  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.297  ; 3.279  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.299  ; 3.281  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.337  ; 3.319  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.349  ; 3.331  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.315  ; 3.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.344  ; 3.326  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.315  ; 3.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.344  ; 3.326  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.299  ; 3.281  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 4.541  ; 4.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.338  ; 3.320  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.276  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.276  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.287  ; 3.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.271  ; 3.253  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.281  ; 3.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.305  ; 3.287  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.295  ; 3.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.268  ; 3.250  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.537  ; 4.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.287  ; 3.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.291  ; 3.273  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.311  ; 3.293  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.279  ; 3.261  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.308  ; 3.290  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.541  ; 4.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.269  ; 3.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.287  ; 3.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.129  ; 4.673  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.129  ; 4.673  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.303  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.323  ; 3.199  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.295  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.343  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.295  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.295  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.305  ; 3.181  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.318  ; 3.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.238  ; 3.152  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.333  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.343  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.320  ; 3.196  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.330  ; 3.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.346  ; 3.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.357  ; 3.233  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.346  ; 3.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 3.313  ; 3.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.284  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.672  ; 5.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.259  ; 3.164  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.266  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.266  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.168  ; 4.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.253  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.283  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.252  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.362  ; 3.238  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.273  ; 3.178  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.362  ; 3.238  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.372  ; 3.248  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.283  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.145  ; 4.689  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.398  ; 3.274  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.371  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.168  ; 4.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.332  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.134  ; 4.658  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.286  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.241  ; 3.146  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.241  ; 3.146  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.098  ; 4.642  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.280  ; 3.185  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.386  ; 3.262  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.313  ; 3.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.293  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.292  ; 3.197  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.301  ; 3.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.301  ; 3.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.283  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.384  ; 3.260  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.371  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.347  ; 3.223  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.354  ; 3.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.386  ; 3.262  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.303  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.292  ; 3.197  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.303  ; 3.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.273  ; 3.178  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.273  ; 3.178  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.270  ; 3.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.135  ; 4.659  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.514 ; 14.452 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 5.883  ; 5.758  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 5.775  ; 5.680  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 9.068  ; 8.638  ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 2.777  ; 2.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 2.842  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 2.792  ; 2.697  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 4.686  ; 4.210  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 2.777  ; 2.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 2.797  ; 2.702  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 2.779  ; 2.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 2.805  ; 2.710  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 2.779  ; 2.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 4.693  ; 4.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 2.789  ; 2.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 2.842  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 2.777  ; 2.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 2.798  ; 2.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 2.787  ; 2.692  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 2.784  ; 2.689  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 2.820  ; 2.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 2.795  ; 2.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 2.797  ; 2.702  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.811  ; 2.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.811  ; 2.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 2.795  ; 2.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 2.824  ; 2.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 2.824  ; 2.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 2.804  ; 2.709  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 2.829  ; 2.734  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 2.795  ; 2.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 2.772  ; 2.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 2.778  ; 2.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 2.778  ; 2.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 2.792  ; 2.697  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 2.795  ; 2.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 2.805  ; 2.710  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 2.778  ; 2.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 2.798  ; 2.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 2.805  ; 2.710  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 2.808  ; 2.713  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 2.837  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 2.801  ; 2.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 2.803  ; 2.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 2.812  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 2.847  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 2.857  ; 2.762  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 2.832  ; 2.737  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 2.842  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 2.781  ; 2.686  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 2.781  ; 2.686  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 2.840  ; 2.745  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 2.762  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 2.862  ; 2.844  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 4.100  ; 4.138  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 2.833  ; 2.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 2.786  ; 2.776  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 2.762  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 4.060  ; 4.112  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 2.806  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 2.813  ; 2.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 2.813  ; 2.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 2.926  ; 2.899  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 2.892  ; 2.865  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 2.936  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 2.885  ; 2.858  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 4.051  ; 4.103  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 4.088  ; 4.140  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 2.879  ; 2.852  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 2.884  ; 2.857  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 2.882  ; 2.855  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 2.889  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 2.879  ; 2.852  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 2.880  ; 2.853  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 2.895  ; 2.868  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 2.920  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 2.770  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 2.912  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 2.823  ; 2.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 4.702  ; 4.226  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 2.770  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 2.789  ; 2.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 2.772  ; 2.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 2.773  ; 2.678  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 2.789  ; 2.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 2.840  ; 2.745  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 2.850  ; 2.755  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 2.777  ; 2.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 2.777  ; 2.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 2.772  ; 2.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 2.781  ; 2.686  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 2.781  ; 2.686  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 4.691  ; 4.215  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 2.783  ; 2.688  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 2.831  ; 2.736  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 2.821  ; 2.726  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 2.765  ; 2.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 2.765  ; 2.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 2.765  ; 2.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 2.765  ; 2.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 2.775  ; 2.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 4.693  ; 4.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 2.770  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 2.780  ; 2.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 2.780  ; 2.685  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 2.827  ; 2.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 2.837  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 2.815  ; 2.720  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 2.824  ; 2.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 2.782  ; 2.687  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 2.850  ; 2.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.900  ; 2.775  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.900  ; 2.775  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.853  ; 2.728  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.852  ; 2.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.658  ; 4.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 2.836  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 4.624  ; 4.167  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 2.890  ; 2.765  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 2.900  ; 2.775  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.830  ; 2.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.830  ; 2.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 2.833  ; 2.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 2.871  ; 2.853  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 2.884  ; 2.866  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.849  ; 2.831  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 2.878  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 2.849  ; 2.831  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 2.878  ; 2.860  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 2.833  ; 2.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.802  ; 2.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 2.872  ; 2.854  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 2.810  ; 2.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 2.810  ; 2.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 2.820  ; 2.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 2.805  ; 2.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 2.815  ; 2.797  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 2.839  ; 2.821  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 2.829  ; 2.811  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 2.802  ; 2.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.071  ; 4.109  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 2.821  ; 2.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 2.824  ; 2.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.844  ; 2.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 2.813  ; 2.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 2.842  ; 2.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.074  ; 4.112  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 2.803  ; 2.785  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 2.821  ; 2.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 4.662  ; 4.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 2.837  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.771  ; 2.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 2.857  ; 2.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.830  ; 2.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.877  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.830  ; 2.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.830  ; 2.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.840  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.852  ; 2.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.771  ; 2.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.867  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.877  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 2.856  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 2.866  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.880  ; 2.755  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.902  ; 2.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.890  ; 2.765  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.880  ; 2.755  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 2.847  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 2.818  ; 2.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 4.756  ; 4.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.792  ; 2.697  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 2.799  ; 2.704  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.799  ; 2.704  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.790  ; 2.695  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.786  ; 2.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.895  ; 2.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.806  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 2.895  ; 2.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 2.816  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.677  ; 4.220  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 2.931  ; 2.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.700  ; 4.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.910  ; 2.785  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.866  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.668  ; 4.192  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.819  ; 2.724  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.632  ; 4.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.846  ; 2.751  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.826  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.825  ; 2.730  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.918  ; 2.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.882  ; 2.757  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.888  ; 2.763  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.918  ; 2.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.836  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.825  ; 2.730  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.836  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.806  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.806  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 2.915  ; 2.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.804  ; 2.709  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 4.669  ; 4.193  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.106 ; 12.063 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 2.931 ;    ;    ; 2.831 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 2.377 ;    ;    ; 2.278 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 9.936 ; 9.770 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 4.355 ; 4.189 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.939 ; 5.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 5.324 ; 5.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 5.009 ; 4.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 5.009 ; 4.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.993 ; 4.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 4.355 ; 4.189 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 4.355 ; 4.189 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 5.000 ; 4.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 5.016 ; 4.850 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 5.287 ; 5.121 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 6.657 ; 6.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 8.066 ; 7.900 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 8.276 ; 8.110 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 8.143 ; 7.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 5.648 ; 5.482 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 5.022 ; 4.856 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 5.281 ; 5.115 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 8.013 ; 7.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 5.607 ; 5.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 7.585 ; 7.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 5.016 ; 4.850 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.748 ; 5.582 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 7.068 ; 6.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 9.104 ; 8.938 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 6.608 ; 6.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 6.503 ; 6.337 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 9.504 ; 9.338 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 7.117 ; 6.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 6.362 ; 6.196 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 5.524 ; 5.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 6.458 ; 6.292 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.765 ; 5.599 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 7.615 ; 7.449 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 6.394 ; 6.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 6.375 ; 6.209 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 7.738 ; 7.572 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 6.421 ; 6.255 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 7.952 ; 7.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 9.605 ; 9.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 6.345 ; 6.179 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 8.246 ; 8.080 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 6.388 ; 6.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 6.758 ; 6.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 7.553 ; 7.368 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 7.553 ; 7.368 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 7.127 ; 6.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 6.422 ; 6.237 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 6.388 ; 6.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 6.799 ; 6.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 9.305 ; 8.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 7.567 ; 7.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.115 ; 8.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.745 ; 8.560 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.115 ; 8.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.745 ; 8.560 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.361 ; 8.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.361 ; 8.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.133 ; 8.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.838 ; 7.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.567 ; 7.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.567 ; 7.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.354 ; 8.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.354 ; 8.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.950 ; 7.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.991 ; 7.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.941 ; 7.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.950 ; 7.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.633 ; 5.467 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 6.628 ; 6.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 6.628 ; 6.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.559 ; 7.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.912 ; 7.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.884 ; 7.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.903 ; 7.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.903 ; 7.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.891 ; 7.725 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.906 ; 7.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.906 ; 7.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.559 ; 7.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.699 ; 8.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.621 ; 8.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.285 ; 8.100 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.674 ; 8.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.188 ; 8.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.887 ; 7.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.891 ; 7.725 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.887 ; 7.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 9.200 ; 9.034 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 3.719 ; 3.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.240 ; 5.074 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 4.650 ; 4.484 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 4.347 ; 4.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 4.347 ; 4.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.332 ; 4.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 3.719 ; 3.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 3.719 ; 3.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 4.338 ; 4.172 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 4.354 ; 4.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 4.614 ; 4.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 5.930 ; 5.764 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 7.282 ; 7.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 7.483 ; 7.317 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 7.355 ; 7.189 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 4.961 ; 4.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 4.360 ; 4.194 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 4.608 ; 4.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 7.231 ; 7.065 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 4.921 ; 4.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 6.820 ; 6.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 4.354 ; 4.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.056 ; 4.890 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 6.324 ; 6.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 8.279 ; 8.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 5.883 ; 5.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 5.781 ; 5.615 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 8.662 ; 8.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 6.370 ; 6.204 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 5.646 ; 5.480 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 4.841 ; 4.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 5.738 ; 5.572 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.073 ; 4.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 6.848 ; 6.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 5.676 ; 5.510 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 5.658 ; 5.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 6.966 ; 6.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 5.702 ; 5.536 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 7.172 ; 7.006 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 8.760 ; 8.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 5.629 ; 5.463 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 7.454 ; 7.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 5.409 ; 5.224 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 5.764 ; 5.579 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 6.527 ; 6.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 6.527 ; 6.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 6.118 ; 5.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 5.441 ; 5.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 5.409 ; 5.224 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 5.803 ; 5.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 8.281 ; 7.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 6.848 ; 6.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.335 ; 8.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 7.979 ; 7.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.335 ; 8.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 7.979 ; 7.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.611 ; 7.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.611 ; 7.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.351 ; 8.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.104 ; 6.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.848 ; 6.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.848 ; 6.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.604 ; 7.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.604 ; 7.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.216 ; 7.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.256 ; 7.071 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.207 ; 7.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.216 ; 7.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.816 ; 4.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 5.150 ; 4.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 5.150 ; 4.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 6.795 ; 6.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.134 ; 6.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.107 ; 6.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.125 ; 6.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.125 ; 6.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.114 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.128 ; 6.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.128 ; 6.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 6.795 ; 6.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 7.936 ; 7.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 7.860 ; 7.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 7.538 ; 7.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 7.912 ; 7.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 7.445 ; 7.260 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.110 ; 6.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.114 ; 6.948 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.110 ; 6.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                          ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 9.349     ; 9.515     ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 4.131     ; 4.297     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 5.393     ; 5.559     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 4.924     ; 5.090     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 4.674     ; 4.840     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 4.674     ; 4.840     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.656     ; 4.822     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 4.131     ; 4.297     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 4.131     ; 4.297     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 4.665     ; 4.831     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 4.683     ; 4.849     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 4.888     ; 5.054     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 6.220     ; 6.386     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 7.461     ; 7.627     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 7.318     ; 7.484     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 7.179     ; 7.345     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 5.170     ; 5.336     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 4.705     ; 4.871     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 4.892     ; 5.058     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 7.114     ; 7.280     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 5.162     ; 5.328     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 6.693     ; 6.859     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 4.683     ; 4.849     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 5.365     ; 5.531     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 6.574     ; 6.740     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 8.261     ; 8.427     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 6.178     ; 6.344     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 6.045     ; 6.211     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 8.274     ; 8.440     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 6.405     ; 6.571     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 5.897     ; 6.063     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 5.240     ; 5.406     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 5.946     ; 6.112     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 5.382     ; 5.548     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 6.871     ; 7.037     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 5.888     ; 6.054     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 6.051     ; 6.217     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 6.897     ; 7.063     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 5.904     ; 6.070     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 7.109     ; 7.275     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 8.331     ; 8.497     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 5.807     ; 5.973     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 7.349     ; 7.515     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 5.831     ; 6.016     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 6.158     ; 6.343     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 6.884     ; 7.069     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 6.884     ; 7.069     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 6.506     ; 6.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 5.853     ; 6.038     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 5.831     ; 6.016     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 6.191     ; 6.376     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 8.299     ; 8.823     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 6.945     ; 7.130     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.314     ; 8.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 7.989     ; 8.174     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.314     ; 8.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 7.989     ; 8.174     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.646     ; 7.831     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.646     ; 7.831     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.330     ; 8.515     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.208     ; 7.358     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.945     ; 7.130     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.945     ; 7.130     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.638     ; 7.823     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.638     ; 7.823     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.261     ; 7.446     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.317     ; 7.502     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.277     ; 7.462     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.261     ; 7.446     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.341     ; 5.507     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 5.971     ; 6.137     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 5.971     ; 6.137     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 6.737     ; 6.903     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.096     ; 7.262     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.072     ; 7.238     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.085     ; 7.251     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.085     ; 7.251     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.080     ; 7.246     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.089     ; 7.255     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.089     ; 7.255     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 6.737     ; 6.903     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 7.763     ; 7.948     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 7.708     ; 7.893     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 7.423     ; 7.608     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 7.741     ; 7.926     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 7.263     ; 7.448     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.075     ; 7.241     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.080     ; 7.246     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.075     ; 7.241     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                  ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 8.619     ; 8.785     ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 3.497     ; 3.663     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 4.708     ; 4.874     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 4.259     ; 4.425     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 4.018     ; 4.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 4.018     ; 4.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 4.002     ; 4.168     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 3.497     ; 3.663     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 3.497     ; 3.663     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 4.010     ; 4.176     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 4.028     ; 4.194     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 4.224     ; 4.390     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 5.504     ; 5.670     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 6.695     ; 6.861     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 6.557     ; 6.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 6.424     ; 6.590     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 4.495     ; 4.661     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 4.049     ; 4.215     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 4.229     ; 4.395     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 6.361     ; 6.527     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 4.487     ; 4.653     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 5.957     ; 6.123     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 4.028     ; 4.194     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 4.683     ; 4.849     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 5.843     ; 6.009     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 7.462     ; 7.628     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 5.463     ; 5.629     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 5.334     ; 5.500     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 7.475     ; 7.641     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 5.681     ; 5.847     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 5.193     ; 5.359     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 4.562     ; 4.728     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 5.239     ; 5.405     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 4.699     ; 4.865     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 6.128     ; 6.294     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 5.183     ; 5.349     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 5.340     ; 5.506     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 6.152     ; 6.318     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 5.199     ; 5.365     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 6.355     ; 6.521     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 7.530     ; 7.696     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 5.106     ; 5.272     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 6.586     ; 6.752     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 4.903     ; 5.088     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 5.217     ; 5.402     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 5.914     ; 6.099     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 5.914     ; 6.099     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 5.551     ; 5.736     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 4.925     ; 5.110     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 4.903     ; 5.088     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 5.248     ; 5.433     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 7.331     ; 7.855     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 6.243     ; 6.428     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 7.558     ; 7.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 7.246     ; 7.431     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 7.558     ; 7.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 7.246     ; 7.431     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 6.917     ; 7.102     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 6.917     ; 7.102     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 7.574     ; 7.759     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 6.494     ; 6.644     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 6.243     ; 6.428     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 6.243     ; 6.428     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 6.909     ; 7.094     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 6.909     ; 7.094     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 6.547     ; 6.732     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 6.601     ; 6.786     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 6.562     ; 6.747     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 6.547     ; 6.732     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.498     ; 4.664     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 4.735     ; 4.901     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 4.735     ; 4.901     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 5.999     ; 6.165     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.344     ; 6.510     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.321     ; 6.487     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.333     ; 6.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.333     ; 6.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.329     ; 6.495     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.337     ; 6.503     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.337     ; 6.503     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.999     ; 6.165     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 7.029     ; 7.214     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 6.977     ; 7.162     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 6.704     ; 6.889     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 7.009     ; 7.194     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 6.549     ; 6.734     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 6.324     ; 6.490     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.329     ; 6.495     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 6.324     ; 6.490     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.221 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.096       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.115       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.115       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.134                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.916       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.218       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.289                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.918       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.371       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.087  ; 0.000         ;
; CLOCK_50                                                                    ; 16.445 ; 0.000         ;
; altera_reserved_tck                                                         ; 48.348 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.133 ; 0.000         ;
; CLOCK_50                                                                    ; 0.137 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.181 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.318  ; 0.000         ;
; altera_reserved_tck                                                         ; 49.458 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 0.577 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.675 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                    ; 9.202  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.751  ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.299 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 8.087 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.863      ;
; 8.153 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.797      ;
; 8.294 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.656      ;
; 8.299 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.651      ;
; 8.310 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.640      ;
; 8.313 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.637      ;
; 8.314 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.636      ;
; 8.354 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.587      ;
; 8.374 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.576      ;
; 8.406 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.533      ;
; 8.448 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.507      ;
; 8.488 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.467      ;
; 8.490 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.465      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.493 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.457      ;
; 8.510 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.431      ;
; 8.512 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.439      ;
; 8.531 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.408      ;
; 8.540 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.384      ;
; 8.544 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.411      ;
; 8.548 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.407      ;
; 8.553 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.402      ;
; 8.563 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.379      ;
; 8.564 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.360      ;
; 8.572 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.379      ;
; 8.572 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.367      ;
; 8.576 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.366      ;
; 8.580 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.375      ;
; 8.580 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.366      ;
; 8.581 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.363      ;
; 8.582 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.362      ;
; 8.596 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.326      ;
; 8.613 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.309      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.617 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.334      ;
; 8.620 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.331      ;
; 8.626 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.298      ;
; 8.631 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.315      ;
; 8.659 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.292      ;
; 8.662 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.289      ;
; 8.666 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.273      ;
; 8.670 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.286      ;
; 8.675 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.247      ;
; 8.703 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.243      ;
; 8.718 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.245      ;
; 8.719 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.232      ;
; 8.721 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.230      ;
; 8.721 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.218      ;
; 8.730 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.221      ;
; 8.750 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.205      ;
; 8.751 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.188      ;
; 8.762 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.160      ;
; 8.764 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.158      ;
; 8.775 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.165      ;
; 8.784 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 1.138      ;
; 8.799 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.143      ;
; 8.801 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.139      ;
; 8.802 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.154      ;
; 8.805 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.151      ;
; 8.809 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.115      ;
; 8.811 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.128      ;
; 8.812 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.129      ;
; 8.814 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.128      ;
; 8.817 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.146      ;
; 8.820 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.124      ;
; 8.821 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.123      ;
; 8.825 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.116      ;
; 8.826 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.130      ;
; 8.831 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.113      ;
; 8.832 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.131      ;
; 8.835 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.105      ;
; 8.841 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.098      ;
; 8.842 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 1.098      ;
; 8.847 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.099      ;
; 8.851 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.088      ;
; 8.852 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.111      ;
; 8.856 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.107      ;
; 8.863 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.094      ;
; 8.864 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.060      ;
; 8.876 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.048      ;
; 8.879 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 1.045      ;
; 8.884 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[6]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.041      ;
; 8.891 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.053      ;
; 8.895 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[22]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.030      ;
; 8.901 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.055      ;
; 8.906 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 1.033      ;
; 8.908 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.048      ;
; 8.912 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.034      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.445 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.721      ;
; 16.446 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.720      ;
; 16.515 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.651      ;
; 16.573 ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.593      ;
; 16.593 ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.573      ;
; 16.594 ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.572      ;
; 16.613 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.525      ;
; 16.678 ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.488      ;
; 16.681 ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.485      ;
; 16.798 ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                    ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.368      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.808 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 3.148      ;
; 16.854 ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 2.312      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.028 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 2.943      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.076 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.886      ;
; 17.125 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.821      ;
; 17.126 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.824      ;
; 17.129 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.825      ;
; 17.168 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.788      ;
; 17.195 ; sine_wave:synth|table_index[0]                                                                                              ; copy_module:processing|reg:outputbufferL|state[23]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.752      ;
; 17.195 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.761      ;
; 17.202 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.123      ; 2.930      ;
; 17.216 ; sine_wave:synth|table_index[1]                                                                                              ; copy_module:processing|reg:outputbufferL|state[23]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.731      ;
; 17.217 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.739      ;
; 17.218 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.738      ;
; 17.222 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.722      ;
; 17.223 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.721      ;
; 17.223 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.721      ;
; 17.223 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.721      ;
; 17.223 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.721      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.224 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.720      ;
; 17.225 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.733      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[6]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[8]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[10]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.225 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.719      ;
; 17.226 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[14]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.718      ;
; 17.240 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.701      ;
; 17.241 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.700      ;
; 17.242 ; RythmController:rythmCtl|\prescaler:prescaler_counter[12]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.699      ;
; 17.243 ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.698      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.249 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.720      ;
; 17.259 ; sine_wave:synth|table_index[0]                                                                                              ; copy_module:processing|reg:outputbufferL|state[22]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.688      ;
; 17.263 ; sine_wave:synth|table_index[0]                                                                                              ; copy_module:processing|reg:outputbufferL|state[21]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.684      ;
; 17.270 ; RythmController:rythmCtl|\prescaler:prescaler_counter[27]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.818     ; 1.899      ;
; 17.272 ; RythmController:rythmCtl|\prescaler:prescaler_counter[28]                                                                   ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.818     ; 1.897      ;
; 17.276 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.682      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.676      ;
; 17.280 ; sine_wave:synth|table_index[1]                                                                                              ; copy_module:processing|reg:outputbufferL|state[22]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.667      ;
; 17.284 ; sine_wave:synth|table_index[1]                                                                                              ; copy_module:processing|reg:outputbufferL|state[21]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.663      ;
; 17.285 ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 2.675      ;
; 17.292 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[9]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.652      ;
; 17.293 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[5]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.651      ;
; 17.293 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[7]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.651      ;
; 17.293 ; RythmController:rythmCtl|\prescaler:prescaler_counter[13]                                                                   ; RythmController:rythmCtl|\prescaler:prescaler_counter[11]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.651      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.077      ;
; 48.414 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.008      ;
; 48.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.907      ;
; 48.534 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 1.866      ;
; 48.559 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.869      ;
; 48.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.613      ;
; 48.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.608      ;
; 48.854 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.568      ;
; 48.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.519      ;
; 48.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.492      ;
; 49.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.407      ;
; 49.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.334      ;
; 49.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.312      ;
; 49.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.285      ;
; 49.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.135      ;
; 49.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.088      ;
; 49.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.055      ;
; 49.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.035      ;
; 49.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.955      ;
; 49.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 0.925      ;
; 49.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 0.925      ;
; 49.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 0.726      ;
; 49.804 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.628      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.796      ;
; 96.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.756      ;
; 96.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.671      ;
; 96.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.625      ;
; 96.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.599      ;
; 96.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.594      ;
; 96.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.521      ;
; 96.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.470      ;
; 96.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.468      ;
; 96.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.465      ;
; 96.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.458      ;
; 96.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.441      ;
; 96.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.430      ;
; 96.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.410      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.385      ;
; 96.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.383      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.361      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.360      ;
; 96.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.344      ;
; 96.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.341      ;
; 96.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.334      ;
; 96.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.338      ;
; 96.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.313      ;
; 96.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.308      ;
; 96.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.297      ;
; 96.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.305      ;
; 96.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.299      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.277      ;
; 96.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.271      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.257      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.257      ;
; 96.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.253      ;
; 96.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.251      ;
; 96.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.231      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.228      ;
; 96.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.228      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.203      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.191      ;
; 96.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.182      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.181      ;
; 96.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.188      ;
; 96.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.184      ;
; 96.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.171      ;
; 96.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.181      ;
; 96.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.169      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.168      ;
; 96.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.166      ;
; 96.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.159      ;
; 96.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.154      ;
; 96.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.006     ; 3.148      ;
; 96.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.124      ;
; 96.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.139      ;
; 96.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.103      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.100      ;
; 96.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.120      ;
; 96.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.120      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.094      ;
; 96.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.102      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.085      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.105      ;
; 96.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.076      ;
; 96.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.074      ;
; 96.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 3.084      ;
; 96.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.061      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.062      ;
; 96.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.060      ;
; 96.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.060      ;
; 96.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.059      ;
; 96.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.034      ;
; 96.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.029      ;
; 96.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.032      ;
; 96.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.031      ;
; 96.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.023      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.021      ;
; 96.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 3.021      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.029      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.026      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.133 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.136 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.137 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.138 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.140 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.480      ;
; 0.142 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[1]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.481      ;
; 0.143 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[2]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.478      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.483      ;
; 0.145 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[22]                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.485      ;
; 0.147 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.486      ;
; 0.148 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe3a[0]                                                                                                                                                   ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~portb_address_reg0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.484      ;
; 0.148 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[7]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.487      ;
; 0.149 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.490      ;
; 0.149 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[24]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.482      ;
; 0.150 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.485      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[14]                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[1]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[3]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.485      ;
; 0.152 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9|add_sub_hth:auto_generated|pipeline_dffe[0]                                                                                                                                                                ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[8]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.492      ;
; 0.153 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.493      ;
; 0.154 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.492      ;
; 0.154 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[20]                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; nios_system:NiosII|nios_system_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[7]                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.156 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[15]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[2]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|cntr_oqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[0]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|data_to_uart[5]                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9|add_sub_hth:auto_generated|pipeline_dffe[4]                                                                                                                                                                ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.499      ;
; 0.158 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                               ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.495      ;
; 0.160 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[6]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                               ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.497      ;
; 0.161 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.502      ;
; 0.161 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.497      ;
; 0.161 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[13]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[0]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[4]                                                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.498      ;
; 0.164 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9|add_sub_hth:auto_generated|pipeline_dffe[6]                                                                                                                                                                ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[0]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; copy_module:processing|reg:outputbufferL|state[9]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.463      ;
; 0.138 ; copy_module:processing|reg:outputbufferL|state[7]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.464      ;
; 0.139 ; copy_module:processing|reg:outputbufferL|state[5]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.465      ;
; 0.142 ; copy_module:processing|reg:outputbufferL|state[11]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.480      ;
; 0.145 ; copy_module:processing|reg:outputbufferL|state[2]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.471      ;
; 0.149 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.486      ;
; 0.149 ; copy_module:processing|reg:outputbufferL|state[4]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; copy_module:processing|reg:outputbufferL|state[6]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; copy_module:processing|reg:outputbufferL|state[8]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.488      ;
; 0.152 ; copy_module:processing|reg:outputbufferL|state[3]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.478      ;
; 0.154 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.491      ;
; 0.154 ; copy_module:processing|reg:outputbufferL|state[1]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; copy_module:processing|reg:outputbufferL|state[10]                                                                                                                                                                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.493      ;
; 0.162 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.499      ;
; 0.167 ; copy_module:processing|reg:outputbufferL|state[0]                                                                                                                                                                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.505      ;
; 0.173 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.495      ;
; 0.179 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.501      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                         ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.counting_down                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|state.counting_up                                                                                                                                                                                             ; sine_wave:synth|state.counting_up                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|table_index[0]                                                                                                                                                                                                ; sine_wave:synth|table_index[0]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|table_index[2]                                                                                                                                                                                                ; sine_wave:synth|table_index[2]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|table_index[3]                                                                                                                                                                                                ; sine_wave:synth|table_index[3]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|table_index[1]                                                                                                                                                                                                ; sine_wave:synth|table_index[1]                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sine_wave:synth|positive_cycle                                                                                                                                                                                                ; sine_wave:synth|positive_cycle                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                       ; audio_codec:audio|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                               ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                        ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.507      ;
; 0.190 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                             ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                  ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                   ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.319      ;
; 0.197 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.521      ;
; 0.201 ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                              ; RythmController:rythmCtl|BPM_clk                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.326      ;
; 0.210 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.333      ;
; 0.212 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                  ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.337      ;
; 0.229 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.551      ;
; 0.236 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]    ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.558      ;
; 0.250 ; audio_and_video_config:avIntf|data_to_transfer[6]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; audio_and_video_config:avIntf|data_to_transfer[7]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; audio_and_video_config:avIntf|data_to_transfer[0]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; audio_and_video_config:avIntf|data_to_transfer[3]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.376      ;
; 0.252 ; audio_and_video_config:avIntf|data_to_transfer[5]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.376      ;
; 0.257 ; sine_wave:synth|state.counting_down                                                                                                                                                                                           ; sine_wave:synth|state.change_up                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.380      ;
; 0.258 ; audio_and_video_config:avIntf|data_to_transfer[4]                                                                                                                                                                             ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.382      ;
; 0.267 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.272 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0] ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.396      ;
; 0.277 ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                      ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.402      ;
; 0.278 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.402      ;
; 0.283 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.407      ;
; 0.284 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.409      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.324      ;
; 0.201 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.330      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.332      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.335      ;
; 0.218 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.342      ;
; 0.219 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.343      ;
; 0.222 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.346      ;
; 0.227 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.351      ;
; 0.249 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.376      ;
; 0.252 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.259 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.382      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.318  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.584      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.332  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.592      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.333  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.587      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 7.334  ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 2.585      ;
; 15.900 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_serial_port_avalon_rs232_slave_translator:serial_port_avalon_rs232_slave_translator|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator|read_latency_shift_reg[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.992      ;
; 15.900 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.992      ;
; 15.900 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.992      ;
; 15.900 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.992      ;
; 15.900 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:serial_port_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.992      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.083 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.051      ; 3.923      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[2]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_l_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[5]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[4]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[7]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[6]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[9]                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|period_h_register[13]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.783      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.779      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.774      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_char_lcd_16x2_avalon_lcd_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator|av_readdata_pre[0]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.782      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.782      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.779      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.795      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.779      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.774      ;
; 16.131 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.782      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 3.732      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 3.732      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.728      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 3.732      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.768      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.768      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.768      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.733      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.733      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 3.747      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.733      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_interval_timer_s1_translator:interval_timer_s1_translator|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[2]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.745      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read1                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read2                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.751      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.745      ;
; 16.132 ; nios_system:NiosII|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.768      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 0.986      ;
; 49.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 0.904      ;
; 49.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 0.904      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.863      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.760      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.400      ;
; 98.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.363      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.150      ;
; 98.819 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.128      ;
; 98.819 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.128      ;
; 98.819 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.128      ;
; 98.819 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.128      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.114      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.094      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.094      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.094      ;
; 98.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.072      ;
; 98.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.072      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.088      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.061      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.061      ;
; 98.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.003      ;
; 98.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.003      ;
; 98.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.003      ;
; 98.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.003      ;
; 98.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.003      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.999      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.986      ;
; 98.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.975      ;
; 98.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 0.975      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.926      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.926      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.926      ;
; 99.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.926      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.921      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.921      ;
; 99.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.921      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.702      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.799      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.799      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.799      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.799      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.799      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.809      ;
; 0.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.810      ;
; 0.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.810      ;
; 0.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.810      ;
; 0.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.810      ;
; 0.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.847      ;
; 0.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.847      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.857      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.863      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.863      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.863      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.863      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.863      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.866      ;
; 0.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.905      ;
; 0.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.905      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.930      ;
; 0.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.935      ;
; 0.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.935      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.955      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.947      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.947      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.947      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.990      ;
; 0.872 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.996      ;
; 0.872 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.996      ;
; 0.872 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.996      ;
; 0.872 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.996      ;
; 1.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.206      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.999      ;
; 0.679 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.982      ;
; 0.679 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.982      ;
; 0.679 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.982      ;
; 0.679 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.982      ;
; 0.682 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.010      ;
; 0.682 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.010      ;
; 0.682 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.010      ;
; 0.684 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.993      ;
; 0.684 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.993      ;
; 0.684 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.993      ;
; 0.692 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.992      ;
; 0.692 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.992      ;
; 0.692 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.992      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.714 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.990      ;
; 0.802 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.098      ;
; 0.802 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.098      ;
; 0.809 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.119      ;
; 0.809 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.119      ;
; 0.809 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.119      ;
; 0.836 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.155      ;
; 0.836 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.155      ;
; 0.836 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.155      ;
; 0.839 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.136      ;
; 0.839 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.136      ;
; 0.839 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.136      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.130      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.130      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.130      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 0.874 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 1.147      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.053 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.358      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.070 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.395      ;
; 1.080 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.189      ;
; 1.080 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.189      ;
; 1.222 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.336      ;
; 1.222 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.336      ;
; 1.254 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.354      ;
; 1.254 ; nios_system:NiosII|nios_system_rst_controller_003:rst_controller_003|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                                           ; nios_system:NiosII|nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.354      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 9.240 ; 9.395        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ;
; 9.241 ; 9.396        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[0]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[1]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[2]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[3]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[4]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[5]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[6]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|data_to_transfer[7]                                                                                                                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]                                                                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                                                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                                    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~_Duplicate_1                                                                                                                                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28~porta_address_reg0                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28~portb_address_reg0                                                                                                                          ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                          ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_we_reg                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_address_reg0                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28~porta_datain_reg0                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                    ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                          ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_we_reg                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_we_reg                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_we_reg                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_address_reg0                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_we_reg                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_we_reg                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                    ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_b341:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_le81:FIFOram|ram_block1a0~porta_we_reg                                                                                                          ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_b9k1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                        ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~portb_address_reg0                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.299 ; 49.515       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                            ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                           ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                    ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; -0.972 ; -0.421 ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; -1.015 ; -0.464 ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; 3.190  ; 4.158  ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; 3.190  ; 4.158  ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; 0.718  ; 1.267  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 0.712  ; 1.261  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 0.711  ; 1.260  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 0.718  ; 1.267  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 0.718  ; 1.267  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 0.694  ; 1.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 0.705  ; 1.254  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 0.705  ; 1.254  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 0.706  ; 1.255  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 0.752  ; 1.301  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 0.651  ; 1.200  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 0.667  ; 1.216  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 0.663  ; 1.212  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 0.677  ; 1.226  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 0.673  ; 1.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 0.683  ; 1.232  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 0.651  ; 1.200  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 0.671  ; 1.220  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 0.678  ; 1.227  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 0.683  ; 1.232  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 0.678  ; 1.227  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 0.681  ; 1.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 0.751  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 0.708  ; 1.257  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 0.659  ; 1.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 0.706  ; 1.255  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 0.697  ; 1.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 0.659  ; 1.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 0.742  ; 1.291  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 0.714  ; 1.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 0.752  ; 1.301  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 0.744  ; 1.293  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 0.737  ; 1.286  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 0.714  ; 1.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 0.747  ; 1.296  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 0.744  ; 1.293  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 0.688  ; 1.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 0.739  ; 1.288  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 0.688  ; 1.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 0.699  ; 1.248  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 0.739  ; 1.288  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 0.709  ; 1.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; 2.906  ; 3.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 0.816  ; 1.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 0.816  ; 1.195  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 0.753  ; 1.132  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 0.741  ; 1.120  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.495  ; 3.271  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.495  ; 3.269  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.311  ; 3.064  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.356  ; 3.110  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.251  ; 2.998  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.483  ; 3.257  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.493  ; 3.271  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.279  ; 3.030  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.234  ; 2.980  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.472  ; 4.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.184  ; 4.091  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.905  ; 3.775  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.062  ; 3.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.272  ; 4.133  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.261  ; 4.136  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.906  ; 3.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.850  ; 3.701  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.964  ; 3.838  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.983  ; 3.863  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.472  ; 4.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.250  ; 4.174  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.411  ; 4.294  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.411  ; 4.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.016  ; 3.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.250  ; 4.172  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.215  ; 4.129  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; 3.305  ; 4.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; 3.055  ; 3.956  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; 3.305  ; 4.239  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.484  ; 3.958  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 2.598  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 2.598  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 0.790  ; 1.341  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.722  ; 1.271  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.702  ; 1.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.723  ; 1.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.723  ; 1.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.702  ; 1.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.714  ; 1.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.714  ; 1.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.712  ; 1.261  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.772  ; 1.323  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 0.746  ; 1.297  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.790  ; 1.341  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.783  ; 1.334  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.715  ; 1.266  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.712  ; 1.261  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.702  ; 1.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.712  ; 1.261  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 0.870  ; 1.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 0.870  ; 1.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 0.850  ; 1.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 0.856  ; 1.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 0.843  ; 1.222  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 0.853  ; 1.232  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 0.829  ; 1.208  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 0.834  ; 1.213  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 0.846  ; 1.225  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 0.783  ; 1.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 0.850  ; 1.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 0.783  ; 1.162  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 0.775  ; 1.154  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 0.772  ; 1.151  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 0.799  ; 1.178  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 0.774  ; 1.153  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 0.768  ; 1.147  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 0.803  ; 1.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 0.800  ; 1.179  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; 3.183  ; 4.076  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.051  ; 2.287  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 4.038  ; 4.613  ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; 1.096  ; 0.545  ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; 1.140  ; 0.589  ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; -1.385 ; -2.130 ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; -1.385 ; -2.130 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; -0.374 ; -0.923 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.398 ; -0.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.398 ; -0.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.374 ; -0.923 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.386 ; -0.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; -0.330 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; -0.330 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; -0.346 ; -0.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; -0.342 ; -0.891 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; -0.356 ; -0.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; -0.352 ; -0.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; -0.362 ; -0.911 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; -0.330 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; -0.350 ; -0.899 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; -0.358 ; -0.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; -0.362 ; -0.911 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; -0.358 ; -0.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; -0.360 ; -0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; -0.431 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; -0.388 ; -0.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; -0.338 ; -0.887 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; -0.386 ; -0.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; -0.376 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; -0.338 ; -0.887 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; -0.422 ; -0.971 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; -0.393 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; -0.432 ; -0.981 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; -0.424 ; -0.973 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; -0.417 ; -0.966 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; -0.393 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; -0.427 ; -0.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; -0.424 ; -0.973 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; -0.368 ; -0.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; -0.419 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; -0.368 ; -0.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; -0.378 ; -0.927 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; -0.419 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; -0.388 ; -0.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; -2.425 ; -3.252 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -0.419 ; -0.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -0.496 ; -0.875 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -0.431 ; -0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -0.419 ; -0.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -1.792 ; -2.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.069 ; -2.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -1.893 ; -2.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -1.936 ; -2.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -1.833 ; -2.567 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.058 ; -2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.067 ; -2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -1.861 ; -2.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -1.792 ; -2.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.411 ; -3.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.735 ; -3.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.464 ; -3.317 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.589 ; -3.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.793 ; -3.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.808 ; -3.665 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.466 ; -3.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.411 ; -3.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.522 ; -3.378 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.539 ; -3.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -3.011 ; -3.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.796 ; -3.699 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.927 ; -3.784 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.952 ; -3.881 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.574 ; -3.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.771 ; -3.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.764 ; -3.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; -2.601 ; -3.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; -2.601 ; -3.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; -2.828 ; -3.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -0.336 ; -0.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.169 ; -2.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.169 ; -2.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.382 ; -0.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.402 ; -0.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.382 ; -0.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.403 ; -0.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.403 ; -0.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.382 ; -0.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.393 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.393 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.452 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.425 ; -0.976 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.470 ; -1.021 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.463 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.382 ; -0.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.446 ; -0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.551 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.529 ; -0.908 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.536 ; -0.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.522 ; -0.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -0.534 ; -0.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -0.508 ; -0.887 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -0.513 ; -0.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -0.526 ; -0.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -0.462 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -0.531 ; -0.910 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -0.462 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -0.454 ; -0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -0.450 ; -0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -0.478 ; -0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -0.453 ; -0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -0.446 ; -0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -0.482 ; -0.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -0.479 ; -0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; -2.628 ; -3.513 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.366 ; -0.696 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.916 ; -1.279 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 3.349 ; 3.277 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 3.263 ; 3.208 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 5.483 ; 5.648 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 3.213 ; 2.919 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.745 ; 1.690 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.732 ; 1.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.684 ; 1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.685 ; 1.630 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.684 ; 1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.694 ; 1.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.684 ; 1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 3.205 ; 2.911 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.680 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.685 ; 1.630 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.692 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.699 ; 1.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.681 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.708 ; 1.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.681 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 3.213 ; 2.919 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.691 ; 1.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 1.745 ; 1.690 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.680 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.701 ; 1.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.689 ; 1.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 1.687 ; 1.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.727 ; 1.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.719 ; 1.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.699 ; 1.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.713 ; 1.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.713 ; 1.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.697 ; 1.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.727 ; 1.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.727 ; 1.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.705 ; 1.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.731 ; 1.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 1.697 ; 1.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.675 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.759 ; 1.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.681 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.685 ; 1.630 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.689 ; 1.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.695 ; 1.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.699 ; 1.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.709 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.681 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.701 ; 1.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.693 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.709 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.693 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.711 ; 1.656 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.740 ; 1.685 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.703 ; 1.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.693 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.705 ; 1.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.715 ; 1.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.693 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.749 ; 1.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.738 ; 1.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.759 ; 1.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.747 ; 1.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.734 ; 1.679 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.738 ; 1.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.744 ; 1.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.747 ; 1.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.683 ; 1.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.732 ; 1.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.683 ; 1.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.733 ; 1.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.732 ; 1.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.743 ; 1.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 2.566 ; 2.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 1.667 ; 1.670 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 2.566 ; 2.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 1.638 ; 1.641 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 1.602 ; 1.601 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 1.577 ; 1.576 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 2.540 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 1.622 ; 1.621 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 2.559 ; 2.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 1.629 ; 1.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 1.688 ; 1.707 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 1.655 ; 1.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 1.698 ; 1.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 1.647 ; 1.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 2.524 ; 2.579 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 2.559 ; 2.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 1.681 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 1.642 ; 1.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 1.642 ; 1.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 1.650 ; 1.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 1.640 ; 1.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 1.639 ; 1.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 1.657 ; 1.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 1.681 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 3.222 ; 2.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 1.675 ; 1.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 1.632 ; 1.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 3.222 ; 2.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 1.673 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 1.692 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 1.753 ; 1.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 1.676 ; 1.621 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 1.692 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 1.743 ; 1.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 1.753 ; 1.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 1.680 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 1.680 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 1.674 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 3.209 ; 2.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 1.683 ; 1.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 3.209 ; 2.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 1.686 ; 1.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 1.734 ; 1.679 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 1.724 ; 1.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 1.684 ; 1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 1.737 ; 1.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 3.212 ; 2.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 1.667 ; 1.612 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 1.689 ; 1.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 1.669 ; 1.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 1.667 ; 1.612 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 1.678 ; 1.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 3.212 ; 2.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 1.673 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 1.741 ; 1.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 1.683 ; 1.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 1.688 ; 1.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 1.731 ; 1.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 1.741 ; 1.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 1.718 ; 1.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 1.727 ; 1.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 1.685 ; 1.630 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.732 ; 1.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.172 ; 2.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.726 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.782 ; 1.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.782 ; 1.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.723 ; 1.651 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.732 ; 1.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.725 ; 1.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.732 ; 1.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.172 ; 2.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.716 ; 1.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 3.136 ; 2.865 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.772 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.782 ; 1.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 1.685 ; 1.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 1.633 ; 1.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 1.635 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 1.669 ; 1.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 1.683 ; 1.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 1.656 ; 1.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 1.685 ; 1.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 1.656 ; 1.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 1.685 ; 1.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 1.638 ; 1.641 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.542 ; 2.601 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 1.677 ; 1.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 1.615 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 1.615 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 1.623 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 1.606 ; 1.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 1.616 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 1.646 ; 1.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 1.636 ; 1.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 1.607 ; 1.610 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 2.532 ; 2.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 1.623 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 1.629 ; 1.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 1.649 ; 1.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 1.618 ; 1.621 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 1.644 ; 1.647 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 2.542 ; 2.601 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 1.608 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 1.623 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 3.177 ; 2.906 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 3.177 ; 2.906 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 1.740 ; 1.685 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.782 ; 1.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.738 ; 1.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.709 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.758 ; 1.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.709 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.709 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.719 ; 1.647 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.733 ; 1.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.676 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.747 ; 1.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.757 ; 1.685 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.735 ; 1.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.745 ; 1.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.762 ; 1.690 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.782 ; 1.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.772 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.762 ; 1.690 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 1.750 ; 1.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 1.721 ; 1.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 1.750 ; 1.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.710 ; 2.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 1.695 ; 1.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 1.702 ; 1.647 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 1.702 ; 1.647 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 3.208 ; 2.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.692 ; 1.637 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.689 ; 1.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.719 ; 1.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.688 ; 1.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.770 ; 1.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.709 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.770 ; 1.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.778 ; 1.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.719 ; 1.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.182 ; 2.911 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.804 ; 1.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.779 ; 1.707 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 3.208 ; 2.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.784 ; 1.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.738 ; 1.666 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 3.186 ; 2.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.722 ; 1.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.678 ; 1.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.678 ; 1.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 3.135 ; 2.864 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.716 ; 1.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.792 ; 1.720 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.749 ; 1.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.729 ; 1.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.748 ; 1.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.748 ; 1.693 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.729 ; 1.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.738 ; 1.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.738 ; 1.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.719 ; 1.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.792 ; 1.720 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.779 ; 1.707 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.754 ; 1.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.761 ; 1.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.791 ; 1.719 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.739 ; 1.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.729 ; 1.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.739 ; 1.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.709 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.709 ; 1.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.790 ; 1.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.706 ; 1.651 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.191 ; 2.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.383 ; 7.966 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 3.289 ; 3.218 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 3.205 ; 3.150 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 4.593 ; 4.684 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.949 ; 2.655 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.429 ; 1.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.443 ; 1.388 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.425 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.425 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.957 ; 2.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.435 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.445 ; 1.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.434 ; 1.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 1.431 ; 1.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.444 ; 1.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.457 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.457 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.449 ; 1.394 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.475 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.419 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.442 ; 1.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.444 ; 1.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.437 ; 1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.437 ; 1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.454 ; 1.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.447 ; 1.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.449 ; 1.394 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.458 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.493 ; 1.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.503 ; 1.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.491 ; 1.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.478 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.491 ; 1.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.486 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 1.322 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 1.411 ; 1.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 2.310 ; 2.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 1.382 ; 1.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 1.347 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 1.322 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 2.284 ; 2.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 1.366 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 1.372 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 1.372 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 1.431 ; 1.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 1.399 ; 1.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 1.441 ; 1.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 1.393 ; 1.413 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 2.268 ; 2.324 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 2.303 ; 2.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 1.388 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 1.388 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 1.395 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 1.403 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 1.425 ; 1.445 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 1.375 ; 1.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 1.419 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 1.375 ; 1.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 2.965 ; 2.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 1.416 ; 1.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 1.435 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 1.418 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 1.420 ; 1.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 1.487 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 1.497 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 1.418 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 2.953 ; 2.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 1.430 ; 1.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 1.478 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 1.468 ; 1.413 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 1.480 ; 1.425 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 1.412 ; 1.357 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 1.422 ; 1.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 2.956 ; 2.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 1.417 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 1.474 ; 1.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 1.462 ; 1.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.476 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 1.467 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.471 ; 1.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.467 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.478 ; 1.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.471 ; 1.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.477 ; 1.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.916 ; 2.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.461 ; 1.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 2.881 ; 2.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.515 ; 1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 1.377 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 1.377 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 1.378 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 1.414 ; 1.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 1.428 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 1.400 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 1.429 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 1.400 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 1.429 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 1.382 ; 1.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 1.350 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 1.421 ; 1.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 1.350 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 1.390 ; 1.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 1.380 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 1.351 ; 1.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 2.277 ; 2.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 1.373 ; 1.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 1.393 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 1.362 ; 1.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 1.388 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 2.286 ; 2.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 1.352 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 2.920 ; 2.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.419 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.482 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.502 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.464 ; 1.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.477 ; 1.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.419 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.491 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.501 ; 1.430 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.481 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.491 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.527 ; 1.456 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.515 ; 1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 1.494 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 1.494 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.259 ; 2.290 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 1.446 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 1.446 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.433 ; 1.378 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.513 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.513 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.521 ; 1.450 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925 ; 2.655 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.547 ; 1.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.523 ; 1.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.951 ; 2.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.528 ; 1.457 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.483 ; 1.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.930 ; 2.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.880 ; 2.610 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.460 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.493 ; 1.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.492 ; 1.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.492 ; 1.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.537 ; 1.466 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.523 ; 1.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.499 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.534 ; 1.463 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.483 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.483 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.533 ; 1.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.450 ; 1.395 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 2.935 ; 2.641 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.162 ; 6.738 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 1.511 ;    ;    ; 2.061 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 1.229 ;    ;    ; 1.776 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 4.952 ; 4.878 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 2.163 ; 2.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 2.808 ; 2.734 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 2.574 ; 2.500 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 2.446 ; 2.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 2.446 ; 2.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 2.434 ; 2.360 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 2.163 ; 2.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 2.163 ; 2.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 2.441 ; 2.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 2.432 ; 2.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 2.549 ; 2.475 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 3.203 ; 3.129 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 3.803 ; 3.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 3.813 ; 3.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 3.742 ; 3.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 2.689 ; 2.615 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 2.453 ; 2.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 2.552 ; 2.478 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 3.706 ; 3.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 2.682 ; 2.608 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 3.473 ; 3.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 2.432 ; 2.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 2.769 ; 2.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 3.395 ; 3.321 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 4.219 ; 4.145 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 3.166 ; 3.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 3.098 ; 3.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 4.305 ; 4.231 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 3.299 ; 3.225 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 3.034 ; 2.960 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 2.684 ; 2.610 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 3.082 ; 3.008 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 2.768 ; 2.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 3.549 ; 3.475 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 3.043 ; 2.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 3.085 ; 3.011 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 3.592 ; 3.518 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 3.053 ; 2.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 3.697 ; 3.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 4.343 ; 4.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 2.989 ; 2.915 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 3.803 ; 3.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 3.098 ; 3.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 3.268 ; 3.175 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 3.640 ; 3.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 3.640 ; 3.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 3.449 ; 3.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 3.102 ; 3.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 3.098 ; 3.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 3.279 ; 3.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 5.052 ; 4.752 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 3.580 ; 3.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.284 ; 4.191 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.113 ; 4.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.284 ; 4.191 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.113 ; 4.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 3.934 ; 3.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 3.934 ; 3.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.293 ; 4.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 3.665 ; 3.600 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 3.580 ; 3.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 3.580 ; 3.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 3.938 ; 3.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 3.938 ; 3.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 3.746 ; 3.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 3.769 ; 3.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 3.752 ; 3.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 3.746 ; 3.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.719 ; 2.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 3.079 ; 3.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 3.079 ; 3.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.459 ; 3.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.636 ; 3.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.626 ; 3.552 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.630 ; 3.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.630 ; 3.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.629 ; 3.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.630 ; 3.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.630 ; 3.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.459 ; 3.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 3.993 ; 3.900 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 3.978 ; 3.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 3.821 ; 3.728 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 3.988 ; 3.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.760 ; 3.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.627 ; 3.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.629 ; 3.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.627 ; 3.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 4.620 ; 4.546 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 1.843 ; 1.769 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 2.463 ; 2.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 2.237 ; 2.163 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 2.115 ; 2.041 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 2.115 ; 2.041 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 2.103 ; 2.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 1.843 ; 1.769 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 1.843 ; 1.769 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 2.110 ; 2.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 2.103 ; 2.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 2.214 ; 2.140 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 2.841 ; 2.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 3.417 ; 3.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 3.427 ; 3.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 3.359 ; 3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 2.348 ; 2.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 2.122 ; 2.048 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 2.217 ; 2.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 3.325 ; 3.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 2.342 ; 2.268 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 3.101 ; 3.027 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 2.103 ; 2.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 2.426 ; 2.352 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 3.026 ; 2.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 3.818 ; 3.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 2.806 ; 2.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 2.741 ; 2.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 3.900 ; 3.826 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 2.935 ; 2.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 2.679 ; 2.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 2.344 ; 2.270 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 2.726 ; 2.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 2.424 ; 2.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 3.175 ; 3.101 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 2.687 ; 2.613 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 2.727 ; 2.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 3.215 ; 3.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 2.697 ; 2.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 3.315 ; 3.241 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 3.937 ; 3.863 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 2.636 ; 2.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 3.418 ; 3.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 2.570 ; 2.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 2.733 ; 2.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 3.091 ; 2.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 3.091 ; 2.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 2.907 ; 2.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 2.574 ; 2.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 2.570 ; 2.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 2.744 ; 2.651 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 4.503 ; 4.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 3.214 ; 3.121 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 3.890 ; 3.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 3.726 ; 3.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 3.890 ; 3.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 3.726 ; 3.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 3.554 ; 3.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 3.554 ; 3.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 3.899 ; 3.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 3.293 ; 3.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 3.214 ; 3.121 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 3.214 ; 3.121 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 3.558 ; 3.465 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 3.558 ; 3.465 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 3.373 ; 3.280 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 3.396 ; 3.303 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 3.379 ; 3.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 3.373 ; 3.280 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.318 ; 2.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 2.429 ; 2.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 2.429 ; 2.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.087 ; 3.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.258 ; 3.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.248 ; 3.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.251 ; 3.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.251 ; 3.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.250 ; 3.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.252 ; 3.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.252 ; 3.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.087 ; 3.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 3.611 ; 3.518 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 3.596 ; 3.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 3.445 ; 3.352 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 3.605 ; 3.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.387 ; 3.294 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.249 ; 3.175 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.250 ; 3.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.249 ; 3.175 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                          ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 5.109     ; 5.183     ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 2.145     ; 2.219     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 2.874     ; 2.948     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 2.610     ; 2.684     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 2.463     ; 2.537     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 2.463     ; 2.537     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 2.448     ; 2.522     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 2.145     ; 2.219     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 2.145     ; 2.219     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 2.456     ; 2.530     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 2.454     ; 2.528     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 2.572     ; 2.646     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 3.340     ; 3.414     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 4.041     ; 4.115     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 3.957     ; 4.031     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 3.872     ; 3.946     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 2.730     ; 2.804     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 2.475     ; 2.549     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 2.576     ; 2.650     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 3.839     ; 3.913     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 2.723     ; 2.797     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 3.580     ; 3.654     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 2.454     ; 2.528     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 2.837     ; 2.911     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 3.564     ; 3.638     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 4.482     ; 4.556     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 3.312     ; 3.386     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 3.225     ; 3.299     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 4.504     ; 4.578     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 3.415     ; 3.489     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 3.135     ; 3.209     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 2.769     ; 2.843     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 3.187     ; 3.261     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 2.851     ; 2.925     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 3.704     ; 3.778     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 3.157     ; 3.231     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 3.235     ; 3.309     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 3.723     ; 3.797     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 3.162     ; 3.236     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 3.859     ; 3.933     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 4.523     ; 4.597     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 3.091     ; 3.165     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 3.958     ; 4.032     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 3.058     ; 3.151     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 3.252     ; 3.345     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 3.684     ; 3.777     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 3.684     ; 3.777     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 3.464     ; 3.557     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 3.067     ; 3.160     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 3.058     ; 3.151     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 3.269     ; 3.362     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 4.884     ; 5.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 3.764     ; 3.857     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.561     ; 4.654     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.370     ; 4.463     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.561     ; 4.654     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.370     ; 4.463     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.169     ; 4.262     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.169     ; 4.262     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.570     ; 4.663     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 3.899     ; 3.964     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 3.764     ; 3.857     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 3.764     ; 3.857     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.172     ; 4.265     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.172     ; 4.265     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 3.940     ; 4.033     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 3.987     ; 4.080     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 3.958     ; 4.051     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 3.940     ; 4.033     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.789     ; 2.863     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 3.162     ; 3.236     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 3.162     ; 3.236     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.617     ; 3.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.822     ; 3.896     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.810     ; 3.884     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.815     ; 3.889     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.815     ; 3.889     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.814     ; 3.888     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.815     ; 3.889     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.815     ; 3.889     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.617     ; 3.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.218     ; 4.311     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.197     ; 4.290     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.029     ; 4.122     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.212     ; 4.305     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.938     ; 4.031     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.812     ; 3.886     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.814     ; 3.888     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.812     ; 3.886     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                  ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; I2C_SDAT      ; CLOCK_50   ; 4.742     ; 4.816     ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]      ; CLOCK_50   ; 1.823     ; 1.897     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]     ; CLOCK_50   ; 2.523     ; 2.597     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]     ; CLOCK_50   ; 2.270     ; 2.344     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]     ; CLOCK_50   ; 2.128     ; 2.202     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]     ; CLOCK_50   ; 2.128     ; 2.202     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]     ; CLOCK_50   ; 2.114     ; 2.188     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]     ; CLOCK_50   ; 1.823     ; 1.897     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]     ; CLOCK_50   ; 1.823     ; 1.897     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]     ; CLOCK_50   ; 2.122     ; 2.196     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]       ; CLOCK_50   ; 2.120     ; 2.194     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]      ; CLOCK_50   ; 2.233     ; 2.307     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]      ; CLOCK_50   ; 2.970     ; 3.044     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]      ; CLOCK_50   ; 3.643     ; 3.717     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]      ; CLOCK_50   ; 3.563     ; 3.637     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]      ; CLOCK_50   ; 3.481     ; 3.555     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]      ; CLOCK_50   ; 2.385     ; 2.459     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]      ; CLOCK_50   ; 2.140     ; 2.214     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]      ; CLOCK_50   ; 2.237     ; 2.311     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]     ; CLOCK_50   ; 3.450     ; 3.524     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]     ; CLOCK_50   ; 2.379     ; 2.453     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]     ; CLOCK_50   ; 3.202     ; 3.276     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]     ; CLOCK_50   ; 2.120     ; 2.194     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]     ; CLOCK_50   ; 2.488     ; 2.562     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]     ; CLOCK_50   ; 3.186     ; 3.260     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]     ; CLOCK_50   ; 4.067     ; 4.141     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]     ; CLOCK_50   ; 2.943     ; 3.017     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]     ; CLOCK_50   ; 2.860     ; 2.934     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]     ; CLOCK_50   ; 4.088     ; 4.162     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]     ; CLOCK_50   ; 3.043     ; 3.117     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]     ; CLOCK_50   ; 2.774     ; 2.848     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]     ; CLOCK_50   ; 2.423     ; 2.497     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]     ; CLOCK_50   ; 2.824     ; 2.898     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]     ; CLOCK_50   ; 2.501     ; 2.575     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]     ; CLOCK_50   ; 3.321     ; 3.395     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]     ; CLOCK_50   ; 2.794     ; 2.868     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]     ; CLOCK_50   ; 2.868     ; 2.942     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]     ; CLOCK_50   ; 3.337     ; 3.411     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]     ; CLOCK_50   ; 2.799     ; 2.873     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]     ; CLOCK_50   ; 3.467     ; 3.541     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]     ; CLOCK_50   ; 4.106     ; 4.180     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]     ; CLOCK_50   ; 2.731     ; 2.805     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]     ; CLOCK_50   ; 3.564     ; 3.638     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]   ; CLOCK_50   ; 2.613     ; 2.706     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]  ; CLOCK_50   ; 2.800     ; 2.893     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]  ; CLOCK_50   ; 3.214     ; 3.307     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]  ; CLOCK_50   ; 3.214     ; 3.307     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]  ; CLOCK_50   ; 3.003     ; 3.096     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]  ; CLOCK_50   ; 2.621     ; 2.714     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]  ; CLOCK_50   ; 2.613     ; 2.706     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]  ; CLOCK_50   ; 2.815     ; 2.908     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]  ; CLOCK_50   ; 4.415     ; 4.715     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]   ; CLOCK_50   ; 3.387     ; 3.480     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.152     ; 4.245     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 3.968     ; 4.061     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.152     ; 4.245     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 3.968     ; 4.061     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 3.775     ; 3.868     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 3.775     ; 3.868     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.161     ; 4.254     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 3.514     ; 3.579     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 3.387     ; 3.480     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 3.387     ; 3.480     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 3.778     ; 3.871     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 3.778     ; 3.871     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 3.556     ; 3.649     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 3.601     ; 3.694     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 3.573     ; 3.666     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 3.556     ; 3.649     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.371     ; 2.445     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]     ; CLOCK_50   ; 2.472     ; 2.546     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]    ; CLOCK_50   ; 2.472     ; 2.546     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.236     ; 3.310     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.433     ; 3.507     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.422     ; 3.496     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.426     ; 3.500     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.426     ; 3.500     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.425     ; 3.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.427     ; 3.501     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.427     ; 3.501     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.236     ; 3.310     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 3.823     ; 3.916     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 3.803     ; 3.896     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 3.641     ; 3.734     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 3.817     ; 3.910     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.554     ; 3.647     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.423     ; 3.497     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.425     ; 3.499     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.423     ; 3.497     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.137 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.566       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 39.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.566       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.262                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.506       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.756       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.283                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.509       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.774       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                             ; 3.907  ; 0.133 ; 4.066    ; 0.577   ; 9.202               ;
;  CLOCK_50                                                                    ; 12.098 ; 0.137 ; N/A      ; N/A     ; 9.202               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.907  ; 0.133 ; 4.066    ; 0.675   ; 9.576               ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 33.037              ;
;  altera_reserved_tck                                                         ; 45.515 ; 0.181 ; 48.069   ; 0.577   ; 49.299              ;
; Design-wide TNS                                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; -0.972 ; -0.421 ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; -1.015 ; -0.464 ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; 7.166  ; 7.537  ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; 7.166  ; 7.537  ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.399  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.405  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.381  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.392  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.392  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.393  ; 1.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.440  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.338  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.354  ; 1.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.350  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.364  ; 1.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.360  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.370  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.338  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.358  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.366  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.370  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.366  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.368  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.438  ; 1.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.395  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.347  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.393  ; 1.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.384  ; 1.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.346  ; 1.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.430  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.440  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.432  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.424  ; 1.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.434  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.432  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.375  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.426  ; 1.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.375  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.386  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.426  ; 1.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.396  ; 1.501  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; 6.023  ; 6.367  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 1.479  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.479  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 1.413  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 1.393  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.256  ; 5.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.256  ; 5.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.812  ; 5.055  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.902  ; 5.180  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.706  ; 4.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.218  ; 5.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.246  ; 5.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.752  ; 5.003  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.675  ; 4.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 7.307  ; 7.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.658  ; 7.014  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.157  ; 6.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.456  ; 6.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.846  ; 7.109  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.839  ; 7.109  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.104  ; 6.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.927  ; 6.242  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.213  ; 6.544  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.241  ; 6.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.307  ; 7.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 6.849  ; 7.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.172  ; 7.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.168  ; 7.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.320  ; 6.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.915  ; 7.265  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.715  ; 7.086  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; 6.914  ; 7.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; 6.297  ; 6.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; 6.914  ; 7.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 7.531  ; 7.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 5.480  ; 5.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 5.480  ; 5.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.509  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.410  ; 1.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.390  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411  ; 1.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411  ; 1.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.391  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.401  ; 1.506  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.492  ; 1.599  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.464  ; 1.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.509  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.607  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.432  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.391  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.400  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 1.524  ; 1.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.524  ; 1.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.502  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.510  ; 1.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.498  ; 1.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 1.506  ; 1.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 1.488  ; 1.532  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 1.494  ; 1.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 1.500  ; 1.544  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 1.443  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 1.508  ; 1.552  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 1.443  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 1.435  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 1.431  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 1.458  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 1.434  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 1.428  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 1.458  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 1.452  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; 6.784  ; 7.133  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.663  ; 5.489  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 10.075 ; 10.373 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_BCLK            ; CLOCK_50            ; 2.195  ; 2.088  ; Rise       ; CLOCK_50                                                                    ;
; AUD_DACLRCK         ; CLOCK_50            ; 2.238  ; 2.131  ; Rise       ; CLOCK_50                                                                    ;
; KEY[*]              ; CLOCK_50            ; -1.385 ; -2.130 ; Rise       ; CLOCK_50                                                                    ;
;  KEY[0]             ; CLOCK_50            ; -1.385 ; -2.130 ; Rise       ; CLOCK_50                                                                    ;
; FL_DQ[*]            ; CLOCK_50            ; -0.374 ; -0.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.392 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.392 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.398 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.398 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.374 ; -0.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.384 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.384 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.386 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; -0.330 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; -0.330 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; -0.346 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; -0.342 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; -0.356 ; -0.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; -0.352 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; -0.362 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; -0.330 ; -0.616 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; -0.350 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; -0.358 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; -0.362 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; -0.358 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; -0.360 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; -0.431 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; -0.388 ; -0.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; -0.338 ; -0.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; -0.386 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; -0.376 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; -0.338 ; -0.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; -0.422 ; -0.707 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; -0.393 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; -0.432 ; -0.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; -0.424 ; -0.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; -0.417 ; -0.702 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; -0.393 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; -0.427 ; -0.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; -0.424 ; -0.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; -0.368 ; -0.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; -0.419 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; -0.368 ; -0.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; -0.378 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; -0.419 ; -0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; -0.388 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; IRDA_RXD            ; CLOCK_50            ; -2.425 ; -3.252 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -0.419 ; -0.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -0.496 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -0.431 ; -0.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -0.419 ; -0.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -1.792 ; -2.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.069 ; -2.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -1.893 ; -2.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -1.936 ; -2.676 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -1.833 ; -2.567 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.058 ; -2.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.067 ; -2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -1.861 ; -2.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -1.792 ; -2.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.411 ; -3.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.735 ; -3.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.464 ; -3.317 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.589 ; -3.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.793 ; -3.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.808 ; -3.665 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.466 ; -3.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.411 ; -3.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.522 ; -3.378 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.539 ; -3.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -3.011 ; -3.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.796 ; -3.699 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.927 ; -3.784 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.952 ; -3.881 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.574 ; -3.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.771 ; -3.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.764 ; -3.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_INT[*]          ; CLOCK_50            ; -2.601 ; -3.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[0]         ; CLOCK_50            ; -2.601 ; -3.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_INT[1]         ; CLOCK_50            ; -2.828 ; -3.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -0.336 ; -0.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; -2.169 ; -2.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; -2.169 ; -2.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.382 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.402 ; -0.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.382 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.403 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.403 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.382 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.393 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.393 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.452 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.425 ; -0.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.470 ; -0.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.463 ; -0.770 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.382 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.446 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.551 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.529 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.536 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -0.522 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -0.534 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -0.508 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -0.513 ; -0.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -0.526 ; -0.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -0.462 ; -0.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -0.531 ; -0.703 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -0.462 ; -0.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -0.454 ; -0.627 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -0.450 ; -0.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -0.478 ; -0.651 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -0.453 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -0.446 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -0.482 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -0.479 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_RXD            ; CLOCK_50            ; -2.628 ; -3.513 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.366 ; -0.696 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.916 ; -1.279 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 6.689  ; 6.572  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 6.537  ; 6.426  ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 11.936 ; 11.620 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.729  ; 5.268  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 3.530  ; 3.419  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 3.521  ; 3.410  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 3.532  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 3.520  ; 3.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 3.518  ; 3.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 3.530  ; 3.419  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 3.544  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 3.544  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 3.528  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 3.557  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 3.561  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 3.528  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 3.505  ; 3.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 3.589  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 3.529  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 3.511  ; 3.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 3.531  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 3.539  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 3.541  ; 3.430  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 3.570  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 3.534  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 3.545  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 3.589  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 3.578  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 3.565  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 3.575  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 3.578  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 3.564  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 3.574  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 5.057  ; 5.114  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.635  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 5.057  ; 5.114  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 3.561  ; 3.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.536  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 5.017  ; 5.085  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 3.580  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 5.048  ; 5.116  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.594  ; 3.556  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 3.693  ; 3.671  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 3.654  ; 3.632  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.703  ; 3.681  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.649  ; 3.627  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 5.013  ; 5.081  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 5.048  ; 5.116  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 3.684  ; 3.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.647  ; 3.625  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 3.643  ; 3.621  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.649  ; 3.627  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.639  ; 3.617  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 3.646  ; 3.624  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 3.659  ; 3.637  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 3.684  ; 3.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.745  ; 5.284  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.674  ; 3.652  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 3.600  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.745  ; 5.284  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 3.503  ; 3.392  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 3.552  ; 3.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 3.552  ; 3.441  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 3.583  ; 3.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 3.507  ; 3.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.573  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.583  ; 3.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 3.510  ; 3.399  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.510  ; 3.399  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.505  ; 3.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 5.733  ; 5.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 3.514  ; 3.403  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 5.733  ; 5.272  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 3.517  ; 3.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 3.565  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 3.555  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 3.498  ; 3.387  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 3.499  ; 3.388  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.498  ; 3.387  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 3.509  ; 3.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 5.736  ; 5.275  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.503  ; 3.392  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 3.571  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 3.513  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.561  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 3.571  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 3.558  ; 3.447  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.515  ; 3.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.630  ; 3.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.693  ; 5.241  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.633  ; 3.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.693  ; 5.241  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.659  ; 5.207  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.671  ; 3.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 3.652  ; 3.609  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.603  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.641  ; 3.598  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.652  ; 3.609  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.622  ; 3.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.651  ; 3.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.622  ; 3.579  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.651  ; 3.608  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.606  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 5.032  ; 5.089  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.645  ; 3.602  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.580  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.580  ; 3.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.593  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.573  ; 3.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.583  ; 3.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.612  ; 3.569  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.602  ; 3.559  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.575  ; 3.532  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 5.025  ; 5.082  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.594  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.598  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.618  ; 3.575  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.586  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.615  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 5.032  ; 5.089  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.576  ; 3.533  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.594  ; 3.551  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.696  ; 5.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.696  ; 5.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.567  ; 3.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.682  ; 3.565  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.638  ; 3.521  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.658  ; 3.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.609  ; 3.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.630  ; 3.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.496  ; 3.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.646  ; 3.529  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.656  ; 3.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.635  ; 3.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.682  ; 3.565  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.671  ; 3.554  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 3.577  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 3.576  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.021  ; 5.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.525  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 3.533  ; 3.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 3.533  ; 3.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.741  ; 5.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.679  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.679  ; 3.562  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.549  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.714  ; 3.597  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.741  ; 5.289  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.693  ; 3.576  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.710  ; 5.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.553  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.670  ; 5.218  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.546  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.559  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.663  ; 3.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.672  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.569  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.559  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.569  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.540  ; 3.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.536  ; 3.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.710  ; 5.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.385 ; 15.672 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; AUD_DACDAT          ; CLOCK_50            ; 3.289 ; 3.218 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SCLK            ; CLOCK_50            ; 3.205 ; 3.150 ; Rise       ; CLOCK_50                                                                    ;
; I2C_SDAT            ; CLOCK_50            ; 4.593 ; 4.684 ; Rise       ; CLOCK_50                                                                    ;
; FL_ADDR[*]          ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[0]         ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[1]         ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[2]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[3]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[4]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[5]         ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[6]         ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[7]         ; CLOCK_50            ; 2.949 ; 2.655 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[8]         ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[9]         ; CLOCK_50            ; 1.429 ; 1.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[10]        ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[11]        ; CLOCK_50            ; 1.443 ; 1.388 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[12]        ; CLOCK_50            ; 1.425 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[13]        ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[14]        ; CLOCK_50            ; 1.425 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[15]        ; CLOCK_50            ; 2.957 ; 2.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[16]        ; CLOCK_50            ; 1.435 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[17]        ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[18]        ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[19]        ; CLOCK_50            ; 1.445 ; 1.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[20]        ; CLOCK_50            ; 1.434 ; 1.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[21]        ; CLOCK_50            ; 1.431 ; 1.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_ADDR[22]        ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_CE_N             ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_DQ[*]            ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.444 ; 1.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.457 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.457 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.449 ; 1.394 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_OE_N             ; CLOCK_50            ; 1.475 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_RESET_N          ; CLOCK_50            ; 1.441 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; FL_WE_N             ; CLOCK_50            ; 1.419 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; GPIO[*]             ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[1]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[3]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[4]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[5]            ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[6]            ; CLOCK_50            ; 1.442 ; 1.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[7]            ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[8]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[9]            ; CLOCK_50            ; 1.444 ; 1.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[10]           ; CLOCK_50            ; 1.437 ; 1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[11]           ; CLOCK_50            ; 1.452 ; 1.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[12]           ; CLOCK_50            ; 1.437 ; 1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[13]           ; CLOCK_50            ; 1.454 ; 1.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[14]           ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[15]           ; CLOCK_50            ; 1.447 ; 1.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[17]           ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[19]           ; CLOCK_50            ; 1.449 ; 1.394 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[20]           ; CLOCK_50            ; 1.458 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[21]           ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[22]           ; CLOCK_50            ; 1.493 ; 1.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[23]           ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[24]           ; CLOCK_50            ; 1.503 ; 1.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[25]           ; CLOCK_50            ; 1.491 ; 1.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[26]           ; CLOCK_50            ; 1.478 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[27]           ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[28]           ; CLOCK_50            ; 1.488 ; 1.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[29]           ; CLOCK_50            ; 1.491 ; 1.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[30]           ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[31]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[32]           ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[33]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[34]           ; CLOCK_50            ; 1.476 ; 1.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  GPIO[35]           ; CLOCK_50            ; 1.486 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 1.322 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 1.411 ; 1.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 2.310 ; 2.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 1.382 ; 1.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 1.347 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 1.322 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 2.284 ; 2.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 1.366 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 1.372 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 1.372 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 1.431 ; 1.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 1.399 ; 1.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 1.441 ; 1.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 1.393 ; 1.413 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 2.268 ; 2.324 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 2.303 ; 2.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 1.388 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 1.388 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 1.395 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 1.385 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 1.403 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 1.425 ; 1.445 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 1.375 ; 1.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 1.419 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 1.375 ; 1.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 2.965 ; 2.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 1.416 ; 1.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 1.435 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 1.418 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 1.420 ; 1.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 1.487 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 1.497 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 1.424 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 1.418 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 2.953 ; 2.659 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 1.430 ; 1.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 1.478 ; 1.423 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 1.468 ; 1.413 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 1.480 ; 1.425 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 1.412 ; 1.357 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 1.411 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 1.422 ; 1.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 2.956 ; 2.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 1.417 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 1.427 ; 1.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 1.474 ; 1.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 1.462 ; 1.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 1.470 ; 1.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 1.428 ; 1.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.476 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 1.467 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.471 ; 1.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.467 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.478 ; 1.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.471 ; 1.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.477 ; 1.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.916 ; 2.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.461 ; 1.390 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 2.881 ; 2.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.515 ; 1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.525 ; 1.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 1.377 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 1.377 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 1.378 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 1.414 ; 1.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 1.428 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 1.400 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 1.429 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 1.400 ; 1.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 1.429 ; 1.432 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 1.382 ; 1.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 1.350 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 1.421 ; 1.424 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 1.350 ; 1.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 1.360 ; 1.363 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 1.390 ; 1.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 1.380 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 1.351 ; 1.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 2.277 ; 2.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 1.373 ; 1.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 1.393 ; 1.396 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 1.362 ; 1.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 1.388 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 2.286 ; 2.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 1.352 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 1.367 ; 1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 2.920 ; 2.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 1.484 ; 1.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.419 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.482 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.502 ; 1.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.454 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.464 ; 1.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.477 ; 1.406 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.419 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.491 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.501 ; 1.430 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.481 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.491 ; 1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.527 ; 1.456 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.515 ; 1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_OE_N            ; CLOCK_50            ; 1.494 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 1.465 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 1.494 ; 1.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.259 ; 2.290 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 1.438 ; 1.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT[*]           ; CLOCK_50            ; 1.446 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SD_DAT[0]          ; CLOCK_50            ; 1.446 ; 1.391 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.436 ; 1.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.433 ; 1.378 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.432 ; 1.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.513 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.513 ; 1.442 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.521 ; 1.450 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925 ; 2.655 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.547 ; 1.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.523 ; 1.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.951 ; 2.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.528 ; 1.457 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.483 ; 1.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.930 ; 2.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.466 ; 1.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.421 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.880 ; 2.610 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.460 ; 1.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.493 ; 1.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.492 ; 1.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.492 ; 1.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.481 ; 1.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.537 ; 1.466 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.523 ; 1.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.499 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.506 ; 1.435 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.534 ; 1.463 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.483 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.473 ; 1.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.483 ; 1.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453 ; 1.398 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.533 ; 1.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.450 ; 1.395 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 2.935 ; 2.641 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.162 ; 6.738 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 3.169 ;    ;    ; 3.081 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK2_50  ; AUD_XCK     ; 1.229 ;    ;    ; 1.776 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2329       ; 0          ; 35       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 6384       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 506611     ; 64         ; 224      ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2329       ; 0          ; 35       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 6384       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 506611     ; 64         ; 224      ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 116      ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7398     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 116      ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7398     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 113   ; 113  ;
; Unconstrained Input Port Paths  ; 543   ; 543  ;
; Unconstrained Output Ports      ; 235   ; 235  ;
; Unconstrained Output Port Paths ; 352   ; 352  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 22 16:52:58 2020
Info: Command: quartus_sta DE2_115_Media_Computer -c DE2_115_Media_Computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332104): Reading SDC File: 'DE2_115_Media_Computer.sdc'
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(50): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}] 
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(51): NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -phase 180.000 -master_clock {CLOCK_50} [get_pins {NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] 
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at DE2_115_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock {TD_CLK27} [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]}] 
Warning (332049): Ignored create_generated_clock at DE2_115_Media_Computer.sdc(52): Argument -source is an empty collection
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: RythmController:rythmCtl|BPM_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: cgen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.907
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.907         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    12.098         0.000 CLOCK_50 
    Info (332119):    45.515         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 CLOCK_50 
    Info (332119):     0.444         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.066         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.069         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.414         0.000 altera_reserved_tck 
    Info (332119):     1.590         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.576         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.639         0.000 CLOCK_50 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.490         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.033 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: RythmController:rythmCtl|BPM_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: cgen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 4.885
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.885         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    12.634         0.000 CLOCK_50 
    Info (332119):    45.905         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.377         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.388         0.000 CLOCK_50 
    Info (332119):     0.393         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.545         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.378         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.268         0.000 altera_reserved_tck 
    Info (332119):     1.446         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.589         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.636         0.000 CLOCK_50 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.362         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.221 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: RythmController:rythmCtl|BPM_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: cgen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 8.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.087         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.445         0.000 CLOCK_50 
    Info (332119):    48.348         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.133         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.137         0.000 CLOCK_50 
    Info (332119):     0.181         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.318         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.458         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.577         0.000 altera_reserved_tck 
    Info (332119):     0.675         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.202         0.000 CLOCK_50 
    Info (332119):     9.751         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.299         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.137 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Wed Jan 22 16:53:14 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


