

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s'
================================================================
* Date:           Thu Jun 19 12:41:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.346 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3420|     3420|  34.200 us|  34.200 us|  3420|  3420|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |       16|       16|   0.160 us|   0.160 us|   16|   16|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |       16|       16|   0.160 us|   0.160 us|   16|   16|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3                    |     3402|     3402|       243|          -|          -|    14|        no|
        | + VITIS_LOOP_155_4_VITIS_LOOP_156_5  |      224|      224|         8|          -|          -|    28|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     180|     937|    -|
|Memory           |        0|     -|     160|      40|    0|
|Multiplexer      |        -|     -|       -|    1925|    -|
|Register         |        -|     -|     201|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     541|    2971|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |        0|   0|    6|   48|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        0|   0|  164|  805|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |        0|   0|   10|   84|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  180|  937|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U     |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_1_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_2_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_3_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_4_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_5_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_6_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_7_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_8_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_9_U   |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_10_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_11_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_12_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_13_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_14_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_15_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_16_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_17_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_18_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    |buf_V_19_U  |StreamingMaxPool_Precision_28u_2u_20u_ap_uint_8_0_160_s_buf_V_RAM_AUTO_1R1W  |        0|  8|   2|    0|    14|    8|     1|          112|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                             |        0|160|  40|    0|   280|  160|    20|         2240|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_545_p2                                                           |         +|   0|  0|  12|           5|           1|
    |add_ln156_fu_589_p2                                                           |         +|   0|  0|  12|           4|           1|
    |yp_2_fu_533_p2                                                                |         +|   0|  0|  12|           4|           1|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_527_p2                                                          |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln155_fu_539_p2                                                          |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln156_fu_551_p2                                                          |      icmp|   0|  0|   9|           4|           3|
    |select_ln155_fu_557_p3                                                        |    select|   0|  0|   4|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|  69|          28|          15|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  49|          9|    1|          9|
    |buf_V_10_address0       |  26|          5|    4|         20|
    |buf_V_10_ce0            |  26|          5|    1|          5|
    |buf_V_10_d0             |  20|          4|    8|         32|
    |buf_V_10_we0            |  20|          4|    1|          4|
    |buf_V_11_address0       |  26|          5|    4|         20|
    |buf_V_11_ce0            |  26|          5|    1|          5|
    |buf_V_11_d0             |  20|          4|    8|         32|
    |buf_V_11_we0            |  20|          4|    1|          4|
    |buf_V_12_address0       |  26|          5|    4|         20|
    |buf_V_12_ce0            |  26|          5|    1|          5|
    |buf_V_12_d0             |  20|          4|    8|         32|
    |buf_V_12_we0            |  20|          4|    1|          4|
    |buf_V_13_address0       |  26|          5|    4|         20|
    |buf_V_13_ce0            |  26|          5|    1|          5|
    |buf_V_13_d0             |  20|          4|    8|         32|
    |buf_V_13_we0            |  20|          4|    1|          4|
    |buf_V_14_address0       |  26|          5|    4|         20|
    |buf_V_14_ce0            |  26|          5|    1|          5|
    |buf_V_14_d0             |  20|          4|    8|         32|
    |buf_V_14_we0            |  20|          4|    1|          4|
    |buf_V_15_address0       |  26|          5|    4|         20|
    |buf_V_15_ce0            |  26|          5|    1|          5|
    |buf_V_15_d0             |  20|          4|    8|         32|
    |buf_V_15_we0            |  20|          4|    1|          4|
    |buf_V_16_address0       |  26|          5|    4|         20|
    |buf_V_16_ce0            |  26|          5|    1|          5|
    |buf_V_16_d0             |  20|          4|    8|         32|
    |buf_V_16_we0            |  20|          4|    1|          4|
    |buf_V_17_address0       |  26|          5|    4|         20|
    |buf_V_17_ce0            |  26|          5|    1|          5|
    |buf_V_17_d0             |  20|          4|    8|         32|
    |buf_V_17_we0            |  20|          4|    1|          4|
    |buf_V_18_address0       |  26|          5|    4|         20|
    |buf_V_18_ce0            |  26|          5|    1|          5|
    |buf_V_18_d0             |  20|          4|    8|         32|
    |buf_V_18_we0            |  20|          4|    1|          4|
    |buf_V_19_address0       |  26|          5|    4|         20|
    |buf_V_19_ce0            |  26|          5|    1|          5|
    |buf_V_19_d0             |  20|          4|    8|         32|
    |buf_V_19_we0            |  20|          4|    1|          4|
    |buf_V_1_address0        |  26|          5|    4|         20|
    |buf_V_1_ce0             |  26|          5|    1|          5|
    |buf_V_1_d0              |  20|          4|    8|         32|
    |buf_V_1_we0             |  20|          4|    1|          4|
    |buf_V_2_address0        |  26|          5|    4|         20|
    |buf_V_2_ce0             |  26|          5|    1|          5|
    |buf_V_2_d0              |  20|          4|    8|         32|
    |buf_V_2_we0             |  20|          4|    1|          4|
    |buf_V_3_address0        |  26|          5|    4|         20|
    |buf_V_3_ce0             |  26|          5|    1|          5|
    |buf_V_3_d0              |  20|          4|    8|         32|
    |buf_V_3_we0             |  20|          4|    1|          4|
    |buf_V_4_address0        |  26|          5|    4|         20|
    |buf_V_4_ce0             |  26|          5|    1|          5|
    |buf_V_4_d0              |  20|          4|    8|         32|
    |buf_V_4_we0             |  20|          4|    1|          4|
    |buf_V_5_address0        |  26|          5|    4|         20|
    |buf_V_5_ce0             |  26|          5|    1|          5|
    |buf_V_5_d0              |  20|          4|    8|         32|
    |buf_V_5_we0             |  20|          4|    1|          4|
    |buf_V_6_address0        |  26|          5|    4|         20|
    |buf_V_6_ce0             |  26|          5|    1|          5|
    |buf_V_6_d0              |  20|          4|    8|         32|
    |buf_V_6_we0             |  20|          4|    1|          4|
    |buf_V_7_address0        |  26|          5|    4|         20|
    |buf_V_7_ce0             |  26|          5|    1|          5|
    |buf_V_7_d0              |  20|          4|    8|         32|
    |buf_V_7_we0             |  20|          4|    1|          4|
    |buf_V_8_address0        |  26|          5|    4|         20|
    |buf_V_8_ce0             |  26|          5|    1|          5|
    |buf_V_8_d0              |  20|          4|    8|         32|
    |buf_V_8_we0             |  20|          4|    1|          4|
    |buf_V_9_address0        |  26|          5|    4|         20|
    |buf_V_9_ce0             |  26|          5|    1|          5|
    |buf_V_9_d0              |  20|          4|    8|         32|
    |buf_V_9_we0             |  20|          4|    1|          4|
    |buf_V_address0          |  26|          5|    4|         20|
    |buf_V_ce0               |  26|          5|    1|          5|
    |buf_V_d0                |  20|          4|    8|         32|
    |buf_V_we0               |  20|          4|    1|          4|
    |in0_V_TREADY            |   9|          2|    1|          2|
    |indvar_flatten_reg_380  |   9|          2|    5|         10|
    |xp_reg_391              |   9|          2|    4|          8|
    |yp_fu_56                |   9|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |1925|        377|  295|       1257|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln155_reg_617                                                             |  5|   0|    5|          0|
    |add_ln156_reg_727                                                             |  4|   0|    4|          0|
    |ap_CS_fsm                                                                     |  8|   0|    8|          0|
    |buf_V_10_load_reg_782                                                         |  8|   0|    8|          0|
    |buf_V_11_load_reg_787                                                         |  8|   0|    8|          0|
    |buf_V_12_load_reg_792                                                         |  8|   0|    8|          0|
    |buf_V_13_load_reg_797                                                         |  8|   0|    8|          0|
    |buf_V_14_load_reg_802                                                         |  8|   0|    8|          0|
    |buf_V_15_load_reg_807                                                         |  8|   0|    8|          0|
    |buf_V_16_load_reg_812                                                         |  8|   0|    8|          0|
    |buf_V_17_load_reg_817                                                         |  8|   0|    8|          0|
    |buf_V_18_load_reg_822                                                         |  8|   0|    8|          0|
    |buf_V_19_load_reg_827                                                         |  8|   0|    8|          0|
    |buf_V_1_load_reg_737                                                          |  8|   0|    8|          0|
    |buf_V_2_load_reg_742                                                          |  8|   0|    8|          0|
    |buf_V_3_load_reg_747                                                          |  8|   0|    8|          0|
    |buf_V_4_load_reg_752                                                          |  8|   0|    8|          0|
    |buf_V_5_load_reg_757                                                          |  8|   0|    8|          0|
    |buf_V_6_load_reg_762                                                          |  8|   0|    8|          0|
    |buf_V_7_load_reg_767                                                          |  8|   0|    8|          0|
    |buf_V_8_load_reg_772                                                          |  8|   0|    8|          0|
    |buf_V_9_load_reg_777                                                          |  8|   0|    8|          0|
    |buf_V_load_reg_732                                                            |  8|   0|    8|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_402_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_472_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_446_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_reg_380                                                        |  5|   0|    5|          0|
    |select_ln155_reg_622                                                          |  4|   0|    4|          0|
    |xp_reg_391                                                                    |  4|   0|    4|          0|
    |yp_2_reg_609                                                                  |  4|   0|    4|          0|
    |yp_fu_56                                                                      |  4|   0|    4|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |201|   0|  201|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<28u, 2u, 20u, ap_uint<8>, 0, 160>|  return value|
|in0_V_TDATA   |   in|  160|        axis|                                                         in0_V|       pointer|
|in0_V_TVALID  |   in|    1|        axis|                                                         in0_V|       pointer|
|in0_V_TREADY  |  out|    1|        axis|                                                         in0_V|       pointer|
|out_V_TDATA   |  out|  160|        axis|                                                         out_V|       pointer|
|out_V_TVALID  |  out|    1|        axis|                                                         out_V|       pointer|
|out_V_TREADY  |   in|    1|        axis|                                                         out_V|       pointer|
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+

