module comp(,b,aeqb);
input [9:0] a,b;
output aeqb;
reg aeqb;

always @(a or b)
begin
aeqb=0;
if((a - b) < 10'd5 && (a - b) > 10d'0)
aeqb=1;
if ((b-a) < 10'd5 && (b-a) > 10d'0)
aeqb=1;
end
end module