
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035875                       # Number of seconds simulated
sim_ticks                                 35874555453                       # Number of ticks simulated
final_tick                               565438935390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 301983                       # Simulator instruction rate (inst/s)
host_op_rate                                   381291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2453261                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913564                       # Number of bytes of host memory used
host_seconds                                 14623.21                       # Real time elapsed on the host
sim_insts                                  4415964565                       # Number of instructions simulated
sim_ops                                    5575696334                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3305088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1689984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1270400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2210560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8482944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3303936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3303936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25821                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17270                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 66273                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25812                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25812                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     92129030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47108152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35412286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61619161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               236461299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60656                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46384                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          92096918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               92096918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          92096918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     92129030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47108152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35412286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61619161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              328558218                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86030110                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30978257                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25405477                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014267                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13246825                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100063                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164540                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87472                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32026834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170123620                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30978257                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264603                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36579287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10805807                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6960142                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671381                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84325145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.330607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47745858     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647121      4.33%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199745      3.79%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440278      4.08%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024811      3.59%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1582102      1.88%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027364      1.22%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700872      3.20%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956994     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84325145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360086                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.977489                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33689091                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6543680                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796882                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543059                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752424                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078926                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6562                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201805874                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51106                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752424                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35352269                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2982486                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       874517                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646957                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2716484                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194997554                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14039                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1692969                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750588                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          156                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270768453                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909346276                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909346276                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102509189                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33941                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17918                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7235509                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243044                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3368945                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183904248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147796461                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280467                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60971153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186364059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1884                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84325145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752697                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30087366     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17807473     21.12%     56.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12063188     14.31%     71.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638002      9.06%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7515564      8.91%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4442061      5.27%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377408      4.01%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741067      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653016      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84325145                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082664     70.14%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202355     13.11%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258550     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121593717     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015205      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750038     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8421479      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147796461                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717962                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543612                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010444                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381742142                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244910383                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143647815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149340073                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       266360                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041444                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          451                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286115                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752424                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2195453                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164933                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183938176                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027788                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7899                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1081                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1125925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358436                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145216469                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804477                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579988                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989240                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585979                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8184763                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.687973                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143794875                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143647815                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93724341                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261729138                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.669739                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358097                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61519682                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039718                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75572721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30261325     40.04%     40.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451000     27.06%     67.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8369102     11.07%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291858      5.68%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693114      4.89%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1817068      2.40%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2002182      2.65%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010322      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3676750      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75572721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3676750                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255837573                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376643883                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1704965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860301                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860301                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655687481                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197040552                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189244183                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86030110                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31470380                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25655886                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101899                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13328696                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12305361                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3395952                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93285                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31487530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172831784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31470380                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15701313                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38407547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11169108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5707769                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15547205                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1022097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84644183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46236636     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2543102      3.00%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4754511      5.62%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4732054      5.59%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2934176      3.47%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2336275      2.76%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1461418      1.73%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1371303      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18274708     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84644183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365807                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008969                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32837238                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5647968                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36891588                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226302                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9041080                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5323289                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207389823                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9041080                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35222202                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1019704                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1370237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34687765                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3303189                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199953679                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1372522                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1012355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280734750                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932831930                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932831930                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173673189                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107061537                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35608                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9198681                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18521842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9438032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117866                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3184803                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188539119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150188805                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       293571                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63761303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195017880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84644183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29204460     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18343205     21.67%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12089125     14.28%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7935767      9.38%     79.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8369649      9.89%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4039674      4.77%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3194378      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       726585      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741340      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84644183                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         936458     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178908     13.84%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176874     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125624173     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2017716      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17100      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14528960      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8000856      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150188805                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745770                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1292240                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008604                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386607604                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252334946                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146754179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151481045                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       466729                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7199973                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2265690                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9041080                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         536827                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90903                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188573323                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       374827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18521842                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9438032                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1314395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2482881                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148199004                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13860883                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1989801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21671459                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21011804                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7810576                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722641                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146800377                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146754179                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93545193                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268473804                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.705847                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348433                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101146887                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124541527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64032179                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127314                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75603103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28858129     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21107485     27.92%     66.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8773008     11.60%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4367454      5.78%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4358890      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758673      2.33%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1766058      2.34%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       946857      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3666549      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75603103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101146887                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124541527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18494198                       # Number of memory references committed
system.switch_cpus1.commit.loads             11321864                       # Number of loads committed
system.switch_cpus1.commit.membars              17100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17976249                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112202364                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2568669                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3666549                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260510260                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386194368                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1385927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101146887                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124541527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101146887                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850546                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850546                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175715                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175715                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665735466                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203856527                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190492643                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86030110                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32215420                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26285082                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2150270                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13656481                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12693841                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3333776                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94569                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33388031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175020792                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32215420                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16027617                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37936867                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11219435                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5271410                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16256475                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       830798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85647716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47710849     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3113702      3.64%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4648449      5.43%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3235134      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2257762      2.64%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2206094      2.58%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1344434      1.57%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2859622      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18271670     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85647716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374467                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.034413                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34331601                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5506947                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36230074                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       527973                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9051115                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5424596                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209646763                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9051115                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36253517                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         522675                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2208573                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34796862                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2814969                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203423665                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1173436                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       958732                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    285357982                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    946940561                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    946940561                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175694952                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109663030                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36742                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17514                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8349892                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18651990                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9550412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113728                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3068369                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189585199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151467929                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300692                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63184528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193350009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85647716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768499                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915411                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30798210     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16996349     19.84%     55.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12476941     14.57%     70.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8199066      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8222574      9.60%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3965535      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3524209      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       661381      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       803451      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85647716                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         825865     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163606     14.11%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170387     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126699646     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1912608      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17453      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14889346      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7948876      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151467929                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760639                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1159858                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390044124                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252805085                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147280529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152627787                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474636                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7235541                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2290644                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9051115                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         279281                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50623                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189620168                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       654771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18651990                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9550412                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17513                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1312075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2480566                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148686164                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13913870                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2781765                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21670576                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21129244                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7756706                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.728304                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147344125                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147280529                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95430017                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271130998                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.711965                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102153770                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125918924                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63701492                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2167502                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76596601                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172958                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29468376     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21855187     28.53%     67.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8257720     10.78%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4622989      6.04%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3922428      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1754964      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1679687      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1145324      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3889926      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76596601                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102153770                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125918924                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18676217                       # Number of memory references committed
system.switch_cpus2.commit.loads             11416449                       # Number of loads committed
system.switch_cpus2.commit.membars              17454                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18269476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113359445                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604350                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3889926                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262327091                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388297671                       # The number of ROB writes
system.switch_cpus2.timesIdled                  19080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 382394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102153770                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125918924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102153770                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842163                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842163                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187419                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187419                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       667785393                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204894344                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192674714                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34908                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86030110                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31110297                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25319040                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079547                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13265265                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12271408                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3203542                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91675                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34397057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169889231                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31110297                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15474950                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35705610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10665621                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5731590                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16813663                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       834935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84385008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.479582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48679398     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1930560      2.29%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2515071      2.98%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3784938      4.49%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3673191      4.35%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2791638      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1661489      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2485682      2.95%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16863041     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84385008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361621                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.974765                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35530776                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5614011                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34421211                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268531                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8550478                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5268146                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203259876                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8550478                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37414600                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1073219                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1797631                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32762041                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2787033                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197350923                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1087                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1206647                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       872959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          127                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275006290                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919081892                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919081892                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171012411                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103993821                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41846                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23681                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7866499                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18289932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9691763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187724                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3234119                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183420433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147765067                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       274890                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59616466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181284982                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6446                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84385008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751082                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29482210     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18502698     21.93%     56.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11961351     14.17%     71.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8134073      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7610270      9.02%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4059573      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2991952      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896257      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746624      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84385008                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726427     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149750     14.27%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173559     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122961679     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2087572      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16694      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14586394      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8112728      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147765067                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.717597                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1049746                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007104                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381239777                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243077558                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143619030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148814813                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500376                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7005092                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2458631                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8550478                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         639340                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99832                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183460272                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18289932                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9691763                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23140                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1273611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2444032                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144937931                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13731726                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2827135                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21666224                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20302961                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7934498                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.684735                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143656939                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143619030                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92281329                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259118759                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.669404                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100152962                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123092255                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60368235                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113888                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75834530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623169                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29393107     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21722463     28.64%     67.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7996335     10.54%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4579118      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3824372      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1894417      2.50%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1864100      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799349      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3761269      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75834530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100152962                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123092255                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18517972                       # Number of memory references committed
system.switch_cpus3.commit.loads             11284840                       # Number of loads committed
system.switch_cpus3.commit.membars              16694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17654307                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110950963                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2511601                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3761269                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255533751                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375476001                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1645102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100152962                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123092255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100152962                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858987                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858987                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164162                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164162                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652232281                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198372836                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187724528                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33388                       # number of misc regfile writes
system.l2.replacements                          66297                       # number of replacements
system.l2.tagsinuse                       8191.982090                       # Cycle average of tags in use
system.l2.total_refs                           915283                       # Total number of references to valid blocks.
system.l2.sampled_refs                          74489                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.287492                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            32.178721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.983767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2408.666626                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.985510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1292.365829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.489119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    994.706793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.238081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1729.035858                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            615.791446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            361.813465                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            315.038037                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            437.688840                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.294027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.157760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.121424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.211064                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.075170                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.044167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.038457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.053429                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        69784                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26162                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35086                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  154836                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48387                       # number of Writeback hits
system.l2.Writeback_hits::total                 48387                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        69784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23804                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35086                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154836                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        69784                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26162                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23804                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35086                       # number of overall hits
system.l2.overall_hits::total                  154836                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        25821                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13204                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9925                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        17266                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 66270                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        25821                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9925                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        17270                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66274                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        25821                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13204                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9925                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        17270                       # number of overall misses
system.l2.overall_misses::total                 66274                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1447743031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       641990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    758321297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       821206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    547647389                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       551379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    932246676                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3688403664                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       184461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        184461                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1447743031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       641990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    758321297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       821206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    547647389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       551379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    932431137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3688588125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1447743031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       641990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    758321297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       821206                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    547647389                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       551379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    932431137                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3688588125                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              221106                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48387                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48387                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95605                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33729                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               221110                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95605                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33729                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              221110                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.270080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.335416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.294257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.329806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.299720                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.270080                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.335416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.294257                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.329857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.299733                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.270080                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.335416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.294257                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.329857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.299733                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56068.433872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45856.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57431.179718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48306.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55178.578237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42413.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53993.204911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55657.215392                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 46115.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 46115.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56068.433872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45856.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57431.179718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48306.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55178.578237                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42413.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53991.380255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55656.639482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43069.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56068.433872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45856.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57431.179718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48306.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55178.578237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42413.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53991.380255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55656.639482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25812                       # number of writebacks
system.l2.writebacks::total                     25812                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        25821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        17266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            66270                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        25821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        17270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66274                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        25821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        17270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66274                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       373320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1299961365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       560604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    681896954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       725335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    490278141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       476342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    831916551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3306188612                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       161053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       161053                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       373320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1299961365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       560604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    681896954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       725335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    490278141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       476342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    832077604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3306349665                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       373320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1299961365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       560604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    681896954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       725335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    490278141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       476342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    832077604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3306349665                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.270080                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.335416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.294257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.329806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.299720                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.270080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.335416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.294257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.329857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.299733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.270080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.335416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.294257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.329857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.299733                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        37332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50345.120832                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40043.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51643.210694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42666.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49398.301360                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36641.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48182.355554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49889.672733                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 40263.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40263.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        37332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50345.120832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40043.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51643.210694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42666.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49398.301360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36641.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 48180.521367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49889.091725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        37332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50345.120832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40043.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51643.210694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42666.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49398.301360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36641.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 48180.521367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49889.091725                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997568                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846689.147273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997568                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671370                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671370                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       529135                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       529135                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       529135                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       529135                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       529135                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671381                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48103.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48103.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48103.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440696                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440696                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95605                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191899891                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95861                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.855718                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494979                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505021                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635462                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635462                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19344937                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19344937                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19344937                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19344937                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358295                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358295                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358345                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358345                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358345                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11861975992                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11861975992                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2135665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2135665                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11864111657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11864111657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11864111657                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11864111657                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11993757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11993757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703282                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703282                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703282                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029873                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33106.730465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33106.730465                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42713.300000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42713.300000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33108.070873                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33108.070873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33108.070873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33108.070873                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12890                       # number of writebacks
system.cpu0.dcache.writebacks::total            12890                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262690                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262690                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262740                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262740                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262740                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95605                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95605                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95605                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95605                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2081937304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2081937304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2081937304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2081937304                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2081937304                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2081937304                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21776.447926                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21776.447926                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21776.447926                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21776.447926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21776.447926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21776.447926                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997738                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018507062                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199799.269978                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997738                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15547188                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15547188                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15547188                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15547188                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15547188                       # number of overall hits
system.cpu1.icache.overall_hits::total       15547188                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       864752                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       864752                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       864752                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       864752                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       864752                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       864752                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15547205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15547205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15547205                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15547205                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15547205                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15547205                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50867.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50867.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50867.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50867.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50867.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       680759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       680759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       680759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       680759                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       680759                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48625.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48625.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48625.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48625.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48625.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39365                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169849199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39621                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4286.847858                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.837294                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.162706                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905614                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094386                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10576541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10576541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7138693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7138693                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17715234                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17715234                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17715234                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17715234                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103586                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103586                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103586                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103586                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103586                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4220056215                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4220056215                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4220056215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4220056215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4220056215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4220056215                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10680127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10680127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7138693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7138693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17818820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17818820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17818820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17818820                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005813                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005813                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40739.638706                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40739.638706                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40739.638706                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40739.638706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40739.638706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40739.638706                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8517                       # number of writebacks
system.cpu1.dcache.writebacks::total             8517                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64220                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64220                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64220                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39366                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39366                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39366                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39366                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39366                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    977039464                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    977039464                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    977039464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    977039464                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    977039464                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    977039464                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24819.373673                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24819.373673                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24819.373673                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24819.373673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24819.373673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24819.373673                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.016425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022607021                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208654.473002                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.016425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025667                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740411                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16256456                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16256456                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16256456                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16256456                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16256456                       # number of overall hits
system.cpu2.icache.overall_hits::total       16256456                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1013040                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1013040                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1013040                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1013040                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1013040                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1013040                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16256475                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16256475                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16256475                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16256475                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16256475                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16256475                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53317.894737                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53317.894737                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53317.894737                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53317.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53317.894737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53317.894737                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       858887                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       858887                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       858887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       858887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       858887                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       858887                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50522.764706                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50522.764706                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50522.764706                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50522.764706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50522.764706                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50522.764706                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33729                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164990782                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33985                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4854.811888                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.023350                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.976650                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902435                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097565                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10590280                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10590280                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7224861                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7224861                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17454                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17454                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17815141                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17815141                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17815141                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17815141                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69575                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69575                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69575                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69575                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69575                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69575                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2305302517                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2305302517                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2305302517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2305302517                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2305302517                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2305302517                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10659855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10659855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7224861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7224861                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17884716                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17884716                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17884716                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17884716                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003890                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003890                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003890                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003890                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33134.064204                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33134.064204                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33134.064204                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33134.064204                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33134.064204                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33134.064204                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7764                       # number of writebacks
system.cpu2.dcache.writebacks::total             7764                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35846                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35846                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35846                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35846                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35846                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35846                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33729                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33729                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33729                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33729                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    768969072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    768969072                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    768969072                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    768969072                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    768969072                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    768969072                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22798.454505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22798.454505                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22798.454505                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22798.454505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22798.454505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22798.454505                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997087                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020037068                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056526.346774                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997087                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16813647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16813647                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16813647                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16813647                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16813647                       # number of overall hits
system.cpu3.icache.overall_hits::total       16813647                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       730712                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       730712                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       730712                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       730712                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       730712                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       730712                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16813663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16813663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16813663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16813663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16813663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16813663                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45669.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45669.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45669.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45669.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45669.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45669.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       566195                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       566195                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       566195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       566195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       566195                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       566195                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43553.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43553.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43553.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43553.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43553.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43553.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52356                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174145554                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52612                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.996845                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222878                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777122                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911027                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088973                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10446180                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10446180                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7195852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7195852                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17667                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17667                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16694                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16694                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17642032                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17642032                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17642032                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17642032                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134469                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134469                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2885                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2885                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137354                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137354                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137354                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137354                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5595840703                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5595840703                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    171534517                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    171534517                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5767375220                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5767375220                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5767375220                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5767375220                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10580649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10580649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7198737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7198737                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17779386                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17779386                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17779386                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17779386                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012709                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012709                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 41614.355004                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41614.355004                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59457.371577                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59457.371577                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41989.131878                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41989.131878                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41989.131878                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41989.131878                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       677910                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37661.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19216                       # number of writebacks
system.cpu3.dcache.writebacks::total            19216                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82117                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82117                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2881                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2881                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84998                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84998                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52352                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52352                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52356                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52356                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52356                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52356                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1281286397                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1281286397                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       189131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       189131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1281475528                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1281475528                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1281475528                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1281475528                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24474.449820                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24474.449820                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 47282.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47282.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24476.192375                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24476.192375                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24476.192375                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24476.192375                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
