{
    "Function": "smu7_get_current_pcie_speed",
    "astEdges": [
        [
            10,
            12
        ],
        [
            10,
            11
        ],
        [
            7,
            9
        ],
        [
            7,
            8
        ],
        [
            4,
            5
        ],
        [
            4,
            6
        ],
        [
            18,
            21
        ],
        [
            18,
            19
        ],
        [
            18,
            20
        ],
        [
            2,
            15
        ],
        [
            2,
            4
        ],
        [
            2,
            7
        ],
        [
            2,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            22
        ],
        [
            0,
            2
        ],
        [
            15,
            16
        ],
        [
            9,
            14
        ],
        [
            9,
            10
        ],
        [
            9,
            13
        ],
        [
            16,
            17
        ],
        [
            16,
            18
        ]
    ],
    "candidateNodeList": [
        5,
        8,
        11,
        13,
        14,
        19,
        20,
        21
    ],
    "cfgEdges": [
        [
            17,
            18
        ],
        [
            10,
            9
        ],
        [
            12,
            10
        ],
        [
            7,
            17
        ],
        [
            4,
            12
        ],
        [
            18,
            16
        ],
        [
            0,
            4
        ],
        [
            15,
            22
        ],
        [
            9,
            7
        ],
        [
            16,
            15
        ]
    ],
    "ddgEdges": [
        [
            7,
            22
        ],
        [
            7,
            18
        ],
        [
            18,
            22
        ],
        [
            18,
            22
        ],
        [
            18,
            22
        ],
        [
            18,
            16
        ],
        [
            18,
            16
        ],
        [
            18,
            16
        ],
        [
            0,
            4
        ],
        [
            0,
            9
        ],
        [
            0,
            18
        ],
        [
            0,
            7
        ],
        [
            15,
            22
        ],
        [
            9,
            22
        ],
        [
            9,
            22
        ],
        [
            9,
            22
        ],
        [
            9,
            7
        ],
        [
            9,
            7
        ],
        [
            9,
            7
        ],
        [
            16,
            22
        ],
        [
            16,
            22
        ],
        [
            16,
            15
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            11
        ],
        [
            11,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            20
        ],
        [
            20,
            21
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "<operator>.assignment",
        "5": "speedCntl",
        "6": "LITERAL",
        "7": "<operator>.assignment",
        "8": "speedCntl",
        "9": "cgs_read_ind_register",
        "10": "<operator>.indirectFieldAccess",
        "11": "hwmgr",
        "12": "FIELD_IDENTIFIER",
        "13": "CGS_IND_REG__PCIE",
        "14": "ixPCIE_LC_SPEED_CNTL",
        "15": "RETURN",
        "16": "<operator>.cast",
        "17": "UNKNOWN",
        "18": "PHM_GET_FIELD",
        "19": "speedCntl",
        "20": "PCIE_LC_SPEED_CNTL",
        "21": "LC_CURRENT_DATA_RATE",
        "22": "METHOD_RETURN"
    }
}