MCAL.DEFAULT.COREID:0

MCU.McuRunConfig.List:McuModeRun3,McuModeRun2,McuModeRun1,McuModeRun0,McuModeDRun,McuModeSafe
MCU.McuLowPowerConfig.List:McuStop0,McuHalt0,McuStandby

MCU.PerSource.List: \
    MC_ME_PCTL_SIPI0_INDEX              ,\
    MC_ME_PCTL_SIUL_INDEX               ,\
    MC_ME_PCTL_PIT_RTC_0_INDEX          ,\
    MC_ME_PCTL_PIT_RTC_1_INDEX          ,\
    MC_ME_PCTL_DMAMUX0_INDEX            ,\
    MC_ME_PCTL_CRC_0_INDEX              ,\
    MC_ME_PCTL_GMAC_INDEX               ,\
    MC_ME_PCTL_ADCSD_12_INDEX           ,\
    MC_ME_PCTL_ADCSD_10_INDEX           ,\
    MC_ME_PCTL_ADCSD_8_INDEX            ,\
    MC_ME_PCTL_ADCSD_6_INDEX            ,\
    MC_ME_PCTL_ADCSD_4_INDEX            ,\
    MC_ME_PCTL_ADCSD_2_INDEX            ,\
    MC_ME_PCTL_ADCSD_0_INDEX            ,\
    MC_ME_PCTL_CAM_RAM_2_INDEX          ,\
    MC_ME_PCTL_MCAN12_INDEX             ,\
    MC_ME_PCTL_MCAN11_INDEX             ,\
    MC_ME_PCTL_CAM_RAM_1_INDEX          ,\
    MC_ME_PCTL_MCAN4_INDEX              ,\
    MC_ME_PCTL_MCAN3_INDEX              ,\
    MC_ME_PCTL_MCAN2_INDEX              ,\
    MC_ME_PCTL_MCAN1_INDEX              ,\
    MC_ME_PCTL_TTCAN_1_INDEX            ,\
    MC_ME_PCTL_TTCAN_0_INDEX            ,\
    MC_ME_PCTL_CAN_RAM_1_CTRL_INDEX     ,\
    MC_ME_PCTL_CAN_RAM_0_CTRL_INDEX     ,\
    MC_ME_PCTL_MCAN5_INDEX              ,\
    MC_ME_PCTL_MCAN6_INDEX              ,\
    MC_ME_PCTL_MCAN7_INDEX              ,\
    MC_ME_PCTL_MCAN8_INDEX              ,\
    MC_ME_PCTL_MCAN10_INDEX             ,\
    MC_ME_PCTL_MCAN9_INDEX              ,\
    MC_ME_PCTL_TTCAN_2_INDEX            ,\
    MC_ME_PCTL_CAN_SAMPLER_INDEX        ,\
    MC_ME_PCTL_RTC_INDEX                ,\
    MC_ME_PCTL_LINFlexD_16_INDEX        ,\
    MC_ME_PCTL_LINFlexD_14_INDEX        ,\
    MC_ME_PCTL_LINFlexD_6_INDEX         ,\
    MC_ME_PCTL_LINFlexD_5_INDEX         ,\
    MC_ME_PCTL_LINFlexD_4_INDEX         ,\
    MC_ME_PCTL_LINFlexD_3_INDEX         ,\
    MC_ME_PCTL_LINFlexD_1_INDEX         ,\
    MC_ME_PCTL_LINFlexD_0_INDEX         ,\
    MC_ME_PCTL_DSPI_12_INDEX            ,\
    MC_ME_PCTL_DSPI_10_INDEX            ,\
    MC_ME_PCTL_DSPI_8_INDEX             ,\
    MC_ME_PCTL_DSPI_6_INDEX             ,\
    MC_ME_PCTL_DSPI_4_INDEX             ,\
    MC_ME_PCTL_DSPI_1_INDEX             ,\
    MC_ME_PCTL_DSPI_0_INDEX             ,\
    MC_ME_PCTL_IIC_0_INDEX              ,\
    MC_ME_PCTL_DSPI_15_INDEX            ,\
    MC_ME_PCTL_DSPI_14_INDEX            ,\
    MC_ME_PCTL_SENT_0_INDEX             ,\
    MC_ME_PCTL_FLEXRAY_0_INDEX          ,\
    MC_ME_PCTL_DSPI_21_INDEX            ,\
    MC_ME_PCTL_DSPI_20_INDEX            ,\
    MC_ME_PCTL_DSPI_19_INDEX            ,\
    MC_ME_PCTL_PSI5_0_INDEX             ,\
    MC_ME_PCTL_DAC_0_INDEX              ,\
    MC_ME_PCTL_ACMP3_INDEX              ,\
    MC_ME_PCTL_ACMP2_INDEX              ,\
    MC_ME_PCTL_ACMP1_INDEX              ,\
    MC_ME_PCTL_ACMP0_INDEX              ,\
    MC_ME_PCTL_ADCSAR_4_INDEX           ,\
    MC_ME_PCTL_ADCSAR_12_INDEX          ,\
    MC_ME_PCTL_ADCSAR_10_INDEX          ,\
    MC_ME_PCTL_ADCSAR_0_INDEX           ,\
    MC_ME_PCTL_GTMINT_INDEX             ,\
    MC_ME_PCTL_EMIOS_0_INDEX            ,\
	MC_ME_PCTL_SPORT_INDEX              ,\
	MC_ME_PCTL_SDEMMC_INDEX             ,\
	MC_ME_PCTL_DPSI_13_INDEX            ,\
	MC_ME_PCTL_DPSI_11_INDEX            ,\
	MC_ME_PCTL_DPSI_9_INDEX             ,\
	MC_ME_PCTL_DPSI_7_INDEX             ,\
	MC_ME_PCTL_DPSI_18_INDEX            ,\
	MC_ME_PCTL_DPSI_17_INDEX            ,\
	MC_ME_PCTL_DPSI_16_INDEX            ,\
    MC_ME_PCTL_CMU_INDEX                ,\
    MC_ME_PCTL_CANFD_1_INDEX            ,\
    MC_ME_PCTL_CANFD_9_INDEX            ,\
    MC_ME_PCTL_PSI5_S_0_INDEX           ,\
    MC_ME_PCTL_CRC_1_INDEX              ,\
    MC_ME_PCTL_ADCSD_13_INDEX           ,\
    MC_ME_PCTL_ADCSD_11_INDEX           ,\
    MC_ME_PCTL_ADCSD_9_INDEX            ,\
    MC_ME_PCTL_ADCSD_7_INDEX            ,\
    MC_ME_PCTL_ADCSD_5_INDEX            ,\
    MC_ME_PCTL_ADCSD_3_INDEX            ,\
    MC_ME_PCTL_ADCSD_1_INDEX            ,\
    MC_ME_PCTL_DAC_1_INDEX              ,\
    MC_ME_PCTL_ACMP_7_INDEX             ,\
	MC_ME_PCTL_ACMP_6_INDEX             ,\
	MC_ME_PCTL_ACMP_5_INDEX             ,\
	MC_ME_PCTL_ACMP_4_INDEX             ,\
    MC_ME_PCTL_LINFlexD_15_INDEX        ,\
    MC_ME_PCTL_LINFlexD_12_INDEX        ,\
    MC_ME_PCTL_LINFlexD_11_INDEX        ,\
    MC_ME_PCTL_LINFlexD_10_INDEX        ,\
    MC_ME_PCTL_LINFlexD_9_INDEX         ,\
    MC_ME_PCTL_LINFlexD_8_INDEX         ,\
    MC_ME_PCTL_LINFlexD_7_INDEX         ,\
    MC_ME_PCTL_LINFlexD_2_INDEX         ,\
    MC_ME_PCTL_DSPI_5_INDEX             ,\
    MC_ME_PCTL_DSPI_3_INDEX             ,\
    MC_ME_PCTL_DSPI_2_INDEX             ,\
    MC_ME_PCTL_IIC_1_INDEX              ,\
    MC_ME_PCTL_SENT_1_INDEX             ,\
    MC_ME_PCTL_FLEXRAY_1_INDEX          ,\
    MC_ME_PCTL_ADCSAR_9_INDEX           ,\
    MC_ME_PCTL_ADCSAR_8_INDEX           ,\
    MC_ME_PCTL_ADCSAR_7_INDEX           ,\
    MC_ME_PCTL_ADCSAR_6_INDEX           ,\
    MC_ME_PCTL_ADCSAR_5_INDEX           ,\
    MC_ME_PCTL_ADCSAR_3_INDEX           ,\
    MC_ME_PCTL_ADCSAR_2_INDEX           ,\
    MC_ME_PCTL_ADCSAR_1_INDEX           

MCU.PerSource.Default:MC_ME_PCTL_EBI0_INDEX


MCU.Rgm0.List : \
    MCU_RGM_PIT_RTC_1      , \
    MCU_RGM_PIT_RTC_0      , \
    MCU_RGM_SIUL           , \
    MCU_RGM_SIPI_0

MCU.Rgm1.List : \
    MCU_RGM_MCAN_12        , \
    MCU_RGM_CAN_RAM2_CTR   , \
    MCU_RGM_ADCSD_0        , \
    MCU_RGM_ADCSD_2        , \
    MCU_RGM_ADCSD_4        , \
    MCU_RGM_ADCSD_6        , \
    MCU_RGM_ADCSD_8        , \
    MCU_RGM_ADCSD_10       , \
    MCU_RGM_ADCSD_12       , \
    MCU_RGM_TTCAN0         , \
    MCU_RGM_TTCAN1         , \
    MCU_RGM_CRC_0          , \
    MCU_RGM_DMAMUX_0

MCU.Rgm2.List : \
    MCU_RGM_DSPI_8         , \
    MCU_RGM_DSPI_10        , \
    MCU_RGM_DSPI_12        , \
    MCU_RGM_LINFlexD_0     , \
    MCU_RGM_LINFlexD_1     , \
    MCU_RGM_LINFlexD_3     , \
    MCU_RGM_LINFlexD_14    , \
    MCU_RGM_LINFlexD_16    , \
    MCU_RGM_TTCAN2         , \
    MCU_RGM_MCAN_9         , \
    MCU_RGM_MCAN_10        , \
    MCU_RGM_MCAN_8         , \
    MCU_RGM_MCAN_7         , \
    MCU_RGM_MCAN_6         , \
    MCU_RGM_MCAN_5         , \
    MCU_RGM_CAN_RAM0_CTR   , \
    MCU_RGM_MCAN_1         , \
    MCU_RGM_MCAN_2         , \
    MCU_RGM_MCAN_3         , \
    MCU_RGM_MCAN_4         , \
    MCU_RGM_CAN_RAM1_CTR   , \
    MCU_RGM_MCAN_11

MCU.Rgm3.List : \
    MCU_RGM_ADCSAR_11      , \
    MCU_RGM_ADCSAR_12      , \
    MCU_RGM_ADCSAR_0       , \
    MCU_RGM_ADCSAR_4       , \
    MCU_RGM_ACMP0          , \
    MCU_RGM_ACMP1          , \
    MCU_RGM_ACMP2          , \
    MCU_RGM_ACMP3          , \
    MCU_RGM_DAC_0          , \
    MCU_RGM_PSI5_0         , \
    MCU_RGM_DSPI_19        , \
    MCU_RGM_DSPI_20        , \
    MCU_RGM_DSPI_2
    1        , \
    MCU_RGM_FLEXRAY_0      , \
    MCU_RGM_SENT_0         , \
    MCU_RGM_IIC_0          , \
    MCU_RGM_DSPI_0         , \
    MCU_RGM_DSPI_1         , \
    MCU_RGM_DSPI_4         , \
    MCU_RGM_DSPI_6

MCU.Rgm4.List : \
    MCU_RGM_CANFD12        , \
    MCU_RGM_CANFD11        , \
    MCU_RGM_CANFD10        , \
    MCU_RGM_CANFD9         , \
    MCU_RGM_CANFD8         , \
    MCU_RGM_CANFD7         , \
    MCU_RGM_CANFD6         , \
    MCU_RGM_CANFD5         , \
    MCU_RGM_CANFD4         , \
    MCU_RGM_CANFD3         , \
    MCU_RGM_CANFD2         , \
    MCU_RGM_CANFD1         , \
    MCU_RGM_DSPI_16        , \
    MCU_RGM_DSPI_17        , \
    MCU_RGM_DSPI_18        , \
    MCU_RGM_DSPI_7         , \
    MCU_RGM_DSPI_9         , \
    MCU_RGM_DSPI_11        , \
    MCU_RGM_DSPI_13        , \
    MCU_RGM_SPORT          , \
    MCU_RGM_EMIOS1         , \
    MCU_RGM_EMIOS0         , \
    MCU_RGM_ETPU_C         , \
    MCU_RGM_ETPU           , \
    MCU_RGM_GTMINT

MCU.Rgm5.List : \
    MCU_RGM_ADCSD_1        , \
    MCU_RGM_ADCSD_3        , \
    MCU_RGM_ADCSD_5        , \
    MCU_RGM_ADCSD_7        , \
    MCU_RGM_ADCSD_9        , \
    MCU_RGM_ADCSD_11       , \
    MCU_RGM_ADCSD_13       , \
    MCU_RGM_FCCU           , \
    MCU_RGM_CRC_1          , \
    MCU_RGM_PSI5_S_0

MCU.Rgm6.List : \
    MCU_RGM_LINFlexD_2     , \
    MCU_RGM_LINFlexD_7     , \
    MCU_RGM_LINFlexD_8     , \
    MCU_RGM_LINFlexD_9     , \
    MCU_RGM_LINFlexD_10    , \
    MCU_RGM_LINFlexD_11    , \
    MCU_RGM_LINFlexD_12    , \
    MCU_RGM_LINFlexD_15    , \
    MCU_RGM_ACMP4          , \
    MCU_RGM_ACMP5          , \
    MCU_RGM_ACMP6          , \
    MCU_RGM_ACMP7          , \
    MCU_RGM_DAC_1


MCU.Rgm7.List : \
    MCU_RGM_ADCSAR_1       , \
    MCU_RGM_ADCSAR_2       , \
    MCU_RGM_ADCSAR_3       , \
    MCU_RGM_ADCSAR_5       , \
    MCU_RGM_ADCSAR_6       , \
    MCU_RGM_ADCSAR_7       , \
    MCU_RGM_ADCSAR_8       , \
    MCU_RGM_ADCSAR_9       , \
    MCU_RGM_ADCSAR_10      , \
    MCU_RGM_PSI5_1         , \
    MCU_RGM_FLEXRAY_1      , \
    MCU_RGM_SENT_1         , \
    MCU_RGM_IIC_1          , \
    MCU_RGM_DSPI_2         , \
    MCU_RGM_DSPI_3         , \
    MCU_RGM_DSPI_5

Spi.SpiExternalDevice.HwList.List:DSPI0,DSPI1,DSPI2,DSPI3,DSPI4,DSPI5,DSPI6,DSPI7,DSPI8,DSPI9,DSPI10,DSPI11,\
DSPI12,DSPI13,DSPI14,DSPI15,DSPI16,DSPI17,DSPI18,DSPI19,DSPI20,DSPI21
Spi.SpiExternalDevice.SpiCsIdentifier.List:PCS0, PCS1, PCS2, PCS3, PCS4, PCS5, PCS6, PCS7

###################### ccfc3012pt_mapbga292_264 MCan module ##########################
# 
# MCan.CanHwChannelList : number of can controller
# MCan1.RAMA.Base.U32: offerset 4 bytes
#
################################################################################
MCan.CanHwChannelList:MCAN_1,MCAN_2,MCAN_3,MCAN_4,MCAN_5,MCAN_6,MCAN_7,MCAN_8,MCAN_9,MCAN_10,MCAN_11,MCAN_12
MCan.CanInterrupList:MCAN_IR_RF0N,MCAN_IR_RF0W,MCAN_IR_RF0F,MCAN_IR_RF0L,MCAN_IR_RF1N,MCAN_IR_RF1W,MCAN_IR_RF1F,MCAN_IR_RF1L,MCAN_IR_HPM,MCAN_IR_TC,MCAN_IR_TCF,MCAN_IR_TFE,MCAN_IR_TEFN,MCAN_IR_TEFW,MCAN_IR_TEFF,MCAN_IR_TEFL,MCAN_IR_TSW,MCAN_IR_MRAF,MCAN_IR_TOO,MCAN_IR_DRX,MCAN_IR_BEC,MCAN_IR_BEU,MCAN_IR_ELO,MCAN_IR_EP,MCAN_IR_EW,MCAN_IR_BO,MCAN_IR_WDI,MCAN_IR_PEA,MCAN_IR_PED,MCAN_IR_ARA
MCan.ControllerNumMax:12
MCan.rxMbMax:64
MCan.txMbMax:32
MCan.RAMASIZE.Words:16384
MCan.RAMBSIZE.Words:5120
MCan.RAMCSIZE.Words:5120

###################### ccfc3012pt_mapbga292_264 CANFD module ##########################
# 
# CANFD.CanHwChannelList : number of CANFD controller
#
################################################################################
CANFD.CanHwChannelList:CANFD_MOD_ID_1,CANFD_MOD_ID_9

###################### ccfc3012pt_mapbga292_264 Eth module ##########################
#
################################################################################
Eth.EthGeneral.MaxControllerSupport:1
Eth.EthGeneral.MaxRxQueueSupport:1
Eth.EthGeneral.MaxTxQueueSupport:1
Eth.EthGeneral.GigabitSupport:STD_ON
Eth.EthHwChannelList:GMAC_ID_0

###################### ccfc3012pt_mapbga292_264 EDMA module ##########################
# 
#
################################################################################
eDma.ControllerNumMax:2
eDma.ChannelList:EDMA_CHN0_NUMBER,\
EDMA_CHN1_NUMBER,\
EDMA_CHN2_NUMBER,\
EDMA_CHN3_NUMBER,\
EDMA_CHN4_NUMBER,\
EDMA_CHN5_NUMBER,\
EDMA_CHN6_NUMBER,\
EDMA_CHN7_NUMBER,\
EDMA_CHN8_NUMBER,\
EDMA_CHN9_NUMBER,\
EDMA_CHN10_NUMBER,\
EDMA_CHN11_NUMBER,\
EDMA_CHN12_NUMBER,\
EDMA_CHN13_NUMBER,\
EDMA_CHN14_NUMBER,\
EDMA_CHN15_NUMBER,\
EDMA_CHN16_NUMBER,\
EDMA_CHN17_NUMBER,\
EDMA_CHN18_NUMBER,\
EDMA_CHN19_NUMBER,\
EDMA_CHN20_NUMBER,\
EDMA_CHN21_NUMBER,\
EDMA_CHN22_NUMBER,\
EDMA_CHN23_NUMBER,\
EDMA_CHN24_NUMBER,\
EDMA_CHN25_NUMBER,\
EDMA_CHN26_NUMBER,\
EDMA_CHN27_NUMBER,\
EDMA_CHN28_NUMBER,\
EDMA_CHN29_NUMBER,\
EDMA_CHN30_NUMBER,\
EDMA_CHN31_NUMBER,\
EDMA_CHN32_NUMBER,\
EDMA_CHN33_NUMBER,\
EDMA_CHN34_NUMBER,\
EDMA_CHN35_NUMBER,\
EDMA_CHN36_NUMBER,\
EDMA_CHN37_NUMBER,\
EDMA_CHN38_NUMBER,\
EDMA_CHN39_NUMBER,\
EDMA_CHN40_NUMBER,\
EDMA_CHN41_NUMBER,\
EDMA_CHN42_NUMBER,\
EDMA_CHN43_NUMBER,\
EDMA_CHN44_NUMBER,\
EDMA_CHN45_NUMBER,\
EDMA_CHN46_NUMBER,\
EDMA_CHN47_NUMBER,\
EDMA_CHN48_NUMBER,\
EDMA_CHN49_NUMBER,\
EDMA_CHN50_NUMBER,\
EDMA_CHN51_NUMBER,\
EDMA_CHN52_NUMBER,\
EDMA_CHN53_NUMBER,\
EDMA_CHN54_NUMBER,\
EDMA_CHN55_NUMBER,\
EDMA_CHN56_NUMBER,\
EDMA_CHN57_NUMBER,\
EDMA_CHN58_NUMBER,\
EDMA_CHN59_NUMBER,\
EDMA_CHN60_NUMBER,\
EDMA_CHN61_NUMBER,\
EDMA_CHN62_NUMBER,\
EDMA_CHN63_NUMBER,\
EDMA_CHN64_NUMBER,\
EDMA_CHN65_NUMBER,\
EDMA_CHN66_NUMBER,\
EDMA_CHN67_NUMBER,\
EDMA_CHN68_NUMBER,\
EDMA_CHN69_NUMBER,\
EDMA_CHN70_NUMBER,\
EDMA_CHN71_NUMBER,\
EDMA_CHN72_NUMBER,\
EDMA_CHN73_NUMBER,\
EDMA_CHN74_NUMBER,\
EDMA_CHN75_NUMBER,\
EDMA_CHN76_NUMBER,\
EDMA_CHN77_NUMBER,\
EDMA_CHN78_NUMBER,\
EDMA_CHN79_NUMBER,\
EDMA_CHN80_NUMBER,\
EDMA_CHN81_NUMBER,\
EDMA_CHN82_NUMBER,\
EDMA_CHN83_NUMBER,\
EDMA_CHN84_NUMBER,\
EDMA_CHN85_NUMBER,\
EDMA_CHN86_NUMBER,\
EDMA_CHN87_NUMBER,\
EDMA_CHN88_NUMBER,\
EDMA_CHN89_NUMBER,\
EDMA_CHN90_NUMBER,\
EDMA_CHN91_NUMBER,\
EDMA_CHN92_NUMBER,\
EDMA_CHN93_NUMBER,\
EDMA_CHN94_NUMBER,\
EDMA_CHN95_NUMBER,\
EDMA_CHN96_NUMBER,\
EDMA_CHN97_NUMBER,\
EDMA_CHN98_NUMBER,\
EDMA_CHN99_NUMBER,\
EDMA_CHN100_NUMBER,\
EDMA_CHN101_NUMBER,\
EDMA_CHN102_NUMBER,\
EDMA_CHN103_NUMBER,\
EDMA_CHN104_NUMBER,\
EDMA_CHN105_NUMBER,\
EDMA_CHN106_NUMBER,\
EDMA_CHN107_NUMBER,\
EDMA_CHN108_NUMBER,\
EDMA_CHN109_NUMBER,\
EDMA_CHN110_NUMBER,\
EDMA_CHN111_NUMBER,\
EDMA_CHN112_NUMBER,\
EDMA_CHN113_NUMBER,\
EDMA_CHN114_NUMBER,\
EDMA_CHN115_NUMBER,\
EDMA_CHN116_NUMBER,\
EDMA_CHN117_NUMBER,\
EDMA_CHN118_NUMBER,\
EDMA_CHN119_NUMBER,\
EDMA_CHN120_NUMBER,\
EDMA_CHN121_NUMBER,\
EDMA_CHN122_NUMBER,\
EDMA_CHN123_NUMBER,\
EDMA_CHN124_NUMBER,\
EDMA_CHN125_NUMBER,\
EDMA_CHN126_NUMBER,\
EDMA_CHN127_NUMBER

eDma.EDMA_CHN0_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN1_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN2_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN3_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN4_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN5_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN6_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN7_NUMBER.Source:eDma.DMAMUX.0
eDma.EDMA_CHN8_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN9_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN10_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN11_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN12_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN13_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN14_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN15_NUMBER.Source:eDma.DMAMUX.1
eDma.EDMA_CHN16_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN17_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN18_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN19_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN20_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN21_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN22_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN23_NUMBER.Source:eDma.DMAMUX.2
eDma.EDMA_CHN24_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN25_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN26_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN27_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN28_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN29_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN30_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN31_NUMBER.Source:eDma.DMAMUX.3
eDma.EDMA_CHN32_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN33_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN34_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN35_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN36_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN37_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN38_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN39_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN40_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN41_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN42_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN43_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN44_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN45_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN46_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN47_NUMBER.Source:eDma.DMAMUX.4
eDma.EDMA_CHN48_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN49_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN50_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN51_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN52_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN53_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN54_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN55_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN56_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN57_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN58_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN59_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN60_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN61_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN62_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN63_NUMBER.Source:eDma.DMAMUX.5
eDma.EDMA_CHN64_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN65_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN66_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN67_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN68_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN69_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN70_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN71_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN72_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN73_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN74_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN75_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN76_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN77_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN78_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN79_NUMBER.Source:eDma.DMAMUX.6
eDma.EDMA_CHN80_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN81_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN82_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN83_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN84_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN85_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN86_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN87_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN88_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN89_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN90_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN91_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN92_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN93_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN94_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN95_NUMBER.Source:eDma.DMAMUX.7
eDma.EDMA_CHN96_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN97_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN98_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN99_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN100_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN101_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN102_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN103_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN104_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN105_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN106_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN107_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN108_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN109_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN110_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN111_NUMBER.Source:eDma.DMAMUX.8
eDma.EDMA_CHN112_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN113_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN114_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN115_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN116_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN117_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN118_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN119_NUMBER.Source:eDma.DMAMUX.9
eDma.EDMA_CHN120_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN121_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN122_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN123_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN124_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN125_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN126_NUMBER.Source:eDma.DMAMUX.10
eDma.EDMA_CHN127_NUMBER.Source:eDma.DMAMUX.10

eDma.DMAMUX.0:DMAMUX0_RESERVED_0_A,\
DMAMUX0_ADC_SAR_0_EOC,\
DMAMUX0_ADC_SAR_1_EOC,\
DMAMUX0_LINFLEXD_16_TX,\
DMAMUX0_ADC_SD_0_EOC,\
DMAMUX0_DSPI_0_RX,\
DMAMUX0_DSPI_0_TX,\
DMAMUX0_DSPI_4_RX,\
DMAMUX0_DSPI_4_TX,\
DMAMUX0_LINFLEXD_16_RX,\
DMAMUX0_ADC_SAR_4_EOC,\
DMAMUX0_ADC_SD_3_EOC,\
DMAMUX0_MCAN_1,\
DMAMUX0_MCAN_2,\
DMAMUX0_SENT_0_RX_FAST,\
DMAMUX0_SENT_0_RX_SLOW,\
DMAMUX0_LINFLEXD_0_RX,\
DMAMUX0_LINFLEXD_0_TX,\
DMAMUX0_LINFLEXD_14_RX,\
DMAMUX0_DSPI_0_CMD,\
DMAMUX0_DSPI_4_CMD,\
DMAMUX0_MCAN_3,\
DMAMUX0_MCAN_4,\
DMAMUX0_MCAN_5,\
DMAMUX0_MCAN_6,\
DMAMUX0_MCAN_7,\
DMAMUX0_MCAN_8,\
DMAMUX0_DSPI_15_TX,\
DMAMUX0_DSPI_15_RX,\
DMAMUX0_DSPI_15_CMD,\
DMAMUX0_DSPI_14_TX,\
DMAMUX0_DSPI_14_RX,\
DMAMUX0_DSPI_14_CMD,\
DMAMUX0_DSPI_13_TX,\
DMAMUX0_DSPI_13_RX,\
DMAMUX0_DSPI_13_CMD,\
DMAMUX0_DSPI_11_TX,\
DMAMUX0_DSPI_11_RX,\
DMAMUX0_DSPI_11_CMD,\
DMAMUX0_DSPI_10_TX,\
DMAMUX0_DSPI_10_RX,\
DMAMUX0_DSPI_10_CMD,\
DMAMUX0_DSPI_9_TX,\
DMAMUX0_DSPI_9_RX,\
DMAMUX0_DSPI_9_CMD,\
DMAMUX0_DSPI_8_TX,\
DMAMUX0_DSPI_8_RX,\
DMAMUX0_DSPI_8_CMD,\
DMAMUX0_DSPI_7_TX,\
DMAMUX0_DSPI_7_RX,\
DMAMUX0_DSPI_7_CMD,\
DMAMUX0_EQADC0_ADC01_RFIFO0,\
DMAMUX0_EQADC0_ADC01_RFIFO1,\
DMAMUX0_EQADC0_ADC01_RFIFO2,\
DMAMUX0_EQADC0_ADC01_RFIFO3,\
DMAMUX0_EQADC0_ADC01_RFIFO4,\
DMAMUX0_EQADC0_ADC01_RFIFO5,\
DMAMUX0_EQADC0_ADC01_CFIFO0,\
DMAMUX0_EQADC0_ADC01_CFIFO1,\
DMAMUX0_EQADC0_ADC01_CFIFO2,\
DMAMUX0_EQADC0_ADC01_CFIFO3,\
DMAMUX0_EQADC0_ADC01_CFIFO4,\
DMAMUX0_EQADC0_ADC01_CFIFO5,\
DMAMUX0_ALWAYS_ON_0

eDma.DMAMUX.1:DMAMUX1_RESERVED_0_A,\
DMAMUX1_DSPI_12_RX,\
DMAMUX1_DSPI_12_TX,\
DMAMUX1_LINFLEXD_0_RX,\
DMAMUX1_LINFLEXD_0_TX,\
DMAMUX1_LINFLEXD_1_RX,\
DMAMUX1_LINFLEXD_1_TX,\
DMAMUX1_DSPI_17_TX,\
DMAMUX1_SENT_0_RX_FAST,\
DMAMUX1_SENT_0_RX_SLOW,\
DMAMUX1_GTM_TIM0_IRQ0,\
DMAMUX1_GTM_TIM0_IRQ1,\
DMAMUX1_GTM_TIM0_IRQ2,\
DMAMUX1_GTM_TIM0_IRQ3,\
DMAMUX1_GTM_TIM0_IRQ4,\
DMAMUX1_GTM_TIM0_IRQ5,\
DMAMUX1_GTM_TIM0_IRQ6,\
DMAMUX1_GTM_TIM0_IRQ7,\
DMAMUX1_GTM_TOM0_IRQ0,\
DMAMUX1_GTM_TOM0_IRQ1,\
DMAMUX1_GTM_TOM0_IRQ2,\
DMAMUX1_GTM_TOM0_IRQ3,\
DMAMUX1_GTM_TOM0_IRQ4,\
DMAMUX1_GTM_TOM0_IRQ5,\
DMAMUX1_GTM_TOM0_IRQ6,\
DMAMUX1_GTM_TOM0_IRQ7,\
DMAMUX1_GTM_ATOM0_IRQ0,\
DMAMUX1_GTM_ATOM0_IRQ1,\
DMAMUX1_GTM_ATOM0_IRQ2,\
DMAMUX1_GTM_ATOM0_IRQ3,\
DMAMUX1_GTM_MCS0_IRQ0,\
DMAMUX1_GTM_MCS0_IRQ1,\
DMAMUX1_GTM_MCS0_IRQ2,\
DMAMUX1_GTM_MCS0_IRQ3,\
DMAMUX1_GTM_MCS0_IRQ4,\
DMAMUX1_GTM_MCS0_IRQ5,\
DMAMUX1_GTM_MCS0_IRQ6,\
DMAMUX1_GTM_MCS0_IRQ7,\
DMAMUX1_DSPI_17_RX,\
DMAMUX1_DSPI_17_CMD,\
DMAMUX1_DSPI_5_RX,\
DMAMUX1_DSPI_5_TX,\
DMAMUX1_DSPI_5_CMD,\
DMAMUX1_DSPI_12_CMD,\
DMAMUX1_DSPI_16_TX,\
DMAMUX1_DSPI_16_RX,\
DMAMUX1_DSPI_0_RX,\
DMAMUX1_DSPI_0_TX,\
DMAMUX1_ADC_SAR_0_EOC,\
DMAMUX1_ADC_SAR_4_EOC,\
DMAMUX1_ADC_SD_3_EOC,\
DMAMUX1_DSPI_16_CMD,\
DMAMUX1_ALWAYS_ON_0,\
DMAMUX1_ALWAYS_ON_1,\
DMAMUX1_ALWAYS_ON_2,\
DMAMUX1_ALWAYS_ON_3,\
DMAMUX1_ALWAYS_ON_4

eDma.DMAMUX.2:DMAMUX2_RESERVED_0_A,\
DMAMUX2_ADC_SAR_2_EOC,\
DMAMUX2_ADC_SD_1_EOC,\
DMAMUX2_DSPI_1_RX,\
DMAMUX2_DSPI_1_TX,\
DMAMUX2_SENT_1_RX_FAST,\
DMAMUX2_SENT_1_RX_SLOW,\
DMAMUX2_PSI5_0_CH0_RX_PSI5,\
DMAMUX2_PSI5_0_CH0_RX_SENT,\
DMAMUX2_GTM_PSM0_IRQ0,\
DMAMUX2_GTM_PSM0_IRQ1,\
DMAMUX2_GTM_PSM0_IRQ2,\
DMAMUX2_GTM_PSM0_IRQ3,\
DMAMUX2_GTM_TIM1_IRQ0,\
DMAMUX2_GTM_TIM1_IRQ1,\
DMAMUX2_GTM_TIM1_IRQ2,\
DMAMUX2_GTM_TIM1_IRQ3,\
DMAMUX2_GTM_TOM1_IRQ0,\
DMAMUX2_GTM_TOM1_IRQ1,\
DMAMUX2_GTM_TOM1_IRQ2,\
DMAMUX2_GTM_TOM1_IRQ3,\
DMAMUX2_GTM_ATOM1_IRQ0,\
DMAMUX2_GTM_ATOM1_IRQ1,\
DMAMUX2_GTM_MCS1_IRQ0,\
DMAMUX2_GTM_MCS1_IRQ1,\
DMAMUX2_GTM_MCS1_IRQ2,\
DMAMUX2_GTM_MCS1_IRQ3,\
DMAMUX2_GTM_TIM2_IRQ0,\
DMAMUX2_GTM_TIM2_IRQ1,\
DMAMUX2_GTM_TIM2_IRQ2,\
DMAMUX2_GTM_TIM2_IRQ3,\
DMAMUX2_GTM_ATOM2_IRQ0,\
DMAMUX2_GTM_ATOM2_IRQ1,\
DMAMUX2_GTM_MCS2_IRQ0,\
DMAMUX2_GTM_MCS2_IRQ1,\
DMAMUX2_GTM_MCS2_IRQ2,\
DMAMUX2_GTM_MCS2_IRQ3,\
DMAMUX2_GTM_ATOM3_IRQ0,\
DMAMUX2_GTM_ATOM3_IRQ1,\
DMAMUX2_ADC_SD_2_EOC,\
DMAMUX2_DSPI_1_CMD,\
DMAMUX2_DSPI_2_RX,\
DMAMUX2_DSPI_2_TX,\
DMAMUX2_LINFLEXD_2_RX,\
DMAMUX2_LINFLEXD_2_TX,\
DMAMUX2_GTM_SPE0,\
DMAMUX2_GTM_SPE1,\
DMAMUX2_PSI5_SPS,\
DMAMUX2_PSI5_SRX,\
DMAMUX2_EQADC1_ADC23_RFIFO0,\
DMAMUX2_EQADC1_ADC23_RFIFO1,\
DMAMUX2_EQADC1_ADC23_RFIFO2,\
DMAMUX2_EQADC1_ADC23_RFIFO3,\
DMAMUX2_EQADC1_ADC23_RFIFO4,\
DMAMUX2_EQADC1_ADC23_RFIFO5,\
DMAMUX2_EQADC1_ADC23_CFIFO0,\
DMAMUX2_EQADC1_ADC23_CFIFO1,\
DMAMUX2_EQADC1_ADC23_CFIFO2,\
DMAMUX2_EQADC1_ADC23_CFIFO3,\
DMAMUX2_EQADC1_ADC23_CFIFO4,\
DMAMUX2_EQADC1_ADC23_CFIFO5,\
DMAMUX2_ALWAYS_ON_0

eDma.DMAMUX.3:DMAMUX3_RESERVED_0_A,\
DMAMUX3_ADC_SAR_3_EOC,\
DMAMUX3_DSPI_2_RX,\
DMAMUX3_DSPI_2_TX,\
DMAMUX3_LINFLEXD_2_RX,\
DMAMUX3_LINFLEXD_2_TX,\
DMAMUX3_I2C_0_RX,\
DMAMUX3_I2C_0_TX,\
DMAMUX3_PSI5_1_CH0_RX_PSI5,\
DMAMUX3_PSI5_1_CH0_RX_SENT,\
DMAMUX3_GTM_PSM0_IRQ4,\
DMAMUX3_GTM_PSM0_IRQ5,\
DMAMUX3_GTM_PSM0_IRQ6,\
DMAMUX3_GTM_PSM0_IRQ7,\
DMAMUX3_GTM_TIM1_IRQ4,\
DMAMUX3_GTM_TIM1_IRQ5,\
DMAMUX3_GTM_TIM1_IRQ6,\
DMAMUX3_GTM_TIM1_IRQ7,\
DMAMUX3_GTM_TOM1_IRQ4,\
DMAMUX3_GTM_TOM1_IRQ5,\
DMAMUX3_GTM_TOM1_IRQ6,\
DMAMUX3_GTM_TOM1_IRQ7,\
DMAMUX3_GTM_ATOM1_IRQ2,\
DMAMUX3_GTM_ATOM1_IRQ3,\
DMAMUX3_GTM_MCS1_IRQ4,\
DMAMUX3_GTM_MCS1_IRQ5,\
DMAMUX3_GTM_MCS1_IRQ6,\
DMAMUX3_GTM_MCS1_IRQ7,\
DMAMUX3_GTM_TIM2_IRQ4,\
DMAMUX3_GTM_TIM2_IRQ5,\
DMAMUX3_GTM_TIM2_IRQ6,\
DMAMUX3_GTM_TIM2_IRQ7,\
DMAMUX3_GTM_ATOM2_IRQ2,\
DMAMUX3_GTM_ATOM2_IRQ3,\
DMAMUX3_GTM_MCS2_IRQ4,\
DMAMUX3_GTM_MCS2_IRQ5,\
DMAMUX3_GTM_MCS2_IRQ6,\
DMAMUX3_GTM_MCS2_IRQ7,\
DMAMUX3_GTM_ATOM3_IRQ2,\
DMAMUX3_GTM_ATOM3_IRQ3,\
DMAMUX3_ADC_SD_3_EOC,\
DMAMUX3_ADC_SAR_6_EOC,\
DMAMUX3_DSPI_2_CMD,\
DMAMUX3_DSPI_1_RX,\
DMAMUX3_DSPI_1_TX,\
DMAMUX3_ADC_SAR_2_EOC,\
DMAMUX3_ADC_SD_2_EOC,\
DMAMUX3_PSI5_STX,\
DMAMUX3_EQADC2_ADC45_RFIFO0,\
DMAMUX3_EQADC2_ADC45_RFIFO1,\
DMAMUX3_EQADC2_ADC45_RFIFO2,\
DMAMUX3_EQADC2_ADC45_RFIFO3,\
DMAMUX3_EQADC2_ADC45_RFIFO4,\
DMAMUX3_EQADC2_ADC45_RFIFO5,\
DMAMUX3_EQADC2_ADC45_CFIFO0,\
DMAMUX3_EQADC2_ADC45_CFIFO1,\
DMAMUX3_EQADC2_ADC45_CFIFO2,\
DMAMUX3_EQADC2_ADC45_CFIFO3,\
DMAMUX3_EQADC2_ADC45_CFIFO4,\
DMAMUX3_EQADC2_ADC45_CFIFO5,\
DMAMUX3_ALWAYS_ON_0

eDma.DMAMUX.4:DMAMUX4_RESERVED_0_A,\
DMAMUX4_ADC_SAR_4_EOC,\
DMAMUX4_ADC_SAR_6_EOC,\
DMAMUX4_ADC_SD_2_EOC,\
DMAMUX4_ADC_SD_3_EOC,\
DMAMUX4_DSPI_3_RX,\
DMAMUX4_DSPI_3_TX,\
DMAMUX4_LINFLEXD_0_RX,\
DMAMUX4_LINFLEXD_0_TX,\
DMAMUX4_LINFLEXD_15_TX,\
DMAMUX4_LINFLEXD_14_TX,\
DMAMUX4_PSI5_0_CH1_RX_PSI5,\
DMAMUX4_PSI5_0_CH1_RX_SENT,\
DMAMUX4_GTM_TIM0_IRQ0,\
DMAMUX4_GTM_TIM0_IRQ1,\
DMAMUX4_GTM_TOM0_IRQ0,\
DMAMUX4_GTM_TOM0_IRQ1,\
DMAMUX4_GTM_PSM0_IRQ0,\
DMAMUX4_GTM_PSM0_IRQ1,\
DMAMUX4_GTM_PSM0_IRQ2,\
DMAMUX4_GTM_PSM0_IRQ3,\
DMAMUX4_GTM_TOM1_IRQ0,\
DMAMUX4_GTM_TOM1_IRQ1,\
DMAMUX4_GTM_TIM3_IRQ0,\
DMAMUX4_GTM_TIM3_IRQ1,\
DMAMUX4_GTM_TIM3_IRQ2,\
DMAMUX4_GTM_TIM3_IRQ3,\
DMAMUX4_GTM_MCS3_IRQ0,\
DMAMUX4_GTM_MCS3_IRQ1,\
DMAMUX4_GTM_MCS3_IRQ2,\
DMAMUX4_GTM_MCS3_IRQ3,\
DMAMUX4_DSPI_3_CMD,\
DMAMUX4_ADC_SD_1_EOC,\
DMAMUX4_ADC_SD_4_EOC,\
DMAMUX4_ADC_SD_5_EOC,\
DMAMUX4_ADC_SAR_0_EOC,\
DMAMUX4_DSPI0_CMD,\
DMAMUX4_DSPI0_RX,\
DMAMUX4_DSPI0_TX,\
DMAMUX4_amu_0,\
DMAMUX4_MCAN_5,\
DMAMUX4_MCAN_6,\
DMAMUX4_EQADC3_ADC67_RFIFO0,\
DMAMUX4_EQADC3_ADC67_RFIFO1,\
DMAMUX4_EQADC3_ADC67_RFIFO2,\
DMAMUX4_EQADC3_ADC67_RFIFO3,\
DMAMUX4_EQADC3_ADC67_RFIFO4,\
DMAMUX4_EQADC3_ADC67_RFIFO5,\
DMAMUX4_EQADC3_ADC67_CFIFO0,\
DMAMUX4_EQADC3_ADC67_CFIFO1,\
DMAMUX4_EQADC3_ADC67_CFIFO2,\
DMAMUX4_EQADC3_ADC67_CFIFO3,\
DMAMUX4_EQADC3_ADC67_CFIFO4,\
DMAMUX4_EQADC3_ADC67_CFIFO5,\
DMAMUX4_ALWAYS_ON_0

eDma.DMAMUX.5:DMAMUX5_RESERVED_0_A,\
DMAMUX5_ADC_SAR_7_EOC,\
DMAMUX5_ADC_SD_4_EOC,\
DMAMUX5_ADC_SD_5_EOC,\
DMAMUX5_DSPI_5_RX,\
DMAMUX5_DSPI_5_TX,\
DMAMUX5_LINFLEXD_1_RX,\
DMAMUX5_LINFLEXD_1_TX,\
DMAMUX5_LINFLEXD_15_RX,\
DMAMUX5_DSPI_18_TX,\
DMAMUX5_SENT_0_RX_FAST,\
DMAMUX5_SENT_0_RX_SLOW,\
DMAMUX5_GTM_TIM0_IRQ2,\
DMAMUX5_GTM_TIM0_IRQ3,\
DMAMUX5_GTM_TOM0_IRQ4,\
DMAMUX5_GTM_TOM0_IRQ5,\
DMAMUX5_GTM_PSM0_IRQ4,\
DMAMUX5_GTM_PSM0_IRQ5,\
DMAMUX5_GTM_PSM0_IRQ6,\
DMAMUX5_GTM_PSM0_IRQ7,\
DMAMUX5_GTM_TOM1_IRQ4,\
DMAMUX5_GTM_TOM1_IRQ5,\
DMAMUX5_GTM_TIM3_IRQ4,\
DMAMUX5_GTM_TIM3_IRQ5,\
DMAMUX5_GTM_TIM3_IRQ6,\
DMAMUX5_GTM_TIM3_IRQ7,\
DMAMUX5_GTM_MCS3_IRQ4,\
DMAMUX5_GTM_MCS3_IRQ5,\
DMAMUX5_GTM_MCS3_IRQ6,\
DMAMUX5_GTM_MCS3_IRQ7,\
DMAMUX5_DSPI_5_CMD,\
DMAMUX5_MCAN_1,\
DMAMUX5_MCAN_2,\
DMAMUX5_DSPI3_RX,\
DMAMUX5_DSPI3_TX,\
DMAMUX5_ADC_SAR_3_EOC,\
DMAMUX5_LINFLEXD_2_RX,\
DMAMUX5_LINFLEXD_2_TX,\
DMAMUX5_ADC_SAR_1_EOC,\
DMAMUX5_amu_1,\
DMAMUX5_MCAN_7,\
DMAMUX5_MCAN_8,\
DMAMUX5_MCAN_9,\
DMAMUX5_MCAN_10,\
DMAMUX5_MCAN_11,\
DMAMUX5_MCAN_12,\
DMAMUX5_DSPI_18_RX,\
DMAMUX5_DSPI_18_CMD,\
DMAMUX5_EQADC4_ADC89_RFIFO0,\
DMAMUX5_EQADC4_ADC89_RFIFO1,\
DMAMUX5_EQADC4_ADC89_RFIFO2,\
DMAMUX5_EQADC4_ADC89_RFIFO3,\
DMAMUX5_EQADC4_ADC89_RFIFO4,\
DMAMUX5_EQADC4_ADC89_RFIFO5,\
DMAMUX5_EQADC4_ADC89_CFIFO0,\
DMAMUX5_EQADC4_ADC89_CFIFO1,\
DMAMUX5_EQADC4_ADC89_CFIFO2,\
DMAMUX5_EQADC4_ADC89_CFIFO3,\
DMAMUX5_EQADC4_ADC89_CFIFO4,\
DMAMUX5_EQADC4_ADC89_CFIFO5,\
DMAMUX5_ALWAYS_ON_0

eDma.DMAMUX.6:DMAMUX6_RESERVED_0_A,\
DMAMUX6_ADC_SAR_8_EOC,\
DMAMUX6_ADC_SAR_9_EOC,\
DMAMUX6_ADC_SAR_5_EOC,\
DMAMUX6_ADC_SD_6_EOC,\
DMAMUX6_ADC_SD_7_EOC,\
DMAMUX6_ADC_SD_8_EOC,\
DMAMUX6_ADC_SD_9_EOC,\
DMAMUX6_PSI5_0_CH2_RX_PSI5,\
DMAMUX6_PSI5_0_CH2_RX_SENT,\
DMAMUX6_DSPI_6_RX,\
DMAMUX6_DSPI_6_TX,\
DMAMUX6_DSPI_6_CMD,\
DMAMUX6_DSPI_19_RX,\
DMAMUX6_DSPI_19_CMD,\
DMAMUX6_I2C_1_RX,\
DMAMUX6_I2C_1_TX,\
DMAMUX6_GTM_PSM1_IRQ0,\
DMAMUX6_GTM_PSM1_IRQ1,\
DMAMUX6_GTM_PSM1_IRQ2,\
DMAMUX6_GTM_PSM1_IRQ3,\
DMAMUX6_DSPI_1_CMD,\
DMAMUX6_DSPI_1_RX,\
DMAMUX6_DSPI_1_TX,\
DMAMUX6_DSPI_12_CMD,\
DMAMUX6_DSPI_12_RX,\
DMAMUX6_DSPI_12_TX,\
DMAMUX6_SENT_1_RX_FAST,\
DMAMUX6_SENT_1_RX_SLOW,\
DMAMUX6_GTM_TOM1_IRQ0,\
DMAMUX6_GTM_TOM1_IRQ1,\
DMAMUX6_GTM_TOM1_IRQ2,\
DMAMUX6_GTM_TOM1_IRQ3,\
DMAMUX6_GTM_TOM1_IRQ4,\
DMAMUX6_GTM_TOM1_IRQ5,\
DMAMUX6_GTM_TOM1_IRQ6,\
DMAMUX6_GTM_TOM1_IRQ7,\
DMAMUX6_GTM_TOM2_IRQ0,\
DMAMUX6_GTM_TOM2_IRQ1,\
DMAMUX6_GTM_TOM2_IRQ2,\
DMAMUX6_GTM_TOM2_IRQ3,\
DMAMUX6_GTM_TOM2_IRQ4,\
DMAMUX6_GTM_TOM2_IRQ5,\
DMAMUX6_GTM_TOM2_IRQ6,\
DMAMUX6_GTM_TOM2_IRQ7,\
DMAMUX6_MCAN_3,\
DMAMUX6_SPORT_A,\
DMAMUX6_SPORT_B,\
DMAMUX6_DSPI_19_TX,\
DMAMUX6_ALWAYS_ON_0

eDma.DMAMUX.7:DMAMUX7_RESERVED_0_A,\
DMAMUX7_GTM_MCS4_IRQ0,\
DMAMUX7_GTM_MCS4_IRQ1,\
DMAMUX7_GTM_MCS4_IRQ2,\
DMAMUX7_GTM_MCS4_IRQ3,\
DMAMUX7_GTM_MCS4_IRQ4,\
DMAMUX7_GTM_MCS4_IRQ5,\
DMAMUX7_GTM_MCS4_IRQ6,\
DMAMUX7_GTM_MCS4_IRQ7,\
DMAMUX7_GTM_MCS5_IRQ0,\
DMAMUX7_GTM_MCS5_IRQ1,\
DMAMUX7_GTM_MCS5_IRQ2,\
DMAMUX7_GTM_MCS5_IRQ3,\
DMAMUX7_GTM_MCS5_IRQ4,\
DMAMUX7_GTM_MCS5_IRQ5,\
DMAMUX7_GTM_MCS5_IRQ6,\
DMAMUX7_GTM_MCS5_IRQ7,\
DMAMUX7_GTM_ATOM5_IRQ0,\
DMAMUX7_GTM_ATOM5_IRQ1,\
DMAMUX7_GTM_ATOM5_IRQ2,\
DMAMUX7_GTM_ATOM5_IRQ3,\
DMAMUX7_GTM_ATOM6_IRQ0,\
DMAMUX7_GTM_ATOM6_IRQ1,\
DMAMUX7_GTM_ATOM6_IRQ2,\
DMAMUX7_GTM_ATOM6_IRQ3,\
DMAMUX7_GTM_TOM3_IRQ0,\
DMAMUX7_GTM_TOM3_IRQ1,\
DMAMUX7_GTM_TOM3_IRQ2,\
DMAMUX7_GTM_TOM3_IRQ3,\
DMAMUX7_GTM_TOM3_IRQ4,\
DMAMUX7_GTM_TOM3_IRQ5,\
DMAMUX7_GTM_TOM3_IRQ6,\
DMAMUX7_GTM_TOM3_IRQ7,\
DMAMUX7_ADC_SD_6_EOC,\
DMAMUX7_ADC_SD_7_EOC,\
DMAMUX7_PSI5_0_CH0_RX_PSI5,\
DMAMUX7_PSI5_0_CH0_RX_SENT,\
DMAMUX7_PSI5_0_CH1_RX_PSI5,\
DMAMUX7_PSI5_0_CH1_RX_SENT,\
DMAMUX7_PSI5_0_CH2_RX_PSI5,\
DMAMUX7_PSI5_0_CH2_RX_SENT,\
DMAMUX7_ADC_SD_0_EOC,\
DMAMUX7_ADC_SD_1_EOC,\
DMAMUX7_ADC_SD_2_EOC,\
DMAMUX7_ADC_SD_3_EOC,\
DMAMUX7_DSPI_3_CMD,\
DMAMUX7_DSPI_3_RX,\
DMAMUX7_DSPI_3_TX,\
DMAMUX7_DSPI_5_CMD,\
DMAMUX7_DSPI_5_RX,\
DMAMUX7_DSPI_5_TX,\
DMAMUX7_MCAN_4,\
DMAMUX7_SSI_0_TX,\
DMAMUX7_SSI_0_RX,\
DMAMUX7_SSI_1_TX,\
DMAMUX7_SSI_1_RX,\
DMAMUX7_DSPI_21_TX,\
DMAMUX7_DSPI_21_RX,\
DMAMUX7_DSPI_21_CMD,\
DMAMUX7_DSPI_20_TX,\
DMAMUX7_DSPI_20_RX,\
DMAMUX7_DSPI_20_CMD,\
DMAMUX7_GTM_PSM2_IRQ0,\
DMAMUX7_ALWAYS_ON_0

eDma.DMAMUX.8:DMAMUX8_RESERVED_0_A,\
DMAMUX8_GTM_TIM4_IRQ0,\
DMAMUX8_GTM_TIM4_IRQ1,\
DMAMUX8_GTM_TIM4_IRQ2,\
DMAMUX8_GTM_TIM4_IRQ3,\
DMAMUX8_GTM_TIM4_IRQ4,\
DMAMUX8_GTM_TIM4_IRQ5,\
DMAMUX8_GTM_TIM4_IRQ6,\
DMAMUX8_GTM_TIM4_IRQ7,\
DMAMUX8_GTM_TIM5_IRQ0,\
DMAMUX8_GTM_TIM5_IRQ1,\
DMAMUX8_GTM_TIM5_IRQ2,\
DMAMUX8_GTM_TIM5_IRQ3,\
DMAMUX8_GTM_TIM5_IRQ4,\
DMAMUX8_GTM_TIM5_IRQ5,\
DMAMUX8_GTM_TIM5_IRQ6,\
DMAMUX8_GTM_TIM5_IRQ7,\
DMAMUX8_GTM_ATOM7_IRQ0,\
DMAMUX8_GTM_ATOM7_IRQ1,\
DMAMUX8_GTM_ATOM7_IRQ2,\
DMAMUX8_GTM_ATOM7_IRQ3,\
DMAMUX8_GTM_PSM2_IRQ2,\
DMAMUX8_GTM_PSM2_IRQ3,\
DMAMUX8_GTM_PSM2_IRQ4,\
DMAMUX8_GTM_PSM2_IRQ5,\
DMAMUX8_GTM_TOM4_IRQ0,\
DMAMUX8_GTM_TOM4_IRQ1,\
DMAMUX8_GTM_TOM4_IRQ2,\
DMAMUX8_GTM_TOM4_IRQ3,\
DMAMUX8_GTM_TOM4_IRQ4,\
DMAMUX8_GTM_TOM4_IRQ5,\
DMAMUX8_GTM_TOM4_IRQ6,\
DMAMUX8_GTM_TOM4_IRQ7,\
DMAMUX8_ADC_SD_8_EOC,\
DMAMUX8_PSI5_1_CH0_RX_PSI5,\
DMAMUX8_PSI5_1_CH0_RX_SENT,\
DMAMUX8_ADC_SAR_0_EOC,\
DMAMUX8_ADC_SAR_1_EOC,\
DMAMUX8_ADC_SAR_2_EOC,\
DMAMUX8_PSM2_IRQ1,\
DMAMUX8_ADC_SD_4_EOC,\
DMAMUX8_DSPI_4_CMD,\
DMAMUX8_DSPI_4_RX,\
DMAMUX8_DSPI_4_TX,\
DMAMUX8_LINFLEXD_3_TX,\
DMAMUX8_LINFLEXD_3_RX,\
DMAMUX8_LINFLEXD_4_TX,\
DMAMUX8_LINFLEXD_4_RX,\
DMAMUX8_LINFLEXD_5_TX,\
DMAMUX8_LINFLEXD_5_RX,\
DMAMUX8_LINFLEXD_6_TX,\
DMAMUX8_LINFLEXD_6_RX,\
DMAMUX8_LINFLEXD_7_TX,\
DMAMUX8_LINFLEXD_7_RX,\
DMAMUX8_LINFLEXD_8_TX,\
DMAMUX8_LINFLEXD_8_RX,\
DMAMUX8_LINFLEXD_9_TX,\
DMAMUX8_LINFLEXD_9_RX,\
DMAMUX8_LINFLEXD_10_TX,\
DMAMUX8_LINFLEXD_10_RX,\
DMAMUX8_LINFLEXD_11_TX,\
DMAMUX8_ALWAYS_ON_0

eDma.DMAMUX.9:DMAMUX9_RESERVED_0_A,\
DMAMUX9_GTM_PSM1_IRQ0,\
DMAMUX9_GTM_PSM1_IRQ1,\
DMAMUX9_GTM_PSM1_IRQ2,\
DMAMUX9_GTM_PSM1_IRQ3,\
DMAMUX9_GTM_PSM1_IRQ4,\
DMAMUX9_GTM_PSM1_IRQ5,\
DMAMUX9_GTM_PSM1_IRQ6,\
DMAMUX9_GTM_PSM1_IRQ7,\
DMAMUX9_GTM_SPE2,\
DMAMUX9_GTM_SPE3,\
DMAMUX9_I2C_0_RX,\
DMAMUX9_I2C_0_TX,\
DMAMUX9_GTM_ATOM5_IRQ0,\
DMAMUX9_GTM_ATOM5_IRQ1,\
DMAMUX9_GTM_ATOM7_IRQ0,\
DMAMUX9_GTM_ATOM7_IRQ1,\
DMAMUX9_GTM_TOM3_IRQ0,\
DMAMUX9_GTM_TOM3_IRQ1,\
DMAMUX9_GTM_TOM3_IRQ2,\
DMAMUX9_GTM_TOM3_IRQ3,\
DMAMUX9_GTM_TOM3_IRQ4,\
DMAMUX9_GTM_TOM3_IRQ5,\
DMAMUX9_GTM_TOM3_IRQ6,\
DMAMUX9_GTM_TOM3_IRQ7,\
DMAMUX9_GTM_TOM4_IRQ0,\
DMAMUX9_GTM_TOM4_IRQ1,\
DMAMUX9_GTM_TOM4_IRQ2,\
DMAMUX9_GTM_TOM4_IRQ3,\
DMAMUX9_GTM_TOM4_IRQ4,\
DMAMUX9_GTM_TOM4_IRQ5,\
DMAMUX9_GTM_TOM4_IRQ6,\
DMAMUX9_GTM_TOM4_IRQ7,\
DMAMUX9_ADC_SD_9_EOC,\
DMAMUX9_MCAN_1,\
DMAMUX9_MCAN_2,\
DMAMUX9_ADC_SAR_3_EOC,\
DMAMUX9_ADC_SAR_4_EOC,\
DMAMUX9_ADC_SAR_6_EOC,\
DMAMUX9_ADC_SAR_7_EOC,\
DMAMUX9_ADC_SD_5_EOC,\
DMAMUX9_DSPI2_CMD,\
DMAMUX9_DSPI2_RX,\
DMAMUX9_DSPI2_TX,\
DMAMUX9_EMIOS_0_CH0,\
DMAMUX9_EMIOS_0_CH1,\
DMAMUX9_EMIOS_0_CH2,\
DMAMUX9_EMIOS_0_CH3,\
DMAMUX9_EMIOS_0_CH4,\
DMAMUX9_EMIOS_0_CH6,\
DMAMUX9_EMIOS_0_CH7,\
DMAMUX9_EMIOS_0_CH16,\
DMAMUX9_EMIOS_0_CH17,\
DMAMUX9_EMIOS_0_CH18,\
DMAMUX9_EMIOS_0_CH19,\
DMAMUX9_LINFLEXD_11_RX,\
DMAMUX9_LINFLEXD_12_TX,\
DMAMUX9_LINFLEXD_12_RX,\
DMAMUX9_ALWAYS_ON_0

eDma.DMAMUX.10:DMAMUX10_RESERVED_0_A,\
DMAMUX10_EQADC5_ADC1011_CFIFO0,\
DMAMUX10_EQADC5_ADC1011_CFIFO1,\
DMAMUX10_EQADC5_ADC1011_CFIFO2,\
DMAMUX10_EQADC5_ADC1011_CFIFO3,\
DMAMUX10_EQADC5_ADC1011_CFIFO4,\
DMAMUX10_EQADC5_ADC1011_CFIFO5,\
DMAMUX10_EQADC5_ADC1011_RFIFO0,\
DMAMUX10_EQADC5_ADC1011_RFIFO1,\
DMAMUX10_EQADC5_ADC1011_RFIFO2,\
DMAMUX10_EQADC5_ADC1011_RFIFO3,\
DMAMUX10_EQADC5_ADC1011_RFIFO4,\
DMAMUX10_EQADC5_ADC1011_RFIFO5,\
DMAMUX10_EQADC6_ADC1213_CFIFO0,\
DMAMUX10_EQADC6_ADC1213_CFIFO1,\
DMAMUX10_EQADC6_ADC1213_CFIFO2,\
DMAMUX10_EQADC6_ADC1213_CFIFO3,\
DMAMUX10_EQADC6_ADC1213_CFIFO4,\
DMAMUX10_EQADC6_ADC1213_CFIFO5,\
DMAMUX10_EQADC6_ADC1213_RFIFO0,\
DMAMUX10_EQADC6_ADC1213_RFIFO1,\
DMAMUX10_EQADC6_ADC1213_RFIFO2,\
DMAMUX10_EQADC6_ADC1213_RFIFO3,\
DMAMUX10_EQADC6_ADC1213_RFIFO4,\
DMAMUX10_EQADC6_ADC1213_RFIFO5,\
DMAMUX10_ADC_SD_10_EOC,\
DMAMUX10_ADC_SD_11_EOC,\
DMAMUX10_ADC_SD_12_EOC,\
DMAMUX10_ADC_SD_13_EOC,\
DMAMUX10_DAC_0,\
DMAMUX10_DAC_1,\
DMAMUX10_ADC_1011_DECFOUT,\
DMAMUX10_ADC_1011_DECFIN,\
DMAMUX10_ADC_1213_DECFOUT,\
DMAMUX10_ADC_1213_DECFIN,\
DMAMUX10_GTM_PSM2_IRQ6,\
DMAMUX10_GTM_PSM2_IRQ7,\
DMAMUX10_GTM_TOM5_IRQ0,\
DMAMUX10_GTM_TOM5_IRQ1,\
DMAMUX10_GTM_TOM5_IRQ2,\
DMAMUX10_GTM_TOM5_IRQ3,\
DMAMUX10_GTM_TOM5_IRQ4,\
DMAMUX10_GTM_TOM5_IRQ5,\
DMAMUX10_GTM_TOM5_IRQ6,\
DMAMUX10_GTM_TOM5_IRQ7,\
DMAMUX10_GTM_SPE4,\
DMAMUX10_GTM_SPE5,\
DMAMUX10_GTM_TIM6_IRQ0,\
DMAMUX10_GTM_TIM6_IRQ1,\
DMAMUX10_GTM_TIM6_IRQ2,\
DMAMUX10_GTM_TIM6_IRQ3,\
DMAMUX10_GTM_TIM6_IRQ4,\
DMAMUX10_GTM_TIM6_IRQ5,\
DMAMUX10_GTM_TIM6_IRQ6,\
DMAMUX10_GTM_TIM6_IRQ7,\
DMAMUX10_GTM_TIM7_IRQ0,\
DMAMUX10_GTM_TIM7_IRQ1,\
DMAMUX10_GTM_TIM7_IRQ2,\
DMAMUX10_GTM_TIM7_IRQ3,\
DMAMUX10_GTM_TIM7_IRQ4,\
DMAMUX10_GTM_TIM7_IRQ5,\
DMAMUX10_GTM_TIM7_IRQ6,\
DMAMUX10_GTM_TIM7_IRQ7,\
DMAMUX10_ALWAYS_ON_0

###################### ccfc3012pt_mapbga292_264 Fls module ###########################
#
# Fls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Fls.Sector.Physical.List:4000_FLS_DATA_L1,\
                         4000_FLS_DATA_L2,\
                         4000_FLS_DATA_L3,\
                         4000_FLS_DATA_L4,\
                         8000_FLS_DATA_L6,\
                         8000_FLS_DATA_L7,\
                         c000_FLS_DATA_M0,\
                         c000_FLS_DATA_M1,\
                        10000_FLS_DATA_H0,\
                        10000_FLS_DATA_H1,\
                        10000_FLS_DATA_H2,\
                        10000_FLS_DATA_H3,\
                        10000_FLS_DATA_H4,\
                        10000_FLS_DATA_H5,\
                        10000_FLS_DATA_H6,\
                        10000_FLS_DATA_H7,\
                        10000_FLS_DATA_H8,\
                        10000_FLS_DATA_H9,\
                        10000_FLS_DATA_H10,\
                        10000_FLS_DATA_H11,\
                        10000_FLS_DATA_H12,\
                        10000_FLS_DATA_H13,\
                        10000_FLS_DATA_H14,\
                        10000_FLS_DATA_H15,\
                        40000_FLS_DATA_B0,\
                        40000_FLS_DATA_B1,\
                        40000_FLS_DATA_B2,\
                        40000_FLS_DATA_B3,\
                        40000_FLS_DATA_B4,\
                        40000_FLS_DATA_B5,\
                        40000_FLS_DATA_B6,\
                        40000_FLS_DATA_B7,\
                        40000_FLS_DATA_B8,\
                        40000_FLS_DATA_B9,\
                        40000_FLS_DATA_B10,\
                        40000_FLS_DATA_B11,\
                        40000_FLS_DATA_B12,\
                        40000_FLS_DATA_B13,\
                        40000_FLS_DATA_B14,\
                        40000_FLS_DATA_B15,\
                        40000_FLS_DATA_B16,\
                        40000_FLS_DATA_B17,\
                        40000_FLS_DATA_B18,\
                        40000_FLS_DATA_B19,\
                        40000_FLS_DATA_B20,\
                        40000_FLS_DATA_B21,\
                        40000_FLS_DATA_B22,\
                        40000_FLS_DATA_B23,\
                        40000_FLS_DATA_B24,\
                        40000_FLS_DATA_B25,\
                        40000_FLS_DATA_B26,\
                        40000_FLS_DATA_B27,\
                        40000_FLS_DATA_B28,\
                        40000_FLS_DATA_B29,\
                        40000_FLS_DATA_B30,\
                        40000_FLS_DATA_B31,\
                        40000_FLS_DATA_B32,\
                        40000_FLS_DATA_B33,\
                        40000_FLS_DATA_B34,\
                        40000_FLS_DATA_B35,\
                        40000_FLS_DATA_B36,\
                        40000_FLS_DATA_B37,\
                        40000_FLS_DATA_B38,\
                        40000_FLS_DATA_B39,\
                        40000_FLS_DATA_B40,\
                        40000_FLS_DATA_B41,\
                        40000_FLS_DATA_B42,\
                        40000_FLS_DATA_B43,\
                        40000_FLS_DATA_B44,\
                        40000_FLS_DATA_B45,\
                        40000_FLS_DATA_B46,\
                        40000_FLS_DATA_B47,\
                        40000_FLS_DATA_B48,\
                        40000_FLS_DATA_B49,\
                        40000_FLS_DATA_B50,\
                        40000_FLS_DATA_B51,\
                        40000_FLS_DATA_B52,\
                        40000_FLS_DATA_B53,\
                        40000_FLS_DATA_B54,\
                        40000_FLS_DATA_B55,\
                        40000_FLS_DATA_B56,\
                        40000_FLS_DATA_B57,\
                        40000_FLS_DATA_B58,\
                        40000_FLS_DATA_B59,\
                        40000_FLS_DATA_B60,\
                        40000_FLS_DATA_B61,\
                        40000_FLS_DATA_B62,\
                        40000_FLS_DATA_B63,\
                        40000_FLS_DATA_B64,\
                        40000_FLS_DATA_B65

#####################  ccfc3012pt_mapbga292_264 Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.Num_Stm_Hw_Modules:6
Gpt.Num_Pit_Hw_Modules:2
Gpt.Num_Gtm_Hw_Modules:6
Gpt.Num_RTCAPI_Hw_Modules:2
Gpt.Num_Channels_Per_Module:4,4,4,4,4,4,9,9,16,16,16,16,16,16,1,1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:PIT_0_CH_RTI,PIT_0_CH_0,PIT_0_CH_1,PIT_0_CH_2,PIT_0_CH_3,PIT_0_CH_4,PIT_0_CH_5,PIT_0_CH_6,PIT_0_CH_7,PIT_1_CH_0,PIT_1_CH_1,STM_0_CH_0,STM_0_CH_1,STM_0_CH_2,STM_0_CH_3,STM_1_CH_0,STM_1_CH_1,STM_1_CH_2,STM_1_CH_3,STM_2_CH_0,STM_2_CH_1,STM_2_CH_2,STM_2_CH_3,STM_3_CH_0,STM_3_CH_1,STM_3_CH_2,STM_3_CH_3,STM_4_CH_0,STM_4_CH_1,STM_4_CH_2,STM_4_CH_3,STM_5_CH_0,STM_5_CH_1,STM_5_CH_2,STM_5_CH_3,RTC_0_CH_0,API_0_CH_0,GTM_0_CH_0,GTM_0_CH_1,GTM_0_CH_2,GTM_0_CH_3,GTM_0_CH_4,GTM_0_CH_5,GTM_0_CH_6,GTM_0_CH_7,GTM_0_CH_8,GTM_0_CH_9,GTM_0_CH_10,GTM_0_CH_11,GTM_0_CH_12,GTM_0_CH_13,GTM_0_CH_14,GTM_0_CH_15,GTM_1_CH_0,GTM_1_CH_1,GTM_1_CH_2,GTM_1_CH_3,GTM_1_CH_4,GTM_1_CH_5,GTM_1_CH_6,GTM_1_CH_7,GTM_1_CH_8,GTM_1_CH_9,GTM_1_CH_10,GTM_1_CH_11,GTM_1_CH_12,GTM_1_CH_13,GTM_1_CH_14,GTM_1_CH_15,GTM_2_CH_0,GTM_2_CH_1,GTM_2_CH_2,GTM_2_CH_3,GTM_2_CH_4,GTM_2_CH_5,GTM_2_CH_6,GTM_2_CH_7,GTM_2_CH_8,GTM_2_CH_9,GTM_2_CH_10,GTM_2_CH_11,GTM_2_CH_12,GTM_2_CH_13,GTM_2_CH_14,GTM_2_CH_15,GTM_3_CH_0,GTM_3_CH_1,GTM_3_CH_2,GTM_3_CH_3,GTM_3_CH_4,GTM_3_CH_5,GTM_3_CH_6,GTM_3_CH_7,GTM_3_CH_8,GTM_3_CH_9,GTM_3_CH_10,GTM_3_CH_11,GTM_3_CH_12,GTM_3_CH_13,GTM_3_CH_14,GTM_3_CH_15,GTM_4_CH_0,GTM_4_CH_1,GTM_4_CH_2,GTM_4_CH_3,GTM_4_CH_4,GTM_4_CH_5,GTM_4_CH_6,GTM_4_CH_7,GTM_4_CH_8,GTM_4_CH_9,GTM_4_CH_10,GTM_4_CH_11,GTM_4_CH_12,GTM_4_CH_13,GTM_4_CH_14,GTM_4_CH_15,GTM_5_CH_0,GTM_5_CH_1,GTM_5_CH_2,GTM_5_CH_3,GTM_5_CH_4,GTM_5_CH_5,GTM_5_CH_6,GTM_5_CH_7,GTM_5_CH_8,GTM_5_CH_9,GTM_5_CH_10,GTM_5_CH_11,GTM_5_CH_12,GTM_5_CH_13,GTM_5_CH_14,GTM_5_CH_15
Gpt.GptConfig.Gpt_PIT_ModuleSingleInterrupt:STD_OFF
Gpt.GptConfig.Gpt_STM_ModuleSingleInterrupt:STD_OFF

######################  Gpt_ccfc3012pt_mapbga292_264: END  #####################

################################################################################
#
# Pwm
#
################################################################################

Pwm.TOM0.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_8,Channel_9,Channel_10,Channel_11,Channel_12,Channel_13,Channel_14,Channel_15
Pwm.TOM1.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_8,Channel_9,Channel_10,Channel_11,Channel_12,Channel_13,Channel_15
Pwm.TOM2.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_8,Channel_9,Channel_11,Channel_12,Channel_13,Channel_14,Channel_15
Pwm.TOM3.List:Channel_13,Channel_14
Pwm.TOM5.List:Channel_0,Channel_1,Channel_2
Pwm.ATOM0.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7
Pwm.ATOM1.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7
Pwm.ATOM2.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7
Pwm.ATOM3.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7
Pwm.ATOM4.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7
Pwm.ATOM5.List:Channel_1
Pwm.ATOM6.List:Channel_2,Channel_4,Channel_6,Channel_7
Pwm.eMios_0.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_16,Channel_17,Channel_18,Channel_19,Channel_20,Channel_21,Channel_22,Channel_23,Channel_24
# Pwm.Etpu_A.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_8,Channel_9,Channel_10,Channel_11,Channel_12,Channel_13,Channel_14,Channel_15,Channel_16,Channel_17,Channel_18,Channel_19,Channel_20,Channel_21,Channel_22,Channel_23,Channel_24,Channel_25,Channel_26,Channel_27,Channel_28,Channel_29,Channel_30,Channel_31
# Pwm.Etpu_B.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_8,Channel_9,Channel_10,Channel_11,Channel_12,Channel_13,Channel_14,Channel_15,Channel_16,Channel_17,Channel_18,Channel_19,Channel_20,Channel_21,Channel_22,Channel_23,Channel_24,Channel_25,Channel_26,Channel_27,Channel_28,Channel_29,Channel_30,Channel_31
# Pwm.Etpu_C.List:Channel_0,Channel_1,Channel_2,Channel_3,Channel_4,Channel_5,Channel_6,Channel_7,Channel_8,Channel_9,Channel_10,Channel_11,Channel_12,Channel_13,Channel_14,Channel_15,Channel_16,Channel_17,Channel_18,Channel_19,Channel_20,Channel_21,Channel_22,Channel_23,Channel_24,Channel_25,Channel_26,Channel_27,Channel_28,Channel_29,Channel_30,Channel_31

###################### ccfc3012pt_mapbga292_264 Lin module ##########################
# 
# Lin.LinGlobalConfig.LinChannel : Total Number of LINFlex Channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List of LinFlex channels
# LinExternalWKPUSupport : TRUE if wake up support needs to be configured
# LinExternalWKPUChannelID : External Wake up channel(s) assigned for each LIN HW channel
#
################################################################################
Lin.LinGlobalConfig.LinChannel:16
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LinHWCh_0,LinHWCh_1,LinHWCh_2,LinHWCh_14,LinHWCh_15,LinHWCh_16,LinHWCh_3,LinHWCh_4,LinHWCh_5,LinHWCh_6,LinHWCh_7,LinHWCh_8,LinHWCh_9,LinHWCh_10,LinHWCh_11,LinHWCh_12
Lin.LinHwList:DSPI0,DSPI1,DSPI2,DSPI3,DSPI4,DSPI5,DSPI6,DSPI12
LinExternalWKPUSupport:FALSE
LinExternalWKPUChannelID:2,3 


######################  ccfc3012pt_mapbga292_264 Port module  ##########################################
#
# PortPackage                       : Port Package
# PortMaxPinNumber                  : The last supported pin
# PortConfigSet.PortContainer.PortPin.PortPinPcrNumber    : Total number of available pins/PCRs
# PortNotAvailablePins              : List of the pins not used as GPIO
# PortOnlyInputPins                 : List of the pins used as GPI
# PortPadModeNumber                 : Number of alternative functions for a pad
# PortModeSettingsLinesNo           : Number of columnes in Pad_funct_extrasettings table
# PortModeSettingsColNo             : 
# PortPin16BlocksNo                 : Number of ports (lenght 16 units) in the platform
# PortMaxINMUXRegs                  : Number of INMUX regs
# PortUnimplementedPAD              : List of the pins not use
################################################################################################
PortPackage:Port_292pin_MAPBGA
PortMaxPinNumber:340
PortConfigSet.PortContainer.PortPin.PortPinPcrNumber:280
PortNotAvailablePins:13,14,15,16,17,18,24,25,26,27,28,29,30,31,44,45,46,47,57,58,59,60,61,62,85,86,87,88,89,90,91,92,93,94,95,107,108,109,110,111,121,122,123,124,125,126,129,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,269,278,279,280,281,282,283,284,285,286,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364
PortOnlyInputPins:338,339,340,341,342
PortPadModeNumber:93
PortModeSettingsLinesNo:364
PortModeSettingsColNo:5
PortPin16BlocksNo:22
PortMaxINMUXRegs:148
PortUnimplementedPAD:5,6,7

###################### ccfc3012pt_mapbga292_264 Dio module ##########################
# 
################################################################################
DioPackage:  Dio_ccfc3012pt_mapbga292_264
Dio.PhysicsWriteAvailablePins:0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xc07f,0xffff,0x8000
Dio.PhysicsReadAvailablePins:0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xff80,0x0000,0x0000
Dio.WriteAvailablePins:0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xc07f,0xffff,0x8000
Dio.ReadAvailablePins:0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xff80,0x0000,0x0000

###################### ccfc3012pt_mapbga292_264 EQADC module ##########################
# 
# EQADC.EQADCHwUnitList : Selects the EQADC HwUnit.
# EQADC.EQADCHwUnit0 - EQADC.EQADCHwUnit9: Different ADC hardware units have different channels to choose from.
# EQADC.AdcGroup.Fifo0.AdcHwTrigSrc - EQADC.AdcGroup.Fifo5.AdcHwTrigSrc: Different CFIfos can choose different trigger sources.
#
################################################################################
EQADC.EQADCHwUnitList:ADC0,ADC1,ADC2,ADC3,ADC4,ADC8,ADC9,ADC10,ADC11,ADC12
EQADC.EQADCHwUnit0.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131
EQADC.EQADCHwUnit1.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131
EQADC.EQADCHwUnit2.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131
EQADC.EQADCHwUnit3.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131
EQADC.EQADCHwUnit4.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131
EQADC.EQADCHwUnit8.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH4,EQADC_CH5,EQADC_CH6,EQADC_CH7,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_CH12,EQADC_CH13,EQADC_CH14,EQADC_CH15,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131,EQADC_DAN_CH132,EQADC_DAN_CH133,EQADC_DAN_CH134,EQADC_DAN_CH135
EQADC.EQADCHwUnit9.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH4,EQADC_CH5,EQADC_CH6,EQADC_CH7,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_CH12,EQADC_CH13,EQADC_CH14,EQADC_CH15,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131,EQADC_DAN_CH132,EQADC_DAN_CH133,EQADC_DAN_CH134,EQADC_DAN_CH135
EQADC.EQADCHwUnit10.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH4,EQADC_CH5,EQADC_CH6,EQADC_CH7,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_CH12,EQADC_CH13,EQADC_CH14,EQADC_CH15,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131,EQADC_DAN_CH132,EQADC_DAN_CH133,EQADC_DAN_CH134,EQADC_DAN_CH135
EQADC.EQADCHwUnit11.AdcChannel.AdcChannelId:EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH4,EQADC_CH5,EQADC_CH6,EQADC_CH7,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_CH12,EQADC_CH13,EQADC_CH14,EQADC_CH15,EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131,EQADC_DAN_CH132,EQADC_DAN_CH133,EQADC_DAN_CH134,EQADC_DAN_CH135
EQADC.EQADCHwUnit12.AdcChannel.AdcChannelId:\
EQADC_CH0,EQADC_CH1,EQADC_CH2,EQADC_CH3,EQADC_CH4,EQADC_CH6,EQADC_CH7,EQADC_CH8,EQADC_CH9,EQADC_CH10,EQADC_CH11,EQADC_CH16,EQADC_CH17,EQADC_CH18,EQADC_CH19,EQADC_CH20,EQADC_CH22,EQADC_CH23,EQADC_CH24,EQADC_CH25,EQADC_CH26,EQADC_CH27,\
EQADC_CH32,EQADC_CH33,EQADC_CH34,EQADC_CH35,EQADC_CH36,EQADC_CH38,EQADC_CH39,EQADC_CH40,EQADC_CH41,EQADC_CH42,EQADC_CH43,EQADC_CH48,EQADC_CH49,EQADC_CH50,EQADC_CH51,EQADC_CH52,EQADC_CH55,EQADC_CH56,EQADC_CH57,EQADC_CH58,EQADC_CH59,EQADC_CH60,\
EQADC_CH64,EQADC_CH65,EQADC_CH66,EQADC_CH67,EQADC_CH69,EQADC_CH71,EQADC_CH72,EQADC_CH73,EQADC_CH74,EQADC_CH75,EQADC_CH76,EQADC_CH80,EQADC_CH81,EQADC_CH82,EQADC_CH83,EQADC_CH84,EQADC_CH85,EQADC_CH87,EQADC_CH96,EQADC_CH97,EQADC_CH98,EQADC_CH99,EQADC_CH100,EQADC_CH101,\
EQADC_CH103,EQADC_CH112,EQADC_CH113,EQADC_CH114,EQADC_CH115,EQADC_CH116,EQADC_CH117,EQADC_CH119,EQADC_CH192,EQADC_CH200,EQADC_CH208,EQADC_CH216,\
EQADC_DAN_CH128,EQADC_DAN_CH129,EQADC_DAN_CH130,EQADC_DAN_CH131,EQADC_DAN_CH136,EQADC_DAN_CH137,EQADC_DAN_CH138,EQADC_DAN_CH139,EQADC_DAN_CH144,EQADC_DAN_CH145,EQADC_DAN_CH146,EQADC_DAN_CH147,\
EQADC_DAN_CH152,EQADC_DAN_CH153,EQADC_DAN_CH154,EQADC_DAN_CH155,EQADC_DAN_CH156,EQADC_DAN_CH160,EQADC_DAN_CH161,EQADC_DAN_CH162,EQADC_DAN_CH163,\
EQADC_CH_VDD_HV_PMC,EQADC_CH_VDD_HV_OSC,EQADC_CH_VDD_HV_FLA,EQADC_CH_VDD_HV_IO_FLEX,EQADC_CH_VDD_HV_IO_4NXS,EQADC_CH_VDD_HV_IO_MAIN,EQADC_CH_VDD_HV_ADV_A,EQADC_CH_VDD_LV,EQADC_CH_VDD_HV_ADV_DAC,EQADC_CH_TEMP_SENSOR,EQADC_CH_VDD_PCT75_VREF,EQADC_CH_VDD_PCT50_VREF,EQADC_CH_VDD_PCT25_VREF,EQADC_CH_VDD_HV_ADV_D


EQADC.AdcGroup.Fifo0.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

EQADC.AdcGroup.Fifo1.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

EQADC.AdcGroup.Fifo2.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

EQADC.AdcGroup.Fifo3.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

EQADC.AdcGroup.Fifo4.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

EQADC.AdcGroup.Fifo5.AdcHwTrigSrc:\
EQADC_HW_TRIG_PIT0_CH0,EQADC_HW_TRIG_PIT0_CH1,EQADC_HW_TRIG_PIT0_CH2,EQADC_HW_TRIG_PIT0_CH3,EQADC_HW_TRIG_PIT0_CH4,EQADC_HW_TRIG_PIT0_CH5,EQADC_HW_TRIG_PIT0_CH6,EQADC_HW_TRIG_PIT0_CH7,EQADC_HW_TRIG_PIT1_CH0,EQADC_HW_TRIG_PIT1_CH1,\
EQADC_HW_TRIG_EMIOS0_CH0,EQADC_HW_TRIG_EMIOS0_CH1,EQADC_HW_TRIG_EMIOS0_CH2,EQADC_HW_TRIG_EMIOS0_CH3,EQADC_HW_TRIG_EMIOS0_CH4,EQADC_HW_TRIG_EMIOS0_CH5,EQADC_HW_TRIG_EMIOS0_CH6,EQADC_HW_TRIG_EMIOS0_CH7,\
EQADC_HW_TRIG_EMIOS0_CH8,EQADC_HW_TRIG_EMIOS0_CH9,EQADC_HW_TRIG_EMIOS0_CH10,EQADC_HW_TRIG_EMIOS0_CH11,EQADC_HW_TRIG_EMIOS0_CH12,EQADC_HW_TRIG_EMIOS0_CH13,EQADC_HW_TRIG_EMIOS0_CH14,EQADC_HW_TRIG_EMIOS0_CH15,\
EQADC_HW_TRIG_EMIOS0_CH16,EQADC_HW_TRIG_EMIOS0_CH17,EQADC_HW_TRIG_EMIOS0_CH18,EQADC_HW_TRIG_EMIOS0_CH19,EQADC_HW_TRIG_EMIOS0_CH20,EQADC_HW_TRIG_EMIOS0_CH21,EQADC_HW_TRIG_EMIOS0_CH22,EQADC_HW_TRIG_EMIOS0_CH23,\
EQADC_HW_TRIG_EMIOS0_CH24,EQADC_HW_TRIG_EMIOS0_CH25,EQADC_HW_TRIG_EMIOS0_CH26,EQADC_HW_TRIG_EMIOS0_CH27,EQADC_HW_TRIG_EMIOS0_CH28,EQADC_HW_TRIG_EMIOS0_CH29,EQADC_HW_TRIG_EMIOS0_CH30,EQADC_HW_TRIG_EMIOS0_CH31,\
EQADC_HW_TRIG_GTM_TRIG0_MEMBER0,EQADC_HW_TRIG_GTM_TRIG0_MEMBER1,EQADC_HW_TRIG_GTM_TRIG0_MEMBER2,EQADC_HW_TRIG_GTM_TRIG0_MEMBER3,EQADC_HW_TRIG_GTM_TRIG0_MEMBER4,EQADC_HW_TRIG_GTM_TRIG0_MEMBER5,EQADC_HW_TRIG_GTM_TRIG0_MEMBER6,EQADC_HW_TRIG_GTM_TRIG0_MEMBER7,EQADC_HW_TRIG_GTM_TRIG0_MEMBER8,EQADC_HW_TRIG_GTM_TRIG0_MEMBER9,EQADC_HW_TRIG_GTM_TRIG0_MEMBER10,EQADC_HW_TRIG_GTM_TRIG0_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG1_MEMBER0,EQADC_HW_TRIG_GTM_TRIG1_MEMBER1,EQADC_HW_TRIG_GTM_TRIG1_MEMBER2,EQADC_HW_TRIG_GTM_TRIG1_MEMBER3,EQADC_HW_TRIG_GTM_TRIG1_MEMBER4,EQADC_HW_TRIG_GTM_TRIG1_MEMBER5,EQADC_HW_TRIG_GTM_TRIG1_MEMBER6,EQADC_HW_TRIG_GTM_TRIG1_MEMBER7,EQADC_HW_TRIG_GTM_TRIG1_MEMBER8,EQADC_HW_TRIG_GTM_TRIG1_MEMBER9,EQADC_HW_TRIG_GTM_TRIG1_MEMBER10,EQADC_HW_TRIG_GTM_TRIG1_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG2_MEMBER0,EQADC_HW_TRIG_GTM_TRIG2_MEMBER1,EQADC_HW_TRIG_GTM_TRIG2_MEMBER2,EQADC_HW_TRIG_GTM_TRIG2_MEMBER3,EQADC_HW_TRIG_GTM_TRIG2_MEMBER4,EQADC_HW_TRIG_GTM_TRIG2_MEMBER5,EQADC_HW_TRIG_GTM_TRIG2_MEMBER6,EQADC_HW_TRIG_GTM_TRIG2_MEMBER7,EQADC_HW_TRIG_GTM_TRIG2_MEMBER8,EQADC_HW_TRIG_GTM_TRIG2_MEMBER9,EQADC_HW_TRIG_GTM_TRIG2_MEMBER10,EQADC_HW_TRIG_GTM_TRIG2_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG3_MEMBER0,EQADC_HW_TRIG_GTM_TRIG3_MEMBER1,EQADC_HW_TRIG_GTM_TRIG3_MEMBER2,EQADC_HW_TRIG_GTM_TRIG3_MEMBER3,EQADC_HW_TRIG_GTM_TRIG3_MEMBER4,EQADC_HW_TRIG_GTM_TRIG3_MEMBER5,EQADC_HW_TRIG_GTM_TRIG3_MEMBER6,EQADC_HW_TRIG_GTM_TRIG3_MEMBER7,EQADC_HW_TRIG_GTM_TRIG3_MEMBER8,EQADC_HW_TRIG_GTM_TRIG3_MEMBER9,EQADC_HW_TRIG_GTM_TRIG3_MEMBER10,EQADC_HW_TRIG_GTM_TRIG3_MEMBER11,\
EQADC_HW_TRIG_GTM_TRIG4_MEMBER0,EQADC_HW_TRIG_GTM_TRIG4_MEMBER1,EQADC_HW_TRIG_GTM_TRIG4_MEMBER2,EQADC_HW_TRIG_GTM_TRIG4_MEMBER3,EQADC_HW_TRIG_GTM_TRIG4_MEMBER4,EQADC_HW_TRIG_GTM_TRIG4_MEMBER5,EQADC_HW_TRIG_GTM_TRIG4_MEMBER6,EQADC_HW_TRIG_GTM_TRIG4_MEMBER7,EQADC_HW_TRIG_GTM_TRIG4_MEMBER8,EQADC_HW_TRIG_GTM_TRIG4_MEMBER9,EQADC_HW_TRIG_GTM_TRIG4_MEMBER10,EQADC_HW_TRIG_GTM_TRIG4_MEMBER11,\
EQADC_HW_TRIG_PAD15,EQADC_HW_TRIG_PAD3,EQADC_HW_TRIG_PAD6,EQADC_HW_TRIG_PAD9,EQADC_HW_TRIG_PAD16,EQADC_HW_TRIG_PAD26,EQADC_HW_TRIG_PAD27,EQADC_HW_TRIG_PAD28,EQADC_HW_TRIG_PAD29,EQADC_HW_TRIG_PAD30,EQADC_HW_TRIG_PAD31,EQADC_HW_TRIG_PAD17,EQADC_HW_TRIG_PAD19,EQADC_HW_TRIG_PAD20,\
EQADC_HW_TRIG_PAD23,EQADC_HW_TRIG_PAD44,EQADC_HW_TRIG_PAD45,EQADC_HW_TRIG_PAD46,EQADC_HW_TRIG_PAD47,EQADC_HW_TRIG_PAD38,EQADC_HW_TRIG_PAD39,EQADC_HW_TRIG_PAD40,EQADC_HW_TRIG_PAD241,EQADC_HW_TRIG_PAD242,EQADC_HW_TRIG_PAD243,EQADC_HW_TRIG_PAD245,EQADC_HW_TRIG_PAD246,EQADC_HW_TRIG_PAD247

################################################################################
#
# Icu
#
################################################################################

Icu.Num_Emios_Hw_Modules:1
Icu.Emios_Hw_Modules:eMIOS_0
Icu.Emios_Hw_Modules_default:eMIOS_0

Icu.eMIOS_0.list:EMIOS_BALLS_CHANNEL_0,\
EMIOS_BALLS_CHANNEL_1,\
EMIOS_BALLS_CHANNEL_2,\
EMIOS_BALLS_CHANNEL_3,\
EMIOS_BALLS_CHANNEL_4,\
EMIOS_BALLS_CHANNEL_5,\
EMIOS_BALLS_CHANNEL_6,\
EMIOS_BALLS_CHANNEL_7,\
EMIOS_BALLS_CHANNEL_16,\
EMIOS_BALLS_CHANNEL_17,\
EMIOS_BALLS_CHANNEL_18,\
EMIOS_BALLS_CHANNEL_19,\
EMIOS_BALLS_CHANNEL_20,\
EMIOS_BALLS_CHANNEL_21,\
EMIOS_BALLS_CHANNEL_22,\
EMIOS_BALLS_CHANNEL_23,\
EMIOS_BALLS_CHANNEL_24




###################### ccfc3012pt_mapbga292_264 Sent module ##########################
# 
# Sent.CanHwChannelList : number of can controller
# Sent1.RAMA.Base.U32: offerset 4 bytes
#
################################################################################
Sent.SentChannelConfigSet.SentChannelConfiguration.SentHwChannel:\
SENT_0_CH_0,SENT_0_CH_1,SENT_0_CH_2,SENT_0_CH_3,SENT_0_CH_4,\
SENT_0_CH_5,SENT_0_CH_6,SENT_0_CH_7,SENT_0_CH_8,SENT_0_CH_9,\
SENT_0_CH_10,SENT_0_CH_11,SENT_0_CH_12,SENT_1_CH_0,SENT_1_CH_1,\
SENT_1_CH_4,SENT_1_CH_5,SENT_1_CH_7,SENT_1_CH_8,SENT_1_CH_9

###################### ccfc3012pt_mapbga292_264 SDADC module ##########################
# 
# SDADC.SDAdcInstancex.ChannelId : The range of optional channels
#
################################################################################
SDADC.HwUnitList:SDADC_INSTANCE_0,SDADC_INSTANCE_1,SDADC_INSTANCE_2,SDADC_INSTANCE_3,SDADC_INSTANCE_4,SDADC_INSTANCE_5
SDADC.SDAdcInstance0.ChannelId:CH0,CH1,CH2,CH3
SDADC.SDAdcInstance1.ChannelId:CH0,CH1,CH2,CH3,CH4,CH5,CH6,CH7
SDADC.SDAdcInstance2.ChannelId:CH0,CH1,CH2,CH3
SDADC.SDAdcInstance3.ChannelId:CH0,CH1,CH2,CH3
SDADC.SDAdcInstance4.ChannelId:CH0,CH1,CH2,CH3
SDADC.SDAdcInstance5.ChannelId:CH0,CH1,CH2,CH3

SDADC.SDAdcInstance0.HwTrigSrc_SDADC:SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance1.HwTrigSrc_SDADC:SDADC0,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance2.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance3.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance4.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance5.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance6.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance7.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance8.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC9,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance9.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC10,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance10.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC11,SDADC12,SDADC13
SDADC.SDAdcInstance11.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC12,SDADC13
SDADC.SDAdcInstance12.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC13
SDADC.SDAdcInstance13.HwTrigSrc_SDADC:SDADC0,SDADC1,SDADC2,SDADC3,SDADC4,SDADC5,SDADC6,SDADC7,SDADC8,SDADC9,SDADC10,SDADC11,SDADC12

###################### ccfc3012pt_mapbga292_264 DSpi module ###########################
#
# DSpi.DriverNumMax:
#
################################################################################
DSpi.DriverNumMax:22
DSpi.DriverList:DSPI0,DSPI1,DSPI2,DSPI3,DSPI4,DSPI5,DSPI6,DSPI7,DSPI8,DSPI9,DSPI10,DSPI11,\
DSPI12,DSPI13,DSPI14,DSPI15,DSPI16,DSPI17,DSPI18,DSPI19,DSPI20,DSPI21
######################  ccfc3012pt_mapbga292_264: END  #####################
