/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 2.1.8
 * XML versions: atj213x:1.0
 *
 * Copyright (C) 2015 by Marcin Bukat
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN__ATJ213X__NAND__H__
#define __HEADERGEN__ATJ213X__NAND__H__
#include "regs-macro.h"

#define REGS_NAND_BASE (0xb00a0000)

#define REGS_NAND_VERSION "1.0"

/**
 * Register: NAND_CTL
 * Address: 0
 * SCT: no
 */
#define NAND_CTL    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x0))

/**
 * Register: NAND_STATUS
 * Address: 0x4
 * SCT: no
 */
#define NAND_STATUS (*(volatile unsigned long *)(REGS_NAND_BASE + 0x4))

/**
 * Register: NAND_FIFOTIM
 * Address: 0x8
 * SCT: no
 */
#define NAND_FIFOTIM    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x8))

/**
 * Register: NAND_CLKCTL
 * Address: 0xc
 * SCT: no
 */
#define NAND_CLKCTL (*(volatile unsigned long *)(REGS_NAND_BASE + 0xc))

/**
 * Register: NAND_BYTECNT
 * Address: 0x10
 * SCT: no
 */
#define NAND_BYTECNT    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x10))

/**
 * Register: NAND_ADDR01
 * Address: 0x14
 * SCT: no
 */
#define NAND_ADDR01 (*(volatile unsigned long *)(REGS_NAND_BASE + 0x14))

/**
 * Register: NAND_ADDR23
 * Address: 0x18
 * SCT: no
 */
#define NAND_ADDR23 (*(volatile unsigned long *)(REGS_NAND_BASE + 0x18))

/**
 * Register: NAND_ADDR45
 * Address: 0x1c
 * SCT: no
 */
#define NAND_ADDR45 (*(volatile unsigned long *)(REGS_NAND_BASE + 0x1c))

/**
 * Register: NAND_ADDR67
 * Address: 0x20
 * SCT: no
 */
#define NAND_ADDR67 (*(volatile unsigned long *)(REGS_NAND_BASE + 0x20))

/**
 * Register: NAND_BUF
 * Address: 0x24 0x28
 * SCT: no
 */
#define NAND_BUF0   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x24))
#define NAND_BUF1   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x28))

/**
 * Register: NAND_CMD
 * Address: 0x2c
 * SCT: no
 */
#define NAND_CMD    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x2c))

/**
 * Register: NAND_ECCCTL
 * Address: 0x30
 * SCT: no
 */
#define NAND_ECCCTL (*(volatile unsigned long *)(REGS_NAND_BASE + 0x30))

/**
 * Register: NAND_HAMECC
 * Address: 0x34 0x38 0x3c
 * SCT: no
 */
#define NAND_HAMECC0    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x34))
#define NAND_HAMECC1    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x38))
#define NAND_HAMECC2    (*(volatile unsigned long *)(REGS_NAND_BASE + 0x3c))

/**
 * Register: NAND_HAMCEC
 * Address: 0x40
 * SCT: no
 */
#define NAND_HAMCEC (*(volatile unsigned long *)(REGS_NAND_BASE + 0x40))

/**
 * Register: NAND_RSE
 * Address: 0x44 0x48 0x4c 0x50
 * SCT: no
 */
#define NAND_RSE0   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x44))
#define NAND_RSE1   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x48))
#define NAND_RSE2   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x4c))
#define NAND_RSE3   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x50))

/**
 * Register: NAND_RSPS
 * Address: 0x54 0x58 0x5c
 * SCT: no
 */
#define NAND_RSPS0  (*(volatile unsigned long *)(REGS_NAND_BASE + 0x54))
#define NAND_RSPS1  (*(volatile unsigned long *)(REGS_NAND_BASE + 0x58))
#define NAND_RSPS2  (*(volatile unsigned long *)(REGS_NAND_BASE + 0x5c))

/**
 * Register: NAND_FIFODATA
 * Address: 0x60
 * SCT: no
 */
#define NAND_FIFODATA   (*(volatile unsigned long *)(REGS_NAND_BASE + 0x60))

/**
 * Register: NAND_DEBUG
 * Address: 0x70
 * SCT: no
 */
#define NAND_DEBUG  (*(volatile unsigned long *)(REGS_NAND_BASE + 0x70))

#endif /* __HEADERGEN__ATJ213X__NAND__H__ */
