--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Apr 07 19:25:07 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     reset_sinc
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_A_c]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_FF2_9  (from clk_A_c +)
   Destination:    FD1S3AX    D              Q_FF3_10  (to clk_A_c +)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path Q_FF2_9 to Q_FF3_10 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: Q_FF2_9 to Q_FF3_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_FF2_9 (from clk_A_c)
Route         1   e 1.020                                  Q_FF2
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_FF1_8  (from clk_A_c +)
   Destination:    FD1S3AX    D              Q_FF2_9  (to clk_A_c +)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path Q_FF1_8 to Q_FF2_9 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: Q_FF1_8 to Q_FF2_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_FF1_8 (from clk_A_c)
Route         1   e 1.020                                  Q_FF1
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Q_FF3_10  (from clk_A_c +)
   Destination:    FD1S3DX    CD             Q_aux_11  (to clk_A_c +)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path Q_FF3_10 to Q_aux_11 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: Q_FF3_10 to Q_aux_11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              Q_FF3_10 (from clk_A_c)
Route         1   e 1.020                                  Q_FF3
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.

Report: 1.210 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_A_c]                 |     5.000 ns|     1.210 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3 paths, 4 nets, and 7 connections (70.0% coverage)


Peak memory: 90869760 bytes, TRCE: 57344 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
