{"Source Block": ["hdl/library/axi_dmac/data_mover.v@73:83@HdlIdDef", "reg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n\nassign response_id = id;\n\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@69:79", "`include \"inc_id.h\"\n\nreg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n\n"], ["hdl/library/axi_dmac/data_mover.v@70:80", "\nreg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n\nassign response_id = id;\n"], ["hdl/library/axi_dmac/data_mover.v@72:82", "reg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n\nassign response_id = id;\n\nassign last = beat_counter == (eot ? last_burst_length : 4'hf);\n"], ["hdl/library/axi_dmac/data_mover.v@71:81", "reg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n\nassign response_id = id;\n\n"], ["hdl/library/axi_dmac/data_mover.v@68:78", "\n`include \"inc_id.h\"\n\nreg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\nreg active;\n"], ["hdl/library/axi_dmac/data_mover.v@67:77", "parameter C_DISABLE_WAIT_FOR_ID = 1;\n\n`include \"inc_id.h\"\n\nreg [3:0] last_burst_length;\nreg [C_ID_WIDTH-1:0] id = 'h00;\nreg [C_ID_WIDTH-1:0] id_next;\nreg [3:0] beat_counter = 'h00;\nwire last;\nwire last_load;\nreg pending_burst;\n"]], "Diff Content": {"Delete": [[78, "reg active;\n"]], "Add": []}}