// Seed: 1040347112
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4,
      id_0
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output uwire id_2
    , id_6,
    input supply1 id_3,
    output tri1 id_4
);
  logic [1 : ""] id_7 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4
);
  logic id_6;
  assign module_0.id_0 = 0;
endmodule
