"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[2216],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const o=e.startsWith("http"),r=(e=>{if(!e)return null;try{const n=new URL(e,o?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),o&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:o?void 0:r,target:o?"_blank":void 0,rel:o?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),o&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>c,yg:()=>m});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function o(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function r(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?o(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):o(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},o=Object.keys(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),d=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):r(r({},n),e)),t},c=function(e){var n=d(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},p=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,o=e.originalType,l=e.parentName,c=s(e,["components","mdxType","originalType","parentName"]),p=d(t),m=i,u=p["".concat(l,".").concat(m)]||p[m]||h[m]||o;return t?a.createElement(u,r(r({ref:n},c),{},{components:t})):a.createElement(u,r({ref:n},c))});function m(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var o=t.length,r=new Array(o);r[0]=p;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,r[1]=s;for(var d=2;d<o;d++)r[d]=t[d];return a.createElement.apply(null,r)}return a.createElement.apply(null,t)}p.displayName="MDXCreateElement"},6803(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>r,default:()=>h,frontMatter:()=>o,metadata:()=>s,toc:()=>d});var a=t(8168),i=(t(6540),t(5680));t(2073);const o={title:"G61-94 - \xa9 SEMI 19941 SEMI...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G61-94 - \xa9 SEMI 19941 SEMI...",sidebar_position:1270,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-127.pdf",chapter:127,page_count:50}},r=void 0,s={unversionedId:"standards/semi/semi-chapter-127",id:"standards/semi/semi-chapter-127",title:"G61-94 - \xa9 SEMI 19941 SEMI...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-127.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-127",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-127",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-127.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1270,frontMatter:{title:"G61-94 - \xa9 SEMI 19941 SEMI...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G61-94 - \xa9 SEMI 19941 SEMI...",sidebar_position:1270,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-127.pdf",chapter:127,page_count:50}}},l={},d=[],c={toc:d};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},c,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/127.pdf"\npdfSize="0.86MB"\ntitle="G61-94 - \xa9 SEMI 19941 SEMI..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 19941\nSEMI G61-94\nSPECIFICATION FOR COFIRED CERAMIC PACKAGES\n1  Preface"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  Purpose \u2014 This specification  defines the materials\nand  acceptance  criteria  for  high-temperature,  cofired\nceramic packages."),(0,i.yg)("li",{parentName:"ol"},"2  Scope \u2014 The criteria detailed  in this specifiication\napply to the following package outlines registered with,\nor  specified  by  JEDEC  (see  Publication  95),  EIAJ,  or\nMIL-STD-1835 specifications:\nChip Carriers (Leadless or Leaded)\nDual-in-Line Packages (Sidebrazed)\nFlat Packs (Top or Bottom Brazed)\nGrid Arrays (Land/Ball or Pin)\nNOTE 1: Packages not meeting these specifications may also\nuse the criteria as appropriate.\nThis  document  consolidates  the  criteria  for  all  cofired\npackages so that package amnufacturing and inspection\nmay be simplified and costs reduced."),(0,i.yg)("li",{parentName:"ol"},"3   Units  \u2014  U.S.  Customary  (inch -pound)  or  metric\n(SI)  units  may  be  used  at  the  customer\u2019s  discretion.\nThis  specification  uses  U.S.  Customary  units  as  the\nprime unit. In the drawings, only U.S. Customary units\nare detailed.\n2  Applicable Documents"),(0,i.yg)("li",{parentName:"ol"},"1   Order  of  Precedence  \u2014  To  av oid  conflicts,  the\norder of precedence when ordering packages shall be as\nfollows:\nPurchase Order\nCustomer\u2019s Package Drawings\nThis Specification\nReference Documents\nRelated Documents"),(0,i.yg)("li",{parentName:"ol"},"2  Referenced Documents"),(0,i.yg)("li",{parentName:"ol"},"2.1  SEMI Specifications\nSEMI G6 \u2014 Seal Ring Flatness\nSEMI G8 \u2014 Gold Plating \u2014 Temperature Resistance\nSEMI  G23  \u2014  Measuring  the  Inductance  of  Package\nLeads\nSEMI G24 \u2014 Measuring the Lead-to-Lead and Loading\nCapacitance of Package Leads\nSEMI  G25  \u2014  Measuring  the  Resistance  of  Package\nLeads\nSEMI  G30  \u2014  Test  Method,  Junction-to-Case  Thermal\nResistance Measurements on Ceramic Packages\nSEMI  G35  \u2014  Test  Methods  for  Lead  Finishes  on\nSemiconductor (Acitve) Devices"),(0,i.yg)("li",{parentName:"ol"},"2.2  ANSI Specifications\n1\nANSI Y14.5M \u2014 Dimensioning and Tolerancing"),(0,i.yg)("li",{parentName:"ol"},"2.3  ASTM Specifications\n2\nASTM B 568 \u2014 Measurement of Coating Thickness by\nX-Ray Spectrometry\nASTM  E  18  \u2014  Test  Methods  for  Rockwell  Hardness\nand    Rockwell    Superficial    Hardness    of    Metallic\nMaterials\nASTM E 165 \u2014 Liquid Penetrant Inspection Method\nASTM  E  384  \u2014  Test  Method  for  Microhardness  of\nMaterials\nASTM F 109 \u2014 Surface Imperfections on Ceramics"),(0,i.yg)("li",{parentName:"ol"},"2.4  JEDEC Specifications\n3\nPub.  No.  95  \u2014  Registered  and  Standard  Outlines  for\nSemiconductor Devices"),(0,i.yg)("li",{parentName:"ol"},"2.5  Military and Federal Specifica tions\n4\nMIL-STD-7883 \u2014 Brazing\nMIL-STD-38510 \u2014 General Spec. for Microcircuits\nMIL-G-45204 \u2014 Gold Plating \u2014 Electrodeposited\nQQ-N-290A \u2014 Nickel Plating (Electrodeposited)"),(0,i.yg)("li",{parentName:"ol"},"2.6  EIAJ Specifications"),(0,i.yg)("li",{parentName:"ol"},"3  Related Documents"),(0,i.yg)("li",{parentName:"ol"},"3.1  Military and Federal Specifica tions\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes")),(0,i.yg)("p",null,"1 ANSI, 1430 Broadway, New York, NY 10018\n2 American Society of Testing Materials, 100 Barr Harbor Drive,\nWest Conshohoken, PA 19428-2959\n3 JEDEC, 2001 Eye Street N.W., Washington D.C. 20006\n4 Military Standards, Naval Publications and Form Center, 5801\nTabor Avenue, Philadelphia, PA 19120"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 19942\n3  Definition of Terms\n3. 1  blister (bubble) ceramic \u2014 an  enclosed, localized\nseparation  within  or  between  the  layers  of  a  ceramic\npackage  that  does  not  expose  an  underlying  layer  of\nceramic or metallization.\n3. 2    blister   (bubble)   metallization   \u2014    an   enclosed,\nlocalized  separation  of  a  metallization  layer  from  its\nbase  material  (such  as  ceramic  or  another  metal  layer)\nthat does not expose the underlying layer.\n3. 3  braze \u2014 in semiconductor pac kages, an alloy used\nto  attach  pins,  leads,  seal  rings  and  heat  sinks/studs  to\nthe package.\n3. 4  burr \u2014 an adherent fragment o f parent material at\na component edge. In leadframes, the metal burr, due to\nthe  stamping  operation,  may  be  in  the  horizontal  or\nvertical  direction  to  the  surface.  In  ceramic  packages,\nthis type of characteristic is called a fin.\n3. 5   castellations  \u2014  metallized  sem i-circular  channels\non  chip  carrier  edges  which  provide  contact  between\ninternal  package  metallization  traces  and  the  external\ntest  pads.  These  castellations  provide  for  improved\nsolder  fillets  during  attachment  to  a  circuit  board  (see\nFigure 1).\n3. 6   cavity-down  packages  \u2014  pack ages  where  the  die\nsurface faces the mounting board. (See Figure 2 for the\npin     grid     array     packages     in     the     cavity-down\nconfiguration.  It  is  more  usual  to  refer  to  the  chip\ncarrier  mounting  surfaces  as  the  seating  planes.  In  this\ncavity  orientation,  the  seating  plane  is  Seating  Plane  2\nper JEDEC JC-11.)\n3. 7  cavity-up  packages  \u2014  package s  where  the  die\nsurface   faces   away   from   the   mounting   board   (see\nFigure 2 or Seating Plane 1 for chip carriers).\n3. 8  chip   \u2014   region   of   material   mis sing   from   a\ncomponent  (e.g.,  ceramic  from  a  package,  or  solder\nfrom   a   preform).   The   region   does   not   progress\ncompletely  through  the  component  and  is  formed  after\nthe component is manufactured. Chip size is defined by\nits  length,  width  and  depth  from  a  projection  of  the\ndesign platform. Also called chipout (see Figure 1).\n3. 9  co-fired \u2014 in the manufacturin g of some types of\nceramic  packages,  the  technology  used  to  join  together\nvarious   ceramic   layers   and   metallization   patterns\nscreened  onto  those  layers  by  simultaneous  firing  at\nhigh temperature.\n3. 10   contact  pad  \u2014  in  a  leadless  ch ip  carrier  or  land\ngrid  array,  the  metallized  areas  on  the  bottom  of  the\npackage that provide contact point between the internal\nleads  and  connecting  external  circuitry.  They  are  also\nused for electrical test pads.\n3. 11  crack \u2014 a cleavage or fracture  that extends to the\nsurface  of  a  semiconductor  package  or  solder  preform.\nThe  crack  may  or  may  not  pass  through  the  entire\nthickness of the package or preform.\n3. 12     critical    seal    area    (ceramic)    \u2014     on    a\nsemiconductor   package,   the   area   bounded   by   the\nshortest   nominal   design   distance   from   the   largest\ncavity,  usually  the  wire  bond  cavity,  to  the  edge  of  the\npackage or ceramic layer forming the seal area.\n3. 13   critical  seal  area  \u2014  metallizat ion  or  metal  ring\n\u2014  The  entire  area  of  the  seal  ring;  it  applies  to  plated\nrefractory metal or a metal ring.\n3. 14  critical    seal    path    (ceramic)    \u2014     on    a\nsemiconductor  package,  the  shortest  nominal  design\ndistance  from  the  largest  cavity,  usually  the  wire  bond\ncavity,  to  the  edge  of  the  package  or  ceramic  layer\nforming the seal area.\n3. 15  delamination  \u2014  in  a  co-fired  c eramic  package,\nchip  carrier,  pin  grid  array,  etc.,  the  separation  of  one\nceramic layer from another.\n3. 16  element  (packaging)  \u2014  part  of   a  semiconductor\npackage   feature   (e.g.,   package   leads   have   braze\npaddle/stand-off  and  contact  elements,  pins  have  the\nnail head/braze area and contact elements).\n3. 17   fin  \u2014  on  a  ceramic  package  or   cap,  a  fine\nfeathery-edged projection of parent ceramic material on\nthe corner of the ceramic body.\n3. 18  flatness  \u2014  in  a  ceramic  packag e  or  leadframe,\nthe  allowable  deviation  of  a  surface  from  a  defined\nreference  plane.  The  tolerance  zone  is  defined  by  two\nparallel planes within which the surface must lie.\n3. 19  foreign  material  \u2014  an  adheren t  particle  that  is\nnot parent material of the component. Adherence means\nthat the particle cannot be removed by an air or nitrogen\nblast at 20 psi.\n3. 20  heat exchange area \u2014 a metal lized region on one\nmajor  surface  of  the  package  to  which  heat  sinks  may\nbe attached by brazing, soldering, or adhesive resin.\n3. 21  layer  \u2014  on  a  cofired  ceramic  p ackage,  the  body\nis  made  from  layers  of  ceramic  or  metallized  ceramic.\nThe   layers   are   defined   by   their   functionality,   and\nseveral  ceramic  layers  may  be  described  as  comprising\none functional layer if all are common in plan-form and\nfunction (e.g., die attach cavity) (see Figure 4).\n3. 22  lead  offset  \u2014  in  brazed  lead  ce ramic  packages,\nthe  variation  in  position  of  the  centerline  of  the  lead\nwith  reference  to  the  centerline  of  the  braze  pad  to\nwhich it is mounted.\n3. 23  lead  sweep  \u2014  lead  movement ,  measured  with\nrespect  to  a  datum,  perpendicular  to  the  top  or  bottom"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 19943\nof  the  package  that  passes  through  the  designed  mid-\npoint  of  the  lead  where  the  lead  is  attached  to  the\npackage (e.g., side-brazed laminates), or where the lead\nexits   the   package   body   (e.g.,   plastic   dual-in-line\npackages).  The  movement  is  viewed  from  the  side  of\nthe package, not the ends.\n3. 24  lead-to-lead  separation  \u2014  the   distance  between\nadjacent  leads  when  measured  from  their  centerlines  at\nthe point of connection to the package.\n3. 25  lead  tweeze  \u2014  lead  movement ,  measured  with\nrespect  to  a  datum,  perpendicular  to  the  top  or  bottom\nof  the  package  that  passes  through  the  designed  mid-\npoint  of  the  lead  where  the  lead  is  attached  to  the\npackage (e.g., side-brazed laminates), or where the lead\nexits   the   package   body   (e.g.,   plastic   dual-in-line\npackages).  The  movement  is  viewed  from  the  ends  of\nthe  package,  not  the  side  and  the  lead  movement  is\nfrom  the  edges  of  the  package  in  toward  the  centerline\nof the package.\n3. 26  metallization  void  \u2014  the  absen ce  of  a  clad,\nevaporated,   plated   or   screen-printed   metal   layer   or\nbraze  from  a  designated  area.  Also  called  metal  or\nplating void.\n3. 27 peeling  (flaking)  \u2014  any  separa tion  of  a  plated,\nvacuum-deposited,  or  clad  metal  layer  from  the  base\nmetal of a leadframe, pin heatsink, or seal ring, from an\nunderplate,  or  from  a  refractory  metal  on  a  ceramic\npackage.  Peeling exposes the underlying metal.\n3. 28  pin  offset  \u2014  the  variation  in  po sition  from  the\ncenterline of the pin to the centerline of the braze pad to\nwhich it is mounted.\n3. 29  pin  sweep  \u2014  pin  movement,  m easured  with\nrespect  to  a  datum,  perpendicular  to  the  top  or  bottom\nof  the  package  that  passes  through  the  designed  mid-\npoint  of  pin  where  the  pin  is  attached  to  the  package\n(e.g.,  pin  grid  arrays).  The  movement  is  viewed  form\nthe side of the package, not the ends.\n3. 30  pin-to-pin  separation  \u2014  the  di stance  between\nadjacent  pins  when  measured  from  their  centerlines  at\nthe point of connection to the package.\n3. 31  pin  tweeze  \u2014  pin  movement,  m easured  with\nrespect  to  a  datum,  perpendicular  to  the  top  or  bottom\nof  the  package  that  passes  through  the  designed  mid-\npoint  of  pin  where  the  pin  is  attached  to  the  package\n(e.g.,  pin  grid  arrays).  The  movement  is  viewed  form\nthe  ends  of  the  package,  not  the  side  and  the  pin\nmovement  is  from  the  edges  of  the  package  in  toward\nthe centerline of the package.\n3. 32  pit  \u2014  in  semiconductor  packa ges,  plastic  or\nceramic,  or  in  the  leadframes,  a  shallow  depression  or\ncrater. The bottom of the depression must be visible in\norder  for  the  term  to  apply.  A  pit  is  formed  during\ncomponent manufacture (see Figure 3).\n3. 33  porous   surface   \u2014   an   uncompa cted   ceramic\nsurface often showing fine pits.\n3. 34  projection   \u2014   on   a   semiconduc tor   package\n(plastic    or    ceramic),    leadframe    or    preform,    and\nirregularly raised portion of a surface indigenous to the\nparent material.\n3. 35  pullback  \u2014  on  a  semiconducto r  package,  the\nlinear  distance  between  the  edge  of  a  cavity  cut  into  a\nceramic   layer   and   the   first   measurable   glass   or\nmetallization layer interface coated onto the top surface\nof that layer. The total pullback may be the result of the\nhigh  temperature  processing  required  to  manufacture\nthe  package  or  to  coat  the  surface.  It  may  also  be  the\nresult of design considerations (see Figure 5).\n3. 36  rundown  \u2014  on  a  semiconduct or  package,  the\nlinear  distance  from  the  upper  surface  of  a  ceramic\ncavity layer to the bottom point of the overhang into the\ncavity, of a sealing glass or metallization layer that has\nbeen screened onto that surface (see Figure 5).\n3. 37  scrape  \u2014  the  irregular  remova l  of  a  deposited\nlayer  from  a  base  material  by  a  shearing  action  from\nanother  surface  such  that  the  base  material  is  exposed\nover an extended area. It can also apply to the removal\nof surface layers from a material. The material removed\nfrom the scraped area may build up at the edges of the\nscrape. The deposited layer may be a metal or glass.\n3. 38  seal  area  \u2014  on  a  semiconduct or  package,  the\narea  designated  for  sealing  a  cover  or  lid  to  a  cofired\nceramic  package,  or  a  cap  to  a  cer-DIP  or  cer-pack\nbase. In the case of a co-fired ceramic package the seal\narea  may  be  either  bare  ceramic  for  glass  sealing  or  a\nmetallized  area  for  solder  sealing.  The  metallized  seal\narea may be a plating over refractory metallization or a\nmetal   ring,   usually   iron-nickel-cobalt   or   iron-nickel\nalloys, brazed to the refractory metal.\n3. 39  seating  plane  \u2014  in  plug-in  pac kages  such  as\ndual-in-line (side-brazed or cer-DIP) or pin grid arrays,\nthe plane defined by the three lowest stand-off features\non the lead or pins as measured from the bottom of the\npackage,  or  in  the  absence  of  these  features,  by  the\npackage  base  or  mounting  plane  (see  Figure  6).  The\nfeatures,  such  as  shoulders  or  projections,  hold  the\npackage  off  the  circuit  board  to  which  it  is  mounted.\nThis  gap  allows  solder  flux  and  residues  to  be  cleaned\nafter  soldering  the  device  and,  in  some  cases,  to  allow\nfor  sufficient  cooling  air  flow  around  the  device.  A\nprescribed  force  is  used  to  hold  the  device  in  the\nmounting   holes   when   the   seating   plane   is   to   be\nmeasured."),(0,i.yg)("p",null,'SEMI G61-94 \xa9 SEMI 19944\n3. 40  side-to-side  misalignment  \u2014  t he  offset  of  the\ncenter  lines  of  corresponding  leads  or  pins  from  one\nside of the package to another side.\n3. 41  stand-off  \u2014  the  separation  bet ween  the  base\nplane  and  the  seating  plane  that  is  created  by  physical\nfeatures  that  are  usually  formed  into  the  pins  or  leads\n(see  Figure  6).  The  features  may  also  be  called  stand-\noffs.\n3. 42  TIR \u2014 total Indicator Reading .\n4  Ordering Information\nPurchase    orders    for    packages    furnished    to    this\nspecification shall include the following items.\n4. 1  Current Drawing Revision De tailing\n4. 1.1    All   dimensions   and   tolerances    per   ANSI\nY14.5M practices.\n4. 1.2  Internal metallization trace pat tern.\n4. 1.3  Type and color of ceramic.\n4. 1.4    Pin   or   Lead   Material   and   Har dness   \u2014   If\napplicable.\n4. 1.5   Heat  Sink/Stud  Material  and  H ardness  \u2014  If\napplicable.\n4. 1.6   Type,  hardness,  and  thickness   of  plating  in  the\ndie and wire bond areas and contact pads.\n4. 1.7   Type,  Hardness,  and  Thicknes s  of  Plating  on\nPins or Leads and Heat Sink/Stud \u2014 If applicable.\n4. 1.8  Lead Number 1 Identification  \u2014  (See  Figure  7.)\n4. 2  Vendor certification requireme nts.\n4. 3  Reference to this specification .\n4. 4    Any   additions   to,   or   variations    from,   this\nspecification.\n4. 5  Quantity.\n5  Dimensions\nPackage dimensions and lead numbering shall conform\nto  the  outlines  registered  with  or  specified  by  JEDEC\n(see   Publication   95),   EIAJ   or   MIL-STD-1835,   as\nappropriate.  Package  manufacturing  tolerances  shall  be\nagreed between user and supplier.\n6  Materials\nThe  definitions,  defect  criteria,  and  functional  tests\ndescribed  in  this  specification  relate  to  packages  made\nwith the following materials.\n6. 1  Ceramic Body\n6. 1.1  Material \u2014 Alumina, beryllia,  aluminum nitride,\nor mullite as specified on the package drawing.\n6. 1.1.1  Alumina \u2014 Content to be 90%  minimum.\n6. 1.1.2   Beryllia  \u2014  Content  to  be  99%   minimum.\n(Packages shall be marked BeO.)\n6. 1.1.3   Aluminum  nitride  \u2014  Content  t o  be  agreed\nbetween user and supplier.\n6. 1.1.4   Mullite  \u2014  Content  to  be  agree d  between  user\nand supplier.\n6. 1.2  Color\n6. 1.2.1   Alumina  \u2014  White,  black,  dark   brown,  or\nviolet.\n6. 1.2.2  Beryllia \u2014  White.\n6. 1.2.3    Aluminum   Nitride   \u2014   White,   b lack,   dark\nbrown, or violet.\n6. 1.2.4  Mullite \u2014 White, black, dark b rown, or violet.\n6. 2  Die Attach Pad, Wire Bond Fi ngers, Contact Pads,\nand Circuit Trace Metallization\n6. 2.1   Base  Material  \u2014  Refractory  tu ngsten  per  MIL-\nM-38510,  Type  C.  Thickness  shall  be  0.0003"  (0.0076\nmm) minimum.\n6. 2.2   Finish  \u2014  Shall  meet  the  requi rements  of  MIL-\nM-38510.\n6. 2.2.1   Nickel  Under  Plate  (if  specifie d)  \u2014  Shall  be\nper  QQ-N-290A.  Thickness  shall  be  50  \u2013  350  micro-\ninches (0.0013 \u2013 0.0089 mm).\n6. 2.2.2   Gold  Plate  \u2014  Shall  be  per  MI L-G-45204,\nType  III.  Thickness  shall  be  50  \u2013  225  micro-inches\n(0.0013 \u2013 0.005715 mm).\n6. 3  Pins, Leads, and Seal Ring\n6. 3.1   Base  Material  \u2014  Iron-nickel-c obalt  alloy  per\nMIL-M-38150,  Type  A  or  iron-nickel  alloy  per  MIL-\nM-38150,  Type  B  shall  be  specified  on  the  package\ndrawing.\n6. 3.2   Hardness  \u2014  70\u201385  Rockwell-B   for  Type  A\nmaterial, 60\u201380 Rockwell-B for Type B material.\n6. 3.3   Finish  \u2014  Shall  meet  the  requi rements  of  MIL-\nM-38510 per Section 6.2.2.\n6. 4  Heat Sink/Stud\n6. 4.1  Material\n6. 4.1.1   Heat  Sink  \u2014  (Forming  at  least   part  of  the\npackage  base  and  the  die  attach  area)  tungsten-copper\n(composition to be defined on the drawing), iron-nickel\n(cobalt)  alloy  per  Section  6.3.1  or  molybdenum  as\nspecified on the package drawing.'),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 19945\n6. 4.1.2   Stud  \u2014  (Brazed  to  a  metallize d  area  of  the\nceramic  base  layer  or  the  heatsink  of  the  package)  \u2014\ncopper,  tungsten-copper,  or  kovar  as  specified  on  the\npackage drawing.\n6. 4.2   Hardness  \u2014  Shall  be  specified   on  the  drawing\nby agreement between user and supplier.\n6. 4.3   Finish  \u2014  Shall  meet  the  requi rements  of  MIL-\nM-38510 per Section 6.2.2.\n6. 5  Braze\n6. 5.1     Material    \u2014    Silver/copper    (72% /28%)    or\nequivalent shall meet the general requirements of MIL-\nSTD-7883.\n6. 5.2   Finish  \u2014  Shall  meet  the  requi rements  of  MIL-\nM-38510 per Section 6.2.2.\n7  Defect Limits\nInspection  shall  be  carried  out  at  10\xd7  magnification\nwith vertical lighting.\nThe following conditions are cause for rejection.\n7. 1  Ceramic Components\n7. 1.1  Cracks \u2014 Any crack is cause  for rejection.\n7. 1.2  Chips \u2014 See Figure 3.\n7. 1.2.1   Corner  Chips  \u2014  Chip  sizes  ex ceeding  the\nlimits  shown  in  Table  1.  No  chip  may  be  deeper  than\n50%  of  the  package  element  (the  ceramic  functional\nlayer) thickness.\nTable 1\nPackage Dimension\ninch (mm)\nMaximum Corner Chip Dimensions\n(either direction) inch (mm)\n\u22640.250 (\u22646.35)0.020 (0.508)"),(0,i.yg)("blockquote",null,(0,i.yg)("p",{parentName:"blockquote"},'0.250 \u2013 \u22640.500\n(>6.35 \u2013 \u226412.7)\n0. 040 (1.016)\n0.500 \u2013 \u22641.000\n(>12.7 \u2013 \u226425.4)\n0. 080 (2.032)\n1.000 (>25.4)0.100 (2.54)\n7. 1.2.2  Edge Chips \u2014 Chip sizes exce eding the limits\nshown in Table 2. No chip may be deeper than 50% of\nthe   package   element   (the   ceramic   functional   layer)\nthickness.\nTable 2\nPackage Dimension in which\nChip Occurs inch (mm)\nMaximum Chip Length and\nWidth inch (mm)\n\u22640.250 (\u22646.35)0.020 (0.508)\n0.250 \u2013 \u22640.500\n(>6.35 \u2013 \u226412.7)\n0. 040 (1.016)\n0.500 \u2013 \u22641.000\n(>12.7 \u2013 \u226425.4)\n0. 080 (2.032)\n1.000 (>25.4)0.100 (2.54)\n7. 1.2.3    Chips   exposing   a   buried   metal lized   area\nexcluding  the  plating  buses  which  are  exposed  when\npackages are separated from the manufacturing arrays.\n7. 1.2.4   Critical  Seal  Area  (ceramic)  \u2014   Any  chip\nreducing  the  critical  seal  path  length,  at  any  point,  by\nmore than 30% of the nominal design dimension.\nNo  more  than  three  chips,  each  of  which  reduces  the\nseal  path  length  by  more  than  10%  but  less  than  30%,\nare  allowed  in  this  area.  Each  chip\u2019s  length  shall  not\nexceed the limits shown in Table 3.\nTable 3\nSeal Ring Dimension in\nwhich Chip Occurs\ninch (mm)\nMaximum Chip Length\ninch (mm)\n\u22640.250 (\u22646.35)0.020 (0.508)\n0.250 \u2013 \u22640.500\n(>6.35 \u2013 \u226412.7)\n0. 040 (1.016)\n0.500 \u2013 \u22641.000\n(>12.7 \u2013 \u226425.4)\n0. 080 (2.032)\n1.000 (>25.4)0.100 (2.54)\n7. 1.3  Ceramic Projections \u2014 (bump s and blisters)\n7. 1.3.1      Body     (non-critical     surfaces)     \u2014      Any\nprojection,   including   fins,   exceeding   0.005"   (0.127\nmm)  in  height,  or  exceeding  0.002"  (0.051  mm)  in\nheight and with a surface dimension greater than 0.010"\n(0.254 mm).\nNOTE  2:  On  surface  mount  packages,  the  bottom  of  the\npackage  shall  not  have  any  projections  exceeding  0.002"\n(0.051 mm) in height.\n7. 1.3.2   Die  Attach  Areas  \u2014  (bare  cera mic  or  screen\nprinted metal area) \u2014 Excluding a zone, 0.015" (0.381\nmm)  wide,  around  the  periphery  of  the  cavity,  any\nprojection  exceeding  0.001"  (0.025  mm)  in  height  or  a\nsurface dimension of 0.010" (0.254 mm).\nNOTE  3:  Exclusion  zones  around  the  periphery  of  die  attach\nareas  may  be  wider  on  larger  packages  or  when  a  metal  heat\nsink or stud is brazed to the package and forms the die attach\narea  (Section  7.3).  The  width  of  such  zones  shall  be  defined\non  the  package  drawing  by  agreement  between  user  and')),(0,i.yg)("p",null,'SEMI G61-94 \xa9 SEMI 19946\nsupplier.  This  note  applies  to  all  criteria  affecting  die  attach\nareas.\n7. 1.3.3  Critical Seal Area (printed me tal area) \u2014 Any\nprojection  exceeding  0.001"  (0.025  mm)  in  height  or\nwith a surface dimension exceeding 0.010" (0.254 mm)\nor  30%  of  the  critical  seal  length,  whichever  is  the\nlarger.\n7. 1.3.4   Critical  Seal  Area  (bare  ceram ic)  \u2014  Any\nprojection  exceeding  0.001"  (0.025  mm)  in  height  or\nwith a surface dimension exceeding 0.010" (0.254 mm)\nor 30% of the critical seal path, whichever is the larger.\n7. 1.3.5   Wire  Bond  Fingers  \u2014  Any  pro jection  in  the\ncritical  area  defined  in  Figure  8  exceeding  0.0005"\n(0.0127 mm) in height or a surface dimension of 0.004"\n(0.102 mm).\n7. 1.3.6     Solder    Pads,    Contact    Pads,    an d    Heat\nExchange  Areas  \u2014  Any  projection  exceeding  0.002"\n(0.051  mm)  in  height  above  the  pad,  or  a  surface\ndimension of 0.010" (0.254 mm).\nNOTE 4: Castellation areas of chip carriers are excluded from\nthese  criteria  because  of  the  manufacturing  process.  (Layer\nmisalignments,    separation    techniques,    etc.    may    cause\nprojections which do not affect package quality.\n7. 1.4  Pits\n7. 1.4.1   Body  (non-critical  surfaces) \u2014  Pits exceeding\n0. 003"  (0.076  mm)  in  depth  or  a  surface  dimension  of\n0. 020" (0.508 mm).\n7. 1.4.2   Die  Attach  Areas  (bare  ceram ic  or  screen\nprinted metal area) \u2014 Excluding a zone, 0.015" (0.381\nmm)  wide,  around  the  periphery  of  the  cavity,  pits\nexceeding  0.001"  (0.025  mm)  depth  below  the  surface\nor   a   surface   dimension   of   0.010"   (0.254   mm).\nAcceptable  pits  shall  not  cover  more  than  10%  of  the\nsurface area.\nNOTE 5: Ceramic pits in metallized areas may be covered by\nmetallization, but remain cause for rejection.\nNOTE  6:  Pits  with  a  depth  not  exceeding  0.0005"  (0.0127\nmm) are not rejectable.\n7. 1.4.3  Critical Seal Area (bare ceram ic or metallized\narea) \u2014 Pits exceeding 0.001" (.025 mm) depth below\nthe  ceramic  surface  or  a  surface  dimension  of  0.010"\n(0.254   mm).   No   more   than   three   acceptable   pits\nallowed  in  this  area  with  a  minimum  separation  of\n0. 030"  (0.762  mm)  required  between  sites.  The  seal\nring width must not be reduced by more than 30% of its\ndesigned  width  at  any  point.  Acceptable  pits  shall  not\ncover more than 10% of the critical seal area.\n7. 1.4.4   Wire  Bond  Fingers  \u2014  Any  pit   in  the  critical\narea  defined  in  Figure  8  exceeding  0.0005"  (0.0127\nmm) in depth, or any pit exeeding 0.004" (0.102 mm) in\na surface dimension.\n7. 1.4.5     Solder    Pads,    Contact    Pads,    an d    Heat\nExchange  Areas  \u2014  Pits  exceeding  0.002"  (0.051  mm)\ndepth  below  the  pad  or  a  surface  dimension  of  0.010"\n(0.254  mm).  Acceptable  pits  shall  not  cover  more  than\n10% of the surface area.\nNOTE  7:  Pits  with  a  depth  not  exceeding  0.0005"  (0.0127\nmm) are not included in this evaluation, regardless of surface\ndimension.\nNOTE  8:  Pits  in  castellation  areas  are  exluded  from  these\ncriteria because of the manufacturing process.\n7. 1.5  Flatness (Camber)\n7. 1.5.1     Package    Flatness    \u2014    Flatness     variation\nexceeding  0.004  inch/inch  (0.004  mm/mm),  with  a\nminimum camber specification of 0.002" (0.051 mm).\n7. 1.5.2   Die  Attach  Area  Flatness  \u2014  A ny  flatness\nvariations exceeding the limits shown in Table 4.\nNOTE 9: These criteria apply to any die attach area ceramic,\nmetallized ceramic, or a heat sink which forms the die attach\narea.\nTable 4\nDie Attach Area (Major\nDimension) inch (mm)\nFlatness (Maximum\nAllowable TIR) inch (mm)\n0. 750 (#=19.05)\n0. 002 (0.051)'),(0,i.yg)("blockquote",null,(0,i.yg)("p",{parentName:"blockquote"},'0.750 (>19.05)0.003 inch ( 0.0762 mm)\n7. 1.5.3  Seal Area Flatness \u2014 See Tab le 5.\nNOTE 10: These criteria apply to packages with bare ceramic,\nmetallized  ceramic,  or  a  metal  ring.  Flatness  to  be  measured\nper SEMI G6.\nTable 5\nSeal Ring (Major\nDimension) inch (mm)\nFlatness (Maximum\nAllowable TIR) inch (mm)\n\u22640.500 (\u226412.7)0.002 (0.051)\n0.500 (>12.7 )0.003 (0.076)\n7. 1.6   Delamination  \u2014  Any  evidenc e  of  delamination\nbetween  ceramic  layers  which  exceeds  0.030"  (0.762\nmm), in a major dimension, in more than two locations.\nNOTE 11: Inspection may also be made by scanning acoustic\nmicroscopy   per   MIL-STD-883,   Method   2030,   if   internal\ndelamination  is  suspected.    Vendor  and  customer  shall  agree\nthat such inspection is necessary for package integrity.\n7. 1.7  Foreign Material \u2014 Any parti culate or film-like\nforeign material exceeding 0.005" (0.127 mm) height or\na  surface  dimension  of  0.020"  (0.508  mm).  No  more\nthan  three  acceptable  sites  allowed  on  the  body  with  a\nminimum  separation  of  0.030"  (0.762  mm)  required\nbetween sites.')),(0,i.yg)("p",null,'SEMI G61-94 \xa9 SEMI 19947\n7. 1.8   Porous  Surface  \u2014  Packages  s howing  surface\nporo-sity  per  ASTM  F  109  shall  be  subjected  to  seal\ntesting per Section 8.2.4 to verify acceptance.\nNOTE  12:  Surface  porosity  may  cause  inconsistent  results  at\nhermeticity  testing.  Packages  which  show  porosity  and  fail  a\nhermeticity  test  may  be  evaluated  per  ASTM  E  165  to  verify\nthe  acceptance.  Inspection  may  also  be  made  by  scanning\nacoustic microscopy per MIL-STD-883, Method 2030.\n7. 2  Metallized Areas on Ceramic\n7. 2.1    Plating   Voids   \u2014   (Includes   voi ds   due   to\nrefractory metal printing defects.)\n7. 2.1.1  Die Attach Areas \u2014 Excluding  a 0.015" (0.381\nmm)  wide  zone  around  the  periphery  of  the  cavity,\nvoids  exceeding  a  surface  dimension  of  0.020"  (0.508\nmm).  Acceptable  voids  shall  not  cover  more  than  10%\nof the surface area.\n7. 2.1.2   Seal  Ring  Area  \u2014  Voids  excee ding  a  surface\ndimension  of  0.020"  (0.508  mm).  The  seal  ring  width\nmust not be reduced by more than 30% of its designed\nwidth  at  any  point.  Acceptable  voids  shall  not  cover\nmore than 10% of the seal ring area.\n7. 2.1.3  Wire Bond Fingers \u2014 Any vo id in the critical\narea defined in Figure 8.\n7. 2.1.4   Internal  Lead  Traces   \u2014   Any   v o id   which\nreduces the width of the trace by more than 50% of its\ndesigned width.\nNOTE  13:  X-ray  radiography  per  MIL-STD-883,  Method\n2012,  or  scanning  acoustic  microscopy  per  MIL-STD-883,\nMethod  2030,  may  be  used  to  verify  the  integrity  of  covered\ntraces.\nNOTE  14:  Pits  are  not  cause  for  rejection,  providing  any\nmetallization loss does not exceed the 50% criteria.\n7. 2.1.5   Solder  Pads/Castellations  or  C ontact  Pads \u2014\nVoids  with  any  dimension  larger  than  0.010"  (0.254\nmm)  or  loss  of  area  exceeding  25%.  The  connection\nbetween  a  solder  pad  and  the  castellation  must  not  be\nreduced in width by more than 50% of its design width.\n7. 2.1.6   Braze  Pads  \u2014  Voids  with  any   dimension\nlarger  than  0.010"  (0.254  mm).  No  more  than  one\nvisible, acceptable void per pad is allowable after pin or\nlead attachment.\n7. 2.1.7   Heat  Exchange  Area  \u2014  Voids   with  a  surface\ndimension  larger  than  0.020"  (0.508  mm).  Acceptable\nvoids   shall   not   cover   more   than   10%   of   the   heat\nexchange area.\n7. 2.2  Scratches and Scrapes\n7. 2.2.1  Die Attach Areas \u2014 Excluding  a 0.015" (0.381\nmm) wide zone around the periphery of the cavity, any\nbuildup  of  material  exceeding  0.001"  (0.0254  mm)  in\nheight  or  exposing  base  metallization  (refractory  or\nunderplate) so that void criteria are violated.\n7. 2.2.2   Seal  Ring  Areas  \u2014  Any  buildu p  of  material\nexceeding  0.001"  (0.0254  mm)  in  height  or  exposing\nbase  metallization  (refractory  or  underplate)  so  that\nvoid criteria are violated.\n7. 2.2.3   Wire  Bond  Fingers  \u2014  Any  scr atch  in  the\ncritical   area   defined   in   Figure   8,   which   causes\nmetallization  build-up  exceeding  0.0005"  (0.0127  mm)\nin height or a surface dimension of 0.004" (0.102 mm).\nIn   non-critical   lead   trace   areas,   any   scratch   which\nexposes  base  metallization  (refractory  or  underplate)\nacross more than 50% of the designed trace width.\n7. 2.2.4    Solder   Pads/Castellations   \u2014   A ny   scratch\nwhich  isolates  more  than  25%  of  a  pad  from  the\ncastellation   by   exposure   of   refractory   metallization.\nScrapes  must  not  violate  the  void  criteria  of  Section\n7. 2.1.5.\n7. 2.2.5   Heat  Exchange  Areas  \u2014  Any   scratches  and\nscrapes  which  cause  void  criteria  to  be  violated  (see\nSection 7.2.1.7).\n7. 2.3  Blistering or Peeling of the Me tallization \u2014 Any\nevidence of blistering or peeling.\nNOTE  15:  Discoloration  is  not  a  defect  unless  a  functional\ntest is affected (e.g., wire bonding) (see Section 8).\n7. 2.4    Plating   Nodules   \u2014   Nodules   ex ceeding   the\ncriteria  for  bumps  in  Sections  7.1.3.2,  7.1.3.3,  7.1.3.4,\nand 7.1.3.5.\n7. 2.5   Refractory  Metallization  \u2014  Pr inting  and  firing\ndefects (see Figure 5).\n7. 2.5.1   Metallized  Seal  Ring  Rundown  \u2014  Rundown\nexceeding 25% of the adjacent internal cavity\u2019s depth.\n7. 2.5.2    Wire   Bond   Finger   Rundown   \u2014    Rundown\nexceeding  25%  of  the  cavity  depth  or  0.005"  (0.127\nmm), whichever is smaller.\n7. 2.5.3    Wire   Bond   Finger   Pullback   \u2014    Pullback\nexceeding 0.006" (0.152 mm).\n7. 2.5.4     Metallization    Pattern    Separati on    \u2014    A\nreduction in pattern separation by more than 50% of the\ndesigned separation.\nNOTE 16: Pattern separation for chip carrier solder pads may\nbe   further   specified   by   agreement   between   supplier   and\ncustomer   to   avoid   solder   shorting   during   circuit   board\nassembly.\n7. 2.5.5   Seal  Ring  Pullback  \u2014  Pullbac k  exceeding\n0. 006"  (0.152  mm)  from  the  nominal  design  location\nfrom both the cavity and package edge directions.\n7. 2.6  Foreign Material \u2014 (Particula te or film-like)'),(0,i.yg)("p",null,'SEMI G61-94 \xa9 SEMI 19948\n7. 2.6.1   Die  Attach  Areas  (includes  ba re  ceramic  die\nattach  areas)  \u2014  Excluding  a  0.015"  (0.381  mm)  wide\nzone  around  the  periphery  of  the  cavity,  any  foreign\nmaterial  exceeding  0.001"  (0.0254  mm)  in  height  or  a\nsurface  dimension  of  0.020"  (0.508  mm).  Acceptable\nforeign material shall not cover more than 5% of the die\nattach area.\n7. 2.6.2   Seal  Area  (includes  bare  ceram ic  die  attach\nareas)   \u2014   Any   foreign   material   exceeding   0.001"\n(0.0254 mm) in height or a surface dimension of 0.020"\n(0.508 mm). The seal ring width shall not be reduced by\nmore  than  30%  of  its  width  at  any  point  by  foreign\nmaterial.  Acceptable  foreign  material  shall  not  cover\nmore than a total of 10% of the seal ring area.\n7. 2.6.3  Wire Bond Fingers \u2014 Any for eign material in\nthe critical area defined in Figure 8.\n7. 2.6.4   Solder  Pads/Castellations,  Co ntact  Pads,  and\nHeat    Exchange    Areas    \u2014    Any    foreign    material\nexceeding  0.001"  (0.0254  mm)  in  height  or  a  surface\ndimension  of  0.010"  (0.254  mm).  Acceptable  foreign\nmaterial shall not cover more than 10% of these areas.\n7. 3  Pins, Leads, Metal Seal Rings,  or Heat Sinks/Studs\nNOTE  17:  If  the  heat  sink  is  used  as  the  die  attach  area,  the\nfollowing  conditions  must  not  violate  the  criteria  in  Sections\n7. 1 and 7.2 for defect size and accumulation.\n7. 3.1   Plating  Voids  \u2014  Voids,  expos ing  base  material\nor  underplate,  with  any  dimension  exceeding  0.005"\n(0.127  mm)  or  with  a  total  accumulation  of  more  than\n5%  of  the  surface  area  of  any  pin,  lead,  heat  sink/stud,\nor  braze.  If  the  total  accumulation  of  voids  is  less  than\n5%  of  the  area  of  an  element  of  a  package  feature,  a\nsample  of  the  defective  units  shall  be  submitted  to  Salt\nAtmosphere  testing  per  MIL-STD-883,  Method  1009,\nCondition A. If the sample passes this test, the lot shall\nbe acceptable\nVoids, exposing base material or underplate, in the seal\nring plating violating the criteria of Section 7.2.\n7. 3.2   Scratches  or  Scrapes  \u2014  Any  b uildup  of  the\nmetallization,   or   exposure   of   the   base   material   or\nunderplate,  which  exceeds  5%  of  the  surface  area  of\nany  pin,  lead,  heat  sink/stud,  or  braze.  If  the  total\naccumulation of scratches or scrapes is less than 5% of\nthe area of an element of the package feature, a sample\nof   the   defective   units   shall   be   submitted   to   salt\natmosphere  testing  per  MIL-STD-883,  Method  1009,\nCondition A. If the sample passes this test, the lot shall\nbe acceptable.\n7. 3.3  Nicks\n7. 3.3.1  Any nick in pins or leads exce eding 10% of the\ndiameter or thickness.\n7. 3.3.2   Any  nick  in  the  heat  sink/stud   which  violates\nvoid or pit criteria.\n7. 3.3.3   Any  nicks  in  the  seal  ring  area   which  violate\nthe criteria of Section 7.2.\n7. 3.4  Pits\n7. 3.4.1  External Surfaces \u2014 Any pit e xceeding 0.005"\n(0.127  mm)  in  depth  or  0.010"  (0.0254  mm)  in  a\nsurface dimension.\nMetal   seal   rings   shall   have   no   more   than   three\nacceptable   sites,   and   there   must   be   a   minimum\nseparation   of   0.030"   (0.762   mm)   required   between\nacceptable sites.  The width of the seal ring must not be\nreduced by more than 30% of its designed width at any\npoint. Acceptable pits shall not cover more than 5% of\nheat  sinks/studs.  Acceptable  pits  shall  not  cover  more\nthan 25% of pins or leads.\n7. 3.4.2   Internal  Surfaces  (Die  Attach   Areas)  \u2014  Any\npit   exceeding   0.001"   (0.0254   mm)   in   depth   and\nviolating the plating void criteria per Section 7.2.1.1.\n7. 3.5   Plating  Nodules  \u2014  Any  nodul e  exceeding  the\ncriteria for burrs in Section 7.3.7.\n7. 3.6  Foreign Material \u2014 Any parti culate or film-like\n(stain) foreign material exceeding 0.001" (0.025 mm) in\nheight  or  an  accumulation  of  sites  in  excess  of  5%  of\nthe surface area of any pin, lead, or heat sink/stud. Any\nforeign  material  reducing  the  separation  between  two\nactive  metal  areas  to  less  than  50%  of  the  designed\nseparation.\n7. 3.7   Burrs  \u2014  Any  burr  in  excess  o f  0.002"  (0.051\nmm)   height   or   0.005"   (0.127   mm)   in   a   major\ndimension.\n7. 3.8    Blistering   or   Peeling   \u2014   Any   e vidence   of\nblistering or peeling.\nNOTE  18:  Blistering  and  peeling  on  a  lead  frame  tie-bar  are\nacceptable.  Discoloration  is  not  cause  for  rejection  unless  a\nfunctional test is affected (e.g., solderability).\n7. 3.9  Corrosion \u2014 Any evidence of  corrosion.\n7. 3.10  Braze\n7. 3.10.1   Excessive  Braze  \u2014  Any  separ ation  between\nactive metal areas which is reduced to less than 50% of\nthe designed separation.\nAny excessive braze which interferes with the intended\nuse  of  the  package  (e.g.,  excessive  braze  height  which\nprevents proper seating of a package).\n7. 3.10.2  Insufficient Fillet  \u2014  Pin,  lead,   heat  sink/stud\nbraze  areas  where  more  than  25%  of  the  periphery  is\nnot  covered  by  the  braze  fillet,  provided  the  voided\nareas do not extend under the brazed component.'),(0,i.yg)("p",null,'SEMI G61-94 \xa9 SEMI 19949\nAny  pin,  lead,  heat  sink/stud  braze  areas  where  more\nthan  5%  of  the  periphery  is  not  covered  by  the  braze\nfillet and any voids extend under the brazed element.\n7. 3.11  Mechanical Damage\n7. 3.11.1  Broken, Kinked, or Missing Pi ns or Leads\n7. 3.11.2  Twist  \u2014  Any  pin  or  lead  twist ed  by  more\nthan 10\xb0 from the untwisted condition.\n7. 3.11.3  Pin or Lead Sweep \u2014 Any loc ation of the tip\nof the pin or lead exceeding 0.010" (0.0254 mm) away\nfrom  the  vertical  (or  horizontal,  for  flat  packs)  datum\npassing  through  the  mid-point  of  the  pin  or  lead  at  the\npoint of brazing to the contact pad.\n7. 3.11.4  Pin  or  Lead  Tweeze  \u2014  Any  lo cation  of  the\ntip  of  the  pin  or  lead  exceeding  0.010"  (0.0254  mm)\naway from the vertical datum passing through the mid-\npoint  of  the  pin  or  lead  at  the  point  of  brazing  to  the\ncontact pad.\n7. 3.11.5  Threads  \u2014  Any  damage  to  the   threads  on\nstuds.\n7. 4  Package Construction\n7. 4.1   Pins and Leads \u2014 Location.\n7. 4.1.1  Pin or Lead Offset \u2014 Any off set from the pin\nor lead true position exceeding 0.005" (0.127 mm).\n7. 4.1.2  Lead-to-Lead or Pin-to-Pin Se paration \u2014 Any\nseparation  exceeding  10%  of  the  designed  separation,\nup to an allowable maximum of 0.010" (0.254 mm).\n7. 4.1.3       Side-to-Side      Misalignment      \u2014       Any\nmisalignment exceeding the limits shown in Table 6.\nTable 6\nPackage Type\nMaximum Allowable Side-to-Side\nMisalignment inch (mm)\nDual-in-Line0.010 (0.254)\nFlat Packs0.005 (0.127)\nLeaded Chip Carriers0.005 (0.127)\nPin Grid Arrays0.005 (0.127)\nNOTE  19:  During  inspection,  the  combination  of  offset,\nseparation,  and  side-to-side  misalignment  shall  also  meet\nlimits agreed between user and supplier.\n7. 4.2      Ceramic     Layer     Misalignment     \u2014      Any\nmisalignment  between  layers  exceeding  0.005"  (0.127\nmm) in either the X or Y planes.\n7. 4.3   Metallization  Alignment  to  Cer amic  \u2014  Any\nmisalignment   exceeding   the   limits   defined   on   the\npackage drawing.\n8  Incoming Inspection and  Functional Tests\n8. 1     Incoming    Inspection    \u2014    Packa ges    shall    be\ninspected in the following sequence.\n8. 1.1   Dimensional  inspection  to  the   requirements  of\nSection   5.   All   dimensions   shall   be   measured   by\ntechniques   agreed   between   supplier   and   customer\nexcept as follows:\n8. 1.1.1  Seal ring flatness shall be mea sured per SEMI\nG6.\n8. 1.2  Visual inspection per Section 7 .\n8. 1.3  Metallization \u2014 Plating.\n8. 1.3.1   Thickness  \u2014  Shall  be  measure d  by  x-ray\nfluorescence  per  ASTM  B  568.  The  location  of  the\nareas to be measured, which include die and wire bond\nand   seal   ring   areas,   the   tolerance   and   acceptable\nstandards shall be agreed between user and supplier.\n8. 1.3.2  Temperature Resistance  \u2014  Sh all  be  evaluated\nper SEMI G8.\n8. 1.3.3   Plating  Hardness  \u2014  Die  and  w ire  bond  and\nseal  ring  areas  \u2014  shall  be  measured  per  ASTM  B  578\nto   limits   defined   by   MIL-G-45204   if   specified   by\nagreement between vendor and customer.\n8. 1.3.4  Pin,  Lead,  Solder  Castellation,   or  Solder  Pad\nSolderability \u2014 Shall be tested per SEMI G35.\n8. 1.4    Pin,   Lead,   Seal   Ring,   or   Heat    Sink/Stud\nHardness  \u2014  Shall  be  measured  per  ASTM  E  18  if\nspecified by agreement between vendor and customer.\n8. 1.5   Pin  or  Lead  Integrity  \u2014  Shall   be  evaluated  per\nMIL-STD-883, Method 2004.\nNOTE  20:  After  each  test,  the  plating  shall  be  evaluated  for\ncontinuity per SEMI G35.\n8. 1.5.1   Tension  \u2014  Per  Test  Condition   A  except  as\nshown in Table 7.\nTable 7\nPin/Lead Dimension\ninches (mm)\nMinimum Tension\nlbs (kg)\nRound Pin\n0. 008 (0.203)1.0 (0.455)\n0. 018 (0.457)10.0 (4.55)\nRectangular Lead\n0. 018 \xd7=0.010\n(0.457=\xd7=0.254)\n10. 0 (4.55)\n8. 1.5.2   Fatigue  \u2014  Per  Test  Condition   B2  if  specified\nby agreement between user and supplier.\n8. 1.5.3   Torque  \u2014  Per  Test  Condition   C1  if  specified\nby agreement between user and supplier.'),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199410\n8. 1.5.4  Solder Pad Adhesion  \u2014  Per  T est  Condition  D\nif    specified    by    agreement    between    vendor    and\ncustomer.\n8. 1.6   Stud  Integrity  \u2014  Shall  be  eval uated  per  MIL-\nSTD-883,  Method  2004,  Test  Condition  C2.  Torque  to\nbe agreed between user and supplier.\n8. 1.7   Heat  Sink  Integrity  \u2014  Test  sha ll  be  agreed\nbetween user and supplier.\n8. 2   Functional  Testing  \u2014  The  seq uence  of  functional\ntesting shall be as shown in Figure 9. (Packages shall be\nsequentially subjected to all tests.)\nNOTE   21:   All   procedures   used   to   functionally   test   the\ncomponents shall be agreed between user and supplier.\n8. 2.1  Die Attach\n8. 2.1.1  Visual Inspection\nEutectic  Bonding  \u2014  Visually  inspect  the  alloy  wet-out\nafter  die  attach.  The  minimum  wet-out  requirement\nshall be 100% of the die perimeter.\nSilver Glass, Epoxy, or Polyimide Bonding \u2014 100% die\nperimeter coverage shall be required.\nNOTE 22: 100% coverage for resin bonding is not a function\nof  package  acceptability  but  is  required  to  standardize  die\ntesting. The inability of the resins to wet the surface of the die\nattach area due to contamination is cause for rejection.\n8. 2.1.2   Die  Shear  Test  \u2014  Perform  des tructive  testing\nper MIL-STD-883, Method 2019.\n8. 2.1.3  Radiographic Inspection for V oids \u2014 Perform\ninspection per MIL-STD-883, Method 2012.\n8. 2.1.4  Ultrasonic Inspection for Void s, Delamination,\nand  Cracks  \u2014  Perform  inspection  per  MIL-STD-883,\nMethod 2030.\nNOTE   23:   These   tests   may   also   be   performed   after\nenvironmental  testing.  In  the  case  of  very  large  die,  the  die\nshear   test   may   not   be   appropriate   to   fully   evaluate   the\npackage.  In  these  cases,  die  sizes  or  alternative  tests  agreed\nbetween  user  and  supplier  shall  be  used.  In  the  case  of\neutectic  die  attach,  the  results  from  these  tests  may  also  be\nindicative   of   poor   functionality   of   the   gold   die   attach\nmetallization.\n8. 2.2   Wire  Bond  \u2014  On  wire  bonds  t hat  meet  the\nrequirements  of  MIL-STD-883,  Method  2010,  perform\ndestructive  testing  per  MIL-STD-883,  Method  2011,\nTest    Condition    D.    Bonds    which    cause    lifted\nmetallization  from  the  wire  bond  fingers  or  which  fail\nthe pull test criteria shall be cause for package rejection.\nNOTE  24:  The  inspection  level  A  or  B,  for  Method  2010,\nshall  be  agreed  between  vendor  and  customer.    The  pull  test\nshall  be  performed  at  pre-seal  and  post-seal.  The  minimum\naverage   pull   strength,   standard   deviation,   and   acceptable\nrupture modes shall be agreed between user and supplier.\n8. 2.3  Seal\n8. 2.3.1   Visual  Inspection  \u2014  Criteria  s hall  be  agreed\nbetween user and supplier.\n8. 2.4   Hermeticity  \u2014  Performed  per   MIL-STD-883,\nMethod  1014,  Test  Condition  A  or  B  and  C,  the\npackage  must  maintain  hermetic  integrity  after  each\nenvironmental test or sequence of tests.\nNOTE 25: Internal water-vapor content may also be measured\nper MIL-STD-883, Method 1018.\n8. 2.5     Environmental    Testing    \u2014    Env ironmental\nevaluation  shall  include,  but  not  be  limited  to,  the\nfollowing tests.\nNOTE  26:  The  sequence  of  testing  and  the  sample  sizes  for\neach  sub-group  shall  be  agreed  between  user  and  supplier.\nPackages  with  heat  sinks  or  studs  require  the  environmental\ntests  to  be  evaluated  on  an  individual  basis.  The  materials,\nform factor, and method of attachment may not be suitable for\nthe tests noted due to the generation of overly severe stresses.\nThe   appropriate   tests   shall   be   agreed   between   user   and\nsupplier.\n8. 2.5.1    Temperature   Cycle   \u2014   Per   MIL -STD-883,\nMethod  1010,  Condition  C  on  packages  without  a  heat\nsink  or  stud,  or  Condition  B  for  packages  with  a  heat\nsink or stud.\n8. 2.5.2  Thermal Shock \u2014 Per MIL-ST D-883, Method\n1011, Condition C.\n8. 2.5.3    Vibration   Fatigue   \u2014   Per   MIL -STD-883,\nMethod 2005, Test Condition B for packages without a\nheatsink.\n8. 2.5.4    Mechanical   Shock   \u2014   Per   MIL -STD-883,\nMethod 2002, Test Condition B for packages without a\nheatsink.\n8. 2.5.5   Constant  Acceleration  \u2014  Per   MIL-STD-883,\nMethod 2001, Test Condition A for packages without a\nheatsink.\nNOTE 27: Y1 axis only for cavity-up packages, Y2 axis only\nfor cavity-down packages.\n8. 2.5.6     Additional    Testing    \u2014    Addition al    tests\nperformed  during  package  qualification  may  include\nevaluation   of   electrical   and   thermal   characteristics,\ncorrosion   resistance,   and   alpha   particle   emissions.\nThese  tests  may  be  performed  on  a  periodic  basis  to\nmaintain    package    qualification.    These    tests    may\ninclude, but are not limited to, the following.\nInsulation  Resistance  \u2014  Per  MIL-STD-883,  Method\n1003,   to   test   conditions   agreed   between   user   and\nsupplier.\nLead  Inductance  \u2014  Per  SEMI  Test  Method  G23  or\nusing   an   impedance   analyzer   by   a   method   agreed\nbetween user and supplier."),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199411\nLead-to-Lead  Capacitance  \u2014  Per  SEMI  Test  Method\nG24.\nLead Resistance \u2014  Per SEMI Test Method G25.\nJunction-to-Case Thermal Resistance \u2014 Per SEMI G30\nor  a  wind  tunnel  method  agreed  between  user  and\nsupplier.\nAlpha particle emission shall be tested by a method and\nto limits agreed between user and supplier.\nSalt Atmosphere (Corrosion) Testing \u2014 Per MIL-STD-\n883, Method 1009, Condition A.\n9  Sampling\nThe  sampling  plans  shall  be  agreed  between  user  and\nsupplier.\n10  Packaging and Packing L i st\n10. 1    Packaging   \u2014   The   shipping   co ntainers   and\nmaterials  shall  be  suitably  designed  to  provide  the\ncomponents      with      protection      against      normal\ntransportation  damage  risks  which  include  crushing,\nabrasion,  and  spillage  and  exposure  to  moisture  and\nother corrosive gases.\nThe  inner  packing  materials  must  not  cause  particulate\ncontamination  on  the  components  and  shall  be  clean-\nroom    compatible    as    defined    by    the    user.    The\ncomponents,  in  packing  trays,  shall  be  sealed  in  a\nvacuum bag with a dessicant.\n10. 2  Packing List\n10. 2.1   Internal  Packages  \u2014  Each  inte rnal  package\nshall be marked as follows.\nCustomer\u2019s Part Number\nCustomer\u2019s Purchase Order Number\nDrawing    Number    (user\u2019s    and    supplier\u2019s,    if\nappropriate)\nSupplier Shipping Lot Number\nQuantity\nDate of Manufacture\n10. 2.2  External Packages \u2014 The pack ing list, located\non   the   outside   of   the   container,   shall   provide   the\nfollowing information.\nUser\u2019s Part Number\nUser\u2019s Purchase Order Number\nQuantity\nShipping Date\nAny    specific    instructions    for    receiving    dock\npersonnel.\n11  Certification\n11. 1   Upon  request  of  the  user  in  the   contract  or\npurchase   order,   a   supplier\u2019s   certification   that   the\nproduct  was  manufactured  and  tested  in  accordance\nwith this specification, together with a report of the test\nresults,  shall  be  furnished  at  the  time  of  shipment.\nHowever,  if  the  user  does  perform  inspection  and  tests\non a certified shipment and the product fails to meet the\nrequirements, the product is subject to rejection.\n11. 2  If the user and supplier agree,  the product may be\ncertified  as  capable  of  meeting  this  specification.    In\nthis   context,   capable   of   meeting   signifies   that   the\nvendor is not required to perform all the inspections and\ntests. However, if the user does perform inspection and\ntests   on   such   product   and   it   fails   to   meet   the\nrequirements,   the   product   is   subject   to   rejection."),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199412\nCastellations\nFigure 1\nCavity DownCavity Up\nFigure 2\nFigure 3\nFigure 4"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199413\nPullback\nPullback\nPullbac\nk\nRundown\nRundown\nFigure 5\nFigure 6\n14\nNOTE: A geometric symbol used to\nindicate lead number 1 indicates\nthat all leads are isolated from\nthe die attach\npad.\nNOTE: Lead Number 14 is common\nto the die attach pad and\nindicates the position of lead\nnumber 1.\nFigure 7\nFigure 8"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199414\nIncoming\nPackages\nSample\nSelection\nDie Attach\nAccept\nSeal\nAccept\nAccept\nAccept\nAccept\nFine, Gross\nLeak Test\nWire Bond\nEnvironmental\nTests\nSee Section 9.0\nSee Section 8.2.1\nSee Section 8.2.2\nSee Section 8.2.3\nSee Section 8.2.4\nSee Section 8.2.5\nFigure 9"),(0,i.yg)("p",null,"SEMI G61-94 \xa9 SEMI 199415\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G62-95 \xa9 SEMI 1995, 2002 1\nSEMI G62-95 (Reapproved 0302)\nTEST METHOD FOR SILVER PLATING QUALITY\nThis test method was technically appoved  by the Global Physical Interfaces and Carriers Committee and is\nthe  direct  responsibility  of  the  Japanese  Physical  Interfaces  and  Carriers  Committee.    Current  edition\napproved  by  the  Japanese  Regional  Standard  Committee  on  November  26,  2001.    Initially  available  at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," December 2001; to be published March 2002.  Originally published in 1995.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  This test method describes procedures to determine\nsilver plating quality.\n2  Scope")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1        These    methods    apply    to    silver    plating    on\nleadframes   for   plastic   packages.   Applicable   plating\nstyles are listed in Table 1.\nTable 1  Plating Style\nPlating Style Description\nOverall Plating Plating covers the whole leadframe\narea. In some situations, the leadframe\nmay be quoted as having overall plating,\nbut the rails will be unplated in order to\nsave plating costs.\nRing Plating Only inner leads plated on top surface.\nRing-Tip Plating Only wire bonding areas of inner leads\nplated.\nSpot Plating Only die pad and inner leads plated on\ntop surface.\nSpot Plating (both\nsides)\nDie pad and inner leads are plated on\nboth the top and bottom surfaces of the\nleadframe.\nTip Plating Only die pad and wire bonding areas\nplated.\nW-Ring Plating Only inner leads plated on top surface\nand around die pad.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2    This  standard  does  not  purport  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\n3  Units")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  This test method uses SI units.\n4  Referenced Standards")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  SEMI Documents\nSEMI  G55  \u2014  Test  Method  for  Measurement  of  Silver\nPlating Brightness\nSEMI  G56  \u2014  Test  Method  for  Measurement  of  Silver\nPlating Thickness")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2  Military Specifications\n1"))),(0,i.yg)("p",null,"MIL-M-38510      \u2014      General      Specification      for\nMicrocircuits\n5  Terminology\n5. 1  area   variation   \u2014   The   variation   between   the\ndefined and actual plated area.\nNOTE  1:  Oversized  plating  area  is  an  area  larger  than  the\nspecified area. Undersized plating area is an area smaller than\nthe specified area.\n5. 2  attached  silver  particles  \u2014  Small  silver  particles\nwhich  are  attached  to  the  normal  plated  surface  during\nthe plating process.\n5. 3  bleed  out,  back  side  \u2014  Plating  on  the  back  of\nleadframe  caused  by  seepage  of  the  plating  solution\nbeyond the mask.\n5. 4  bleed out, side \u2014 Plating occurring on the sides of\nleadframe features.\n5. 5  bleed   out,   surface   \u2014   Seepage   of   the   plating\nsolution  beyond  the  mask  on  the  top  surface  of  the\nleadframe increasing the plated area.\n5. 6  bleed  out,  epoxy  \u2014  The  separation  of  the  resin\ncomponent  from  the  filled  epoxy  resin  such  that  it\ncreeps on the die pad beyond the outline of resin fillet.\n5. 7  blister (metal) \u2014 An enclosed, localized separation\nof  the  plating  metallization  from  the  base  material  or\nfrom  another  layer  of  plating  which  can  be  depressed\nwith a sharp instrument.\nNOTE 2: This may occur during plating or after application of\nheat.\n5. 8  burnt deposit \u2014 Plated surface is too rough.\n5. 9  contamination  \u2014  Three-dimensional  alien  material\nadhering to a surface.\n5. 10  corrosion  \u2014  Electrochemical  degradation  of  the\nmaterial usually exhibited by discoloration such as rust."),(0,i.yg)("p",null,"1 Available through the Naval Publications and Forms Center, 5801\nTabor Avenue, Philadelphia, PA 19120-5099, USA. Telephone:\n215. 697.3321"),(0,i.yg)("p",null,"SEMI G62-95 \xa9 SEMI 1995, 2002 2\n5. 11  discoloration  \u2014  Any  change  in  the  color  of  the\nmetallization,  as  detected  by  the  naked  eye.  This  may\noccur on as plated or after application of heat.\n5. 12  excessive  plating  \u2014  Plating  exists  outside  the\nspecified area.\n5. 13  foreign  material  \u2014  An  adherent  particle  other\nthan parent material of the component.\nNOTE  3:  Adherent  denotes  inability  to  be  removed  with  an\nair or nitrogen blow-off at 20 psi.\n5. 14  incomplete plating \u2014 Plating  is  missing  from  any\npart of the designated area.\n5. 15  leadframe  top  surface  \u2014  The  active  side  of  the\nleadframe,  the  surface  used  for  die  attach  and  wire\nbonding.\n5. 16  nodule  (of  plated  particle)  \u2014  A  protrusion  or\nlump of plating material above the plated surface.\n5. 17  plating  nonuniformity  \u2014  The  lack  of  consistency\nof brightness of silver as plated, or after the application\nof  heat.  These  changes  in  the  plated  grain  structure\ncauses the inconsistency.\n5. 18  peeling  \u2014  The  lifting  of  metallization  from  a\nsurface.\n5. 19  pit  (of  plating)  \u2014  A hole or depression extending\nbelow the surface of the plating.\n5. 20  scratch  (on  plating)  \u2014  A  surface  deformation\nwhich exposes underlying metallization.\n5. 21  spot-sparing     \u2014     A     stain-like     discoloration\noccurring after the application of heat.\n5. 22  step  plating  \u2014  Plateau-like  plating  having  more\nthan one level.\n5. 23  spot   plating   misalignment   \u2014   The   variation\nbetween the defined and actual center lines of the plated\narea.\n5. 24  tape  test  \u2014  A  metallization  layer  adhesion  test\ntechnique  using  adhesive  tape  to  apply  a  peel  force  to\nthe layer. This test may be applied on plated material or\nafter the application of heat.\n5. 25  whisker   \u2014   A   plating   metal   burr-like   filament\nattached to the surface of the plating.\n6  Summary of Method\n6. 1  Various test methods are described or referenced to\ndetermine silver plating quality for the following items:\n\u2022 Plating Area\n\u2022 Plating Thickness\n\u2022 Plating Brightness\n\u2022 Visual Inspection\n\u2022 Functional Test\n7  Interferences\n7. 1  Avoid contaminating the silver plated surface prior\nto  performing  the  test.  Such  contamination  may  affect\nvisual  appearance  and  die  attach,  wire  bonding,  and\nsolderability functional tests.\n8  Equipment\n8. 1  GAM densitometer or equivalent\n8. 2  X-Ray Fluorescence\n8. 3  Microscope with a 40\xd7 maximum magnification.\n8. 4  Heater block, hot plate or oven (furnace)\n9  Sampling\n9. 1    Sampling  plans  shall  be  agreed  between  user  and\nsupplier.\n10  Test Sequence\n10. 1      When   the   test   methods   are   used   at   incoming\ninspection, the sequence of tests shall be as follows:\n10. 1.1  Plating Area \u2014 See Section 11.1.\n10. 1.2  Plating Thickness \u2014 See Section 11.2.\n10. 1.3  Plating Brightness \u2014 See Section 11.3.\n10. 1.4  Visual Inspection \u2014 See Section 11.4.\n10. 1.5  Heat Test \u2014 See Section 11.5.\n10. 1.6  Functional Test \u2014 See Section 11.6.\n11  Test Procedures\n11. 1  Plating Area\n11. 1.1    Measurements  may  be  made  by  using  a  glass\nscale, shadow scope, or microscope.\n11. 1.2  Measurement items are listed below:\n11. 1.2.1  Area variation\n11. 1.2.2  Spot plating misalignment\n11. 2  Plating Thickness\n11. 2.1  Plating thickness shall be measured at a point on\nthe inner lead or the center point of the die pad.\nNOTE  4:  The  location  of  the  thickness  test  shall  be  agreed\nbetween user and supplier.\n11. 2.2  Thickness measurements may be made using X-\nRay Fluorescence per SEMI G56.\n11. 3  Plating Brightness"),(0,i.yg)("p",null,"SEMI G62-95 \xa9 SEMI 1995, 2002 3\n11. 3.1      Plating   brightness   shall   be   measured   at   the\ncenter point of the die pad.\nNOTE  5:  If  leadframes  do  not  have  a  plated  die  pad,  the\nlocation  of  the  brightness  test  shall  be  agreed  between  user\nand supplier.\nPlating  brightness  shall  be  measured  using  a  GAM\ndensitometer or equivalent per SEMI G55.\n11. 4  Visual Inspection\n11. 4.1    Visual  inspection  may  be  performed  with  the\nnaked  eye  or  a  microscope  with  up  to  40\xd7  maximum\nmagnification, as required to confirm results.\n11. 4.2  Visual inspection shall be performed before and\nafter functional testing.\n11. 4.3  Inspection items are listed below."),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"attached silver particles")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"blister")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"bleed-out")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"burnt    deposit")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"contamination")),(0,i.yg)("h1",{id:"6"},"6"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"corrosion")),(0,i.yg)("h1",{id:"7"},"7"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"discoloration")),(0,i.yg)("h1",{id:"8"},"8"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"excessive    plating")),(0,i.yg)("h1",{id:"9"},"9"),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},"foreign    material")),(0,i.yg)("h1",{id:"10"},"10"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"incomplete  plating")),(0,i.yg)("h1",{id:"11"},"11"),(0,i.yg)("ol",{start:11},(0,i.yg)("li",{parentName:"ol"},"nodule")),(0,i.yg)("h1",{id:"12"},"12"),(0,i.yg)("ol",{start:12},(0,i.yg)("li",{parentName:"ol"},"plating  nonuniformity")),(0,i.yg)("h1",{id:"13"},"13"),(0,i.yg)("ol",{start:13},(0,i.yg)("li",{parentName:"ol"},"peeling")),(0,i.yg)("h1",{id:"14"},"14"),(0,i.yg)("ol",{start:14},(0,i.yg)("li",{parentName:"ol"},"pit")),(0,i.yg)("h1",{id:"15"},"15"),(0,i.yg)("ol",{start:15},(0,i.yg)("li",{parentName:"ol"},"scratch")),(0,i.yg)("h1",{id:"16"},"16"),(0,i.yg)("ol",{start:16},(0,i.yg)("li",{parentName:"ol"},"spot-sparing")),(0,i.yg)("h1",{id:"17"},"17"),(0,i.yg)("ol",{start:17},(0,i.yg)("li",{parentName:"ol"},"step  plating")),(0,i.yg)("h1",{id:"18"},"18"),(0,i.yg)("ol",{start:18},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"whisker")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5  Heat Test")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5.1  Conditions \u2014 The conditions in Table 2 shall be\nused to heat test silver plated leadframes.\nTable 2  Heat Test Condition\nLeadframe Material  Bake Temperature     Bake Time (min.)\nIron-Nickel Alloy\nper MIL-STD-\n38510, Type B\n400\xb0C \xb1 5\xb0C 3 min. +10 (-0) sec.\nCu Alloy 300\xb0C \xb1 5\xb0C 3 min. +10 (-0) sec.\nTaped Leadframe 275\xb0C \xb1 5\xb0C 3 min. +10 (-0) sec.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5.2  The test may be carried out on a heater block or\nhot plate, or in an oven (furnace). The heat capacity of\nthe    test    equipment    must    be    sufficient    to    avoid\ntemperature  swings  outside  the  specified  limits  when\nthe test is started.\nNOTE 6: When using a heater block or hot plate, ensure that\nair flow does not affect the bake temperature.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6  Functional Test")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6.1  Epoxy   Die   Bonding   \u2014   Processes   and   test\nprocedures  shall  be  agreed  upon  between  user  and\nsupplier.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6.2  Gold   Wire   Bonding   \u2014   Processes   and   test\nprocedures  shall  be  agreed  upon  between  user  and\nsupplier.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6.3  Solderability  \u2014  Processes  and  test  procedures\nshall be agreed upon between user and supplier.\n12  Related Documents")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  SEMI Specifications\nSEMI G8 \u2014 Test Method for Gold Plating Quality\nSEMI  G21  \u2014  Specification  Plating  Integrated  Circuit\nLeadframes")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2  JIS Specifications\n2"))),(0,i.yg)("p",null,"JIS  H8501  \u2014  Methods  of  Thickness  Test  for  Metallic\nCoatings\nJIS  H8621  \u2014  Electroplated  Coatings  of  Silver  for\nEngineering Purpose\nJIS  Z8722  \u2014  Methods  of  Measurement  for  Color  of\nReflecting or Transmitting Objects\nJIS  Z8741  \u2014  Method  of  Measurement  for  Specular\nGlossiness"),(0,i.yg)("p",null,"NOTICE:      SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set"),(0,i.yg)("p",null,"2 Japanese Industrial Standards, Available through the Japanese\nStandards Association, 1-24, Akasaka 4-Chome, Minato-ku, Tokyo\n107-8440, Japan. Telephone: 81.3.3583.8005; Fax: 81.3.3586.2014\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.jsa.or.jp"},"www.jsa.or.jp")),(0,i.yg)("p",null,"SEMI G62-95 \xa9 SEMI 1995, 2002 4\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  writte\nn\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G63-95 \xa9 SEMI 1995, 2002 1\nSEMI G63-95 (Reapproved 0302)\nTEST METHOD FOR MEASUREMENT OF DIE SHEAR STRENGTH\nThis  test  method  was  technically  approved  by  the  Global  Assembly  and  Packaging  Committee  and  is  the\ndirect  responsibility  of  the  Japanese  Assembly  and  Packaging  Committee.    Current  edition  approved  by  the\nJapanese  Regional  Standards  Committee  on  November  26,  2001.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nDecember 2001; to be published March 2002.  Originally published in 1995.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    The  purpose  of  this  test  method  is  to  determine\nprocedures for die shear strength testing.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This test method shall be used for the measurement\nof the die shear strength when die attach paste is used to\nbond a die to a leadframe bond pad."),(0,i.yg)("li",{parentName:"ol"},"2    This  test  method  shall  be  used  for  quality  control\nand  development  at  die  attach  paste  suppliers  and  for\nincoming  inspection  and  selection  of  the  die  attach\npaste at die attach paste users."),(0,i.yg)("li",{parentName:"ol"},"3    This  test  method  can  be  applicable  to  die  attach\nmaterial  besides  paste  material  and  may  be  used  to\nevaluate leadframe bond pad quality."),(0,i.yg)("li",{parentName:"ol"},"4    This  standard  does  not  purport  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  Military Specification\n1")),(0,i.yg)("p",null,"MIL-STD-883 \u2014 Method 2019, Die Shear Strength\n4  Terminology\n4. 1  die \u2014 Semiconductor device or an imitation.\n4. 2  die   attach   \u2014   Bond   die   and   substrate   such   as\nleadframe pad.\n4. 3  die contact tool \u2014 Tool for applying load to the die\nfor shearing.\n4. 4  dispense \u2014 Deal out paste.\n4. 5  fillet  \u2014  Height  and  shape  of  die  attach  paste  in\ncontact with or surrounding the die kerf.\n4. 6  shear \u2014 Have forced completely in X-Y direction."),(0,i.yg)("p",null,"1 Available through the Naval Publications and Forms Center, 5801\nTabor Avenue, Philadelphia, PA 19120-5099, USA. Telephone:\n215. 697.3321\n5  Summary of Method\n5. 1      This   method   is   based   on   measuring   the   shear\nstrength  between  die  and  leadframe  pad  bonded  by  die\nattach paste using die shear tester.\n6  Equipment\n6. 1  Die Shear Tester\n6. 1.1  \xb1 5% accuracy of full scale\n6. 1.2    Die  contact  tool  can  be  in  contact  with  die  edge\nfrom end-to-end.\n6. 2  Hot Plate \u2014 optional\n6. 3  Microscope \u2014 optional\n7  Material\n7. 1  Silicon Die \u2014 2 mm \xd7 2 mm \xd7 0.3 to 0.5 mm\n7. 2  Leadframe\n7. 3  Die Attach Paste\n8  Test Specimen\n8. 1    Dispense  die  attach  paste  by  dispensing,  stamping,\nor screen printing.\n8. 2  Bond die and leadframe pad.\n8. 3    Cure  the  paste  per  recommendation  and  allow  to\ncool to ambient.\nNOTE   1:   Height   of   fillet   shall   be   less   than   half   of   the\nthickness of the die.\nNOTE  2:  Thickness  of  die  attach  paste  shall  be  within  the\nrange of 5 to 30 \u03bcm before or after cure.\nNOTE  3:  Assembled  parts  shall  not  be  exposed  to  a  curing\ntemperature  higher  than  the  peak  recommended  temperature\nfor more than 30 seconds.\n9  Sampling Plan\n9. 1  Number of specimens tested shall be 5 or more."),(0,i.yg)("p",null,"SEMI G63-95 \xa9 SEMI 1995, 2002 2\n10  Procedure\n10. 1  Set a test specimen on the die shear tester.\n10. 2    Confirm  that  the  die  contact  tool  contacts  the  die\nside in half of the area or more and that the die contact\ntool does not touch the fillet.\n10. 3  Shear the specimen with the tester.\n10. 4  Record the strength.\n10. 5    Observe  failed  parts  and  classify  in  the  following\nmodes:\nMode 1: Die breakage\nMode   2:   Adhesive   failure   between   die   and   die\nattach paste\nMode 3: Cohesive failure\nMode  4:  Adhesive  failure  between  die  attach  paste\nand substrate\nMode 5: Substrate deformation"),(0,i.yg)("p",null,"Figure 1\nMode 1 \u2014 Break-In Die"),(0,i.yg)("p",null,"Figure 2\nMode 2 \u2014 Interface Failure: Die-to-Adhesives"),(0,i.yg)("p",null,"Figure 3\nMode 3 \u2014 Break-In Adhesives"),(0,i.yg)("p",null,"Figure 4\nMode 4 \u2014 Interface Failure:Adhesives-to-Die Pad"),(0,i.yg)("p",null,"NOTE 4: In the case of hot die shear strength testing, the hot\ntemperature shall be agreed between user and supplier.\nProcedure is as follows:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Set and raise the hot plate temperature"),(0,i.yg)("li",{parentName:"ol"},"Confirm that actual temperature is within the range\nof \xb1 10\xb0C at the set temperature."),(0,i.yg)("li",{parentName:"ol"},"Put a specimen on the hot plate and follow Section"),(0,i.yg)("li",{parentName:"ol"},"3 after 10 to 20 seconds.\n11  Calculation of Result"),(0,i.yg)("li",{parentName:"ol"},"1    Average  strength  and  standard  deviation  shall  be\ncalculated if required.\n12  Report"),(0,i.yg)("li",{parentName:"ol"},"1  The following information shall be reported in the\nattached form:"),(0,i.yg)("li",{parentName:"ol"},"1.1  Type of die attach paste"),(0,i.yg)("li",{parentName:"ol"},"1.2  Type of leadframe and leadframe plating"),(0,i.yg)("li",{parentName:"ol"},"1.3  Thickness of die and surface condition (attached\nside) of the die."),(0,i.yg)("li",{parentName:"ol"},"1.4  Cure schedule and atmosphere (air or nitrogen)"),(0,i.yg)("li",{parentName:"ol"},"1.5    Information  about  die  attach  paste  thickness,\ndispense weight, or bond line thickness before and after\ncure."),(0,i.yg)("li",{parentName:"ol"},"1.6  Die shear speed")),(0,i.yg)("p",null,"SEMI G63-95 \xa9 SEMI 1995, 2002 3\n12. 1.7  Die shear strength in N (kgf)/die unit (complete\ndata or an average)\n12. 1.7.1  Standard deviation when number of specimens\ntested is adequate.\n12. 1.8  Temperature in hot die shear testing."),(0,i.yg)("p",null,"Die Attach Paste (Material)\nLeadframe Type\nLeadframe Plating\nDie Thickness\nDie Surface Condition\nCure Schedule Time   Temp.   in air or N\n2"),(0,i.yg)("p",null,"Thickness or Dispense Weight\nShear Speed"),(0,i.yg)("p",null,"RT                                                            Hot                                                            Temperature\nStrength (N (kgf)/chip) Failure Mode Strength (N (kgf)/chip) Failure Mode\nSample 1\nSample 2\nSample 3\nSample 4\nSample 5\nSample 6\nSample 7\nSample 8\nSample 9\nSample                                         10\nSample                                         11\nSample 12\nAverage\nStandard Deviation"),(0,i.yg)("p",null,"SEMI X##-#### \xa9 SEMI 2001 4\nAPPENDIX 1\nNOTE:    The  material  in  this  appendix  is  an  official  part  of  SEMI  G63  and  was  approved  by  full  letter  ballot\nprocedures in 1995.\nA1-1  Purpose\nThe  purpose  of  this  appendix  is  to  indicate  that  speed\nand  height  of  the  die  contact  tool  affect  die  shear\nstrength results.\nA1-2  Test Results"),(0,i.yg)("p",null,"Figure A1-1\nTool Velocity Test Results"),(0,i.yg)("p",null,"Figure A1-2\nTool Height Test Results"),(0,i.yg)("p",null,"A1-2.1  Summary\nA1-2.1.1  Shear Speed\na.     Some  adhesive  might  yield  variable  results  due  to\nthe  relationship  of  the  shear  speed  and  failure\nspeed.\nb.    Some equipment with high shear speed could yield\nlow  strength  due  to  poor  sensitivity  at  the  peak  of\nthe load.\nA1-2.1.2  Height of the Die Contact Tool\na.     In  case  of  low  height,  fillet  level  might  affect  the\nstrength.\nb.     In  case  of  high  height,  a  variable  result  might  be\nobtained since the tool pulls the die and it tears the\nadhesive."),(0,i.yg)("p",null,"NOTICE:      SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  writte\nn\nconsent of SEMI."),(0,i.yg)("p",null,"1 SEMI G64-96 \xa9 SEMI 1996, 2004\nSEMI G64-96 (Reapproved 1104)\nSPECIFICATION FOR FULL-PLATED INTEGRATED CIRCUIT\nLEADFRAMES (Au, Ag, Cu, Ni, Pd/Ni, Pd)\nThis  specification  was  technically  reapproved  by  the  Global  Assembly  &  Packaging  Committee  and  is  the\ndirect  responsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese\nRegional Standards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be\npublished November 2004. Originally published in 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  This  specification  is  intended  as  a  guideline  for\nevaluating   plating   layer   characteristics   required   by\nusers      of      full-plated      leadframes      for      plastic\nsemiconductor packages."),(0,i.yg)("li",{parentName:"ol"},"2  Background    \u2014    Full-plated    leadframes    have\nreceived attention in recent years as a possible solution\nto challenges and restrictions resulting from the effects\nof    Pb    on    the    environment,    package    reliability\nimprovement due to the P.P.F. process, lead coplanarity\non fine-pitched leadframes, and lead bridges with solder\nplating.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    The  specification  and  test  procedures  detailed  in\nthis document apply to full-plated leadframes."),(0,i.yg)("li",{parentName:"ol"},"2   Units \u2014 SI units are used in this document.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI   G4   \u2014   Specification   for   Integrated   Circuit\nLeadframe   Materials   Used   in   the   Production   of\nStamped Leadframes\nSEMI    G18    \u2014    Specification    Integrated    Circuit\nLeadframe  Material  Used  in  the  Production  of  Etched\nLeadframes\nSEMI   G21   \u2014   Specification   for   Plating   Integrated\nCircuit Leadframes\nSEMI  G52  \u2014  Standard  Test  Method  for  Measurement\nof  Ionic  Contamination  on  Semiconductor  Leadframes\n(Proposed)\nSEMI  G55  \u2014  Test  Method  for  Measurement  of  Silver\nPlating Brightness\nSEMI  G56  \u2014  Test  Method  forMeasurement  of  Silver\nPlating Thickness"),(0,i.yg)("li",{parentName:"ol"},"2  ISO Standards\n1")),(0,i.yg)("p",null,"ISO-3497 \u2014 Metallic Coating Measurement of Coating\nThicknesses, X-Ray Spectrometer Method\nISO-9227  \u2014  Corrosion  Tests  in  Artifical  Atmospheres"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Salt Spray Tests")),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"3  JIS Standard\n2")),(0,i.yg)("p",null,"JIS-C-0053  \u2014  Solderability  Testing  by  the  Wetting\nBalance Method\n3. 4  Military and Federal Standards\n3"),(0,i.yg)("p",null,"MIL-C-14550 \u2014 Copper Plating-Electrodeposited\nMIL-F-14256  \u2014  Flux,  Soldering,  Liquid,  Paste  Flux,\nSolder Paste, and Solder Paste Flux\nMIL-G-45204 \u2014 Gold Plating-Electrodeposited\nMIL-STD-883D \u2014 Method 2003.7, Solderability\nQQ-N-290 \u2014 Nickel Plating-Electrodeposited\nQQ-S-365       \u2014       General       Requirements       for\nElectrodeposited Silver Plating\nQQ-S-571 \u2014 Solder Composition\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1  Definitions\n4. 1.1  finish   plating   \u2014   final   plating   layer   whose\nelectrodeposits  fulfill  the  main  purpose  of  the  required\ncharacteristic."),(0,i.yg)("p",null,"1  International Organization for Standardization, ISO Central\nSecretariat, 1, rue de Varemb\xe9, Case postale 56, CH-1211 Geneva 20,\nSwitzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30,\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.iso.ch"},"www.iso.ch"),"\n2  Japanese Industrial Standards, Available through the Japanese\nStandards Association, 1-24, Akasaka 4-Chome, Minato-ku, Tokyo\n107-8440, Japan. Telephone: 81.3.3583.8005; Fax: 81.3.3586.2014,\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.jsa.or.jp"},"www.jsa.or.jp"),"\n3  United States Military Standards, Available through the Naval\nPublications and Forms Center, 5801 Tabor Avenue, Philadelphia,\nPA 19120-5099, USA. Telephone: 215.697.3321"),(0,i.yg)("p",null,"SEMI G64-96 \xa9 SEMI 1996, 2004 2\n4. 1.2  solderability  \u2014  an  index  of  the  wettability  and\ncoverage with solder of lead surface.\n4. 1.3  underplating  \u2014  plating  layers  that  complete  the\nrequired  characteristics  of  the  final  plating  layer  and\nlies between the base material and final plating layer.\n5  Ordering Information\n5. 1  Priority\n5. 1.1  To   avoid   confusion,   the   order   of   precedence\nwhen ordering leadframes shall be as follows:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Purchase Order (agreed between user and supplier)"),(0,i.yg)("li",{parentName:"ol"},"This   Specification"),(0,i.yg)("li",{parentName:"ol"},"Referenced   Documents\n6  Materials"),(0,i.yg)("li",{parentName:"ol"},"1  Base Material \u2014 Cu alloys or Fe/Ni alloys."),(0,i.yg)("li",{parentName:"ol"},"2  Plating   Material   \u2014   Underplating   and   Finish\nplating are shown in Table 1.\nTable 1  Table 1  Underplating and Finish Plating\nBase Material\nFinish Plating Underplating\nCu-Alloys    Fe,    Ni-Alloys\nAu (MIL-G-\n45204)")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("pre",{parentName:"li"},(0,i.yg)("code",{parentName:"pre"},"              N/A                   X\n")),"Ni                          X                          X\nAg (QQS-365) - X N/A\nCu                         X                         X\nCu (MIL-C-\n14550)"),(0,i.yg)("li",{parentName:"ul"},(0,i.yg)("pre",{parentName:"li"},(0,i.yg)("code",{parentName:"pre"},"                X                     X\n")),"Ni                          X                          X\nNi (QQN-290) - X X\nCu                         X                         X\nPd/Ni-Alloy                 -                     X                    X\nNi                          X                          X\nCu                         X                         X\nPd                         -                         X                         X\nNi                          X                          X\nCu                         X                         X\nPd/Ni-Alloy                  X                    X\n7  Plating Specification")),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"1  Plating Thickness \u2014 For full-plated leadframes, the\ndesigned  thickness  including  under  plating  is  restricted\nas  follows  to  limit  the  effects  of  thickness  variation  on\ncoplanarity and outer lead width.\n\u2022 Designed thickness including under plating-1 / Ag-\nplating: 5 \u03bcm MAX\n\u2022 Designed thickness including under plating-2 / Au,\nCu, Ni, Pd/Ni-Alloy, Pd plating: 2 \u03bcm MAX"),(0,i.yg)("li",{parentName:"ol"},"2  Visual  Inspection  \u2014  Rejectable  conditions  are  as\nfollows:"),(0,i.yg)("li",{parentName:"ol"},"Any bare spots, or missing plating in critical area as\ndefined the coined areas or minimum flat wire bond\narea in the appropriate leadframe specification."),(0,i.yg)("li",{parentName:"ol"},"Any peeling or blistered plating."),(0,i.yg)("li",{parentName:"ol"},"Any  nodules  in  critical  area  as  defined  the  coined\nareas   or   minimum   flat   wire   bond   area   in   the\nappropriate leadframe specification.\nNOTE 1:  Nodules not exceeding 0.0381 mm in a surface\ndimension  and  0.0127  mm  in  height,  in  non-critical  areas\nare  allowed  providing  there  are  no  more  than  one  per\ninternal lead finger or six (6) per leadframe."),(0,i.yg)("li",{parentName:"ol"},"Any pits which exceed 0.008 mm in depth or 0.0127\nmm  in  a  surface  dimension  in  critical  areas  or"),(0,i.yg)("li",{parentName:"ol"},"0254  mm  in  depth  or  0.051  mm  in  a  surface\ndimension in non-critical areas."),(0,i.yg)("li",{parentName:"ol"},"Any scratches or scrapes in the metallization plating\nwhich expose underplating or base material."),(0,i.yg)("li",{parentName:"ol"},"Any scratches or scrapes in critical area which cause\na  build  up  of  material  in  excess  of  0.0127  mm  in\nheight."),(0,i.yg)("li",{parentName:"ol"},"Any foreign material, contamination, or tarnish."),(0,i.yg)("li",{parentName:"ol"},"Non-uniformity   or rough-plated surface."),(0,i.yg)("li",{parentName:"ol"},"3  Visual    Inspection    after    Baking    \u2014    The    test\nprocedure is described in Section 9.3. Visual inspection\nafter   baking   shall   be   performed   according   to   the\nprocedure in Section 9.2.1."),(0,i.yg)("li",{parentName:"ol"},"4  Corrosion    Resistance    (not    applicable    to    Cu\nplating)   \u2014   In   the   test   result,   allowable   corrosion\nspecification  shall  be  agreed  upon  between  user  and\nsupplier."),(0,i.yg)("li",{parentName:"ol"},"5  Surface   Ion   Contamination   \u2014   Allowable   ion\nspecies  and  ion  concentration  shall  be  agreed  upon\nbetween user and supplier."),(0,i.yg)("li",{parentName:"ol"},"6  Adhesion  \u2014  If  there  is  any  plating  film  on  the  test\ntape,  the  component  shall  be  rejected.  Adhesive  test\nshould  be  performed  according  to  the  procedure  in\nSection 9.6."),(0,i.yg)("li",{parentName:"ol"},"7  Functional Tests"),(0,i.yg)("li",{parentName:"ol"},"7.1  Die  Attach  \u2014  Agreed  upon  between  user  and\nsupplier.")),(0,i.yg)("p",null,"3 SEMI G64-96 \xa9 SEMI 1996, 2004\n7. 7.2  Wire  Bond  \u2014  Agreed  upon  between  user  and\nsupplier.\n7. 7.3  Solderability   \u2014   The   criteria   for   acceptable\nsolderability are as follows:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"The  dipped  portion  of  the  samples  is  at  least  95%\ncovered by a continuous solder coating."),(0,i.yg)("li",{parentName:"ol"},"Pinholes, voids, porosity, non-wetting, or dewetting\ndo not exceed 5% of total area.\nNOTE 2:  Solderability  criteria  for  Ni  and  Cu  plating  are\nestablished by the user and supplier and are excluded here.\n8  Equipment"),(0,i.yg)("li",{parentName:"ol"},"1  Fluorescent X-ray spectremeter"),(0,i.yg)("li",{parentName:"ol"},"2  Binocular-microscope, 10\u201330\xd7 magnification"),(0,i.yg)("li",{parentName:"ol"},"3  Neutral salt spray test equipment"),(0,i.yg)("li",{parentName:"ol"},"4  Ion chromatography (Anion, Cation)"),(0,i.yg)("li",{parentName:"ol"},"5  Hot plate or Heater block"),(0,i.yg)("li",{parentName:"ol"},"6  Solder pot"),(0,i.yg)("li",{parentName:"ol"},"7  Meniscograph\n9  Sampling"),(0,i.yg)("li",{parentName:"ol"},"1  Sampling  plan  shall  be  agreed  upon  between  user\nand supplier.\n10  Test Methods"),(0,i.yg)("li",{parentName:"ol"},"1  Thickness  \u2014  Plating  thickness  shall  be  measured\nby fluorescent X-ray spectrometer."),(0,i.yg)("li",{parentName:"ol"},"2  Visual Inspection"),(0,i.yg)("li",{parentName:"ol"},"2.1  Magnification  \u2014  Unless  otherwise  specified,\nvisually inspect the plating surface under a microscope\nat  10\xd7  magnification.  30\xd7  magnification  shall  be  used\nfor confirmation."),(0,i.yg)("li",{parentName:"ol"},"3  Baking Test"),(0,i.yg)("li",{parentName:"ol"},"3.1  Baking Conditions \u2014 Samples are heated in air\non hot plates or heater block.\nTable 2\nFinish Plating/Base\nMaterial\nCu-Alloys          Fe/Ni-Alloys\nAu* 450\xb0C \xd7 3 min.    450\xb0C \xd7 3 min.\nAg 300\xb0C \xd7 3 min.    400\xb0C \xd7 3 min.\nCu",(0,i.yg)("strong",{parentName:"li"}," 200\xb0C \xd7 1 hour    200\xb0C \xd7 1 hour\nNi")," 400\xb0C \xd7 3 min.    400\xb0C \xd7 3 min.\nNi/Pd Alloy 200\xb0C \xd7 1 min.    200\xb0C \xd7 1 min.\nPd 300\xb0C \xd7 1 min.    300\xb0C \xd7 1 min.")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"May be changed by agreement between user and supplier to 400\xb0C\n\xd7  1  min  or  450\xb0C  \xd7  2  min  or  less,  to  account  for  changes  in  plating\nthickness, base material, or other plating parameters.\n**  Surface  oxidation  and  discoloration  detected  by  visual  inspection\nare  acceptable.  Furthermore,  parameter  of  solderbility  evaluation  for\nflux, dipping method, etc. are to be determined by agreement between\nuser and supplier.")),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"3.2  Visual    inspection    after    baking    shall    be\nperformed according to the procedure in Section 9.2.1."),(0,i.yg)("li",{parentName:"ol"},"4  Corrosion  Test  \u2014  Atomize  the  test  sample  in  a\ntest   container   using   a   5%   neutral   sodium   chloride\nsolution  of  8.8\u20137.2pH  at  35  \xb1  1\xb0C  for  24  hours.  This\ntest follows ISO-9227."),(0,i.yg)("li",{parentName:"ol"},"5  Surface  Ion  Contamination  \u2014  The  measurement\nfollows SEMI G52."),(0,i.yg)("li",{parentName:"ol"},"6  Adhesion    Test    \u2014    Place    the    strip    of    tape\n(SCOTCH\xaa #540, #610, #810, or equivalent) across the\nplated area. Press firmly with fingertips or other smooth\nobject. Peel the tape quickly off the plated surface. The\nplating  surface  may  be  scored  before  the  tape  test  in\naccordance  with  the  joint  agreement  between  user  and\nsupplier."),(0,i.yg)("li",{parentName:"ol"},"7  Functional Tests"),(0,i.yg)("li",{parentName:"ol"},"7.1  Die  Attach  \u2014  Agreed  upon  between  user  and\nsupplier."),(0,i.yg)("li",{parentName:"ol"},"7.2  Wire  Bond  \u2014  Agreed  upon  between  user  and\nsupplier."),(0,i.yg)("li",{parentName:"ol"},"7.3  Solderability  \u2014  The  procedure  for  accelated\naging  test  shall  be  agreed  upon  between  user  and\nsupplier (see Appendix 1).")),(0,i.yg)("p",null,"SEMI G64-96 \xa9 SEMI 1996, 2004 4\nAPPENDIX 1\nSOLDERABILITY TEST\nNOTICE:    The  material  in  this  appendix  is  an  official  part  of  SEMI  G64  and  was  approved  by  full  letter  ballot\nprocedures.\nA1-1  Accelerated Environment Simulation\nA1-1.1  Determination, due to the environment, may be\nsimulated by exposure to a hot plate that reproduces the\nheat characteristics of assembly (a), and by steam aging\nto  simulate  the  storage  environment.  The  following  are\nmethods for accelerated environment simulations (b):\na.   Place  samples  in  air  on  a  hot  plate  or  a  heat  block.\nTemperature  and  duration  are  detailed  in  Section\n9. 3,   and   represent   the   heat   characteristics   of\nassembly.\nb.   Steam   aging   test   is   based   on   MIL-STD-883D,\nMethod    2003.7,    and    simulates    environmental\nconditions.\nA1-2  Soldering Parameter\nA1-1.2  Baked  test  specimens  shall  be  dipped  into  flux\nconforming   to   MIL-P-14256,   type-R,   for   5   to   10\nseconds, and then dipped in a solder bath conforming to\nQQ-S-571   for   10   \xb1   1   seconds   at   a   solder   pot\ntemperature of 230 \xb1 5\xb0C.\nA1-3  Evaluation of Solderability\nA1-3.1    Wetting  Area  \u2014  After  cleaning  solder  dipped\nspecimen  with  alcohol  to  remove  flux,  visually  inspect\nunder  a  microscope  at  10\xd7  magnification.  Solder  must\ncover 95% or more of surface area, based on MIL-STD-\n883D, Method 2003.7.\nA1-3.2    Wetting  Time  (zero-cross-time)  \u2014  Solder  that\nconforms to conditions below is evaluated according to\nJIS-C-0053,   or   may   be   evaluated   by   a   method\ndetermined  by  user  and  supplier  for  certain  leadframe\nshapes."),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Temperature: 230 \xb1 5\xb0C"),(0,i.yg)("li",{parentName:"ol"},"Dipping speed: 2 mm/second"),(0,i.yg)("li",{parentName:"ol"},"Dipping depth: 2 mm"),(0,i.yg)("li",{parentName:"ol"},"Flux: Rosin flux (MIL-F-14256, type-R)"),(0,i.yg)("li",{parentName:"ol"},"Solder composition: 63 Sn / 37 Pb (QQ-S-571)\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.  These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility.")),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"1 SEMI G65-96 \xa9 SEMI 1996, 2004\nSEMI G65-96 (Reapproved 1104)\nTEST METHOD FOR EVALUATION OF LEADFRAME MATERIALS\nUSED FOR L-LEADED (GULL WING TYPE) PACKAGES\nThis test method was technically approved by the Global Assembly & Packaging Committee and is the direct\nresponsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese  Regional\nStandards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be published\nNovember 2004. Originally published in 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  This  test  method  describes  an  evaluation  method\nfor  bending  characteristics  of  leadframe  materials  used\nfor L-leaded packages.\nNOTE 1:  The   lead   fatigue   test   described   in   MIL-STD-\n883/2004    is    not    suitable    for    evaluating    the    bending\ncharacteristics of fine pitch leadframes or leadframes used for\nL-leaded packages because the method is based on reforming\nthe leads.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This  test  method  may  be  applied  to  leadframes  for\nL-leaded packages such as QFP, SOP, TSOP, etc."),(0,i.yg)("li",{parentName:"ol"},"2  This   test   method   may   also   be   applied   to   any\nleadframe materials with thickness \u2264 0.15 mm."),(0,i.yg)("li",{parentName:"ol"},"3  The test method may be used in trim and form tool\nsuppliers,   leadframe   material   suppliers,   leadframe\nmanufacturers, and package engineers.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  Military Standard\n1")),(0,i.yg)("p",null,"MIL-STD-983 \u2014 Method 2004, Lead Integrity\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1  Definitions\n4. 1.1  crack   (of   leadframe)   \u2014   Micro   cleavage   or\nfracture  on  surface  of  outside  of  lead  which  is  caused\nby bending (see Figure 1)."),(0,i.yg)("p",null,"1 United States Military Standards, Available through the Naval\nPublications and Forms Center, 5801 Tabor Avenue, Philadelphia,\nPA 19120-5099, USA. Telephone: 215.697.3321"),(0,i.yg)("p",null,"Figure 1\nCrack"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"1.2  orange  peel  (of  leadframe)  \u2014  Micro  roughness\non  surface  of  outside  of  lead  caused  by  bending  (see\nFigure 2).")),(0,i.yg)("p",null,"Figure 2\nOrange Peel"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"1.3  spring   back   \u2014   Difference   between   designed\nangle of forming tool and actual lead form angle.\nNOTE 2:  In  this  method,  the  angle  of  forming  tool  is  90\xb0.\nThe value is defined by:   Actual lead bend angle 90\xb0.")),(0,i.yg)("p",null,"SEMI G65-96 \xa9 SEMI 1996, 2004 2\n5  Summary of Method\n5. 1  The leadframe samples (etched using a standard mask agreed between user and supplier) will be formed using a\n\u201cW\u201d  forming  tool.  The  resulting  form  angle  is  to  be  measured  and  surface  characteristics  such  as  cracking  and\norange peel are to be visible for compliance to the agreed upon specification.\n6  Interference\n6. 1  If  the  forming  tool  does  not  meet  the  specification,  lead  movement  during  forming  may  result  in  poor\nrepeatability.\n7  Significance\n7. 1  Devices  manufactured  with  leadframes  of  different  spring  back  characteristics  may  cause  board  assembly\nproblems, due to lead positional differences.\n7. 2  Crack in the leadframe may cause poor contact reliability with board.\n8  Equipment\n8. 1  Tensile Tester \u2014 With minimum 9800N force and 1% accuracy.\n8. 2  \u201cW\u201d Forming Tool \u2014 With R = 0, 0.1 and 0.2 and form angle of 90\xb0. The dimension and configuration are\nshown in Figures 3\u20137."),(0,i.yg)("p",null,"Figure 3\nW-Bending Test Tool"),(0,i.yg)("p",null,"3 SEMI G65-96 \xa9 SEMI 1996, 2004"),(0,i.yg)("p",null,"Figure 4\nUpper Tool Detail"),(0,i.yg)("p",null,"Figure 5\nLower Tool Detail"),(0,i.yg)("p",null,"SEMI G65-96 \xa9 SEMI 1996, 2004 4"),(0,i.yg)("p",null,"Figure 6\nPunch Core Detail"),(0,i.yg)("p",null,"5 SEMI G65-96 \xa9 SEMI 1996, 2004"),(0,i.yg)("p",null,"Figure 7\nDie Core Detail"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"3  Micrometer"),(0,i.yg)("li",{parentName:"ol"},"4  Microscope \u2014 75\xd7 used to inspect lead surface characteristics."),(0,i.yg)("li",{parentName:"ol"},"5  Protractor \u2014 10\xd7 and accuracy 0.1\xb0 used to measure the leadform spring back."),(0,i.yg)("li",{parentName:"ol"},"6  Projector \u2014 10\xd7.\n9  Sampling Plan"),(0,i.yg)("li",{parentName:"ol"},"1  The sampling plan shall be agreed between user and supplier. It is suggested that a minimum of five (5) samples\n(2 leads per sample) of 0.3 mm width on 0.65 mm pitch, be used for these tests.\nNOTE 3:  If the leadframe is four-sided, take samples from both orthogonal directions.")),(0,i.yg)("p",null,"SEMI G65-96 \xa9 SEMI 1996, 2004 6\n10  Sample Preparation\n10. 1  The samples are prepared by etching a leadframe pattern into a blank piece of the leadframe material using a\nstandard mask. An example of the recommended configuration is shown in Figure 8."),(0,i.yg)("p",null,"Figure 8\nStandard Sample Configuration"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"2  Measure the sample thickness at three (3) points on the siderail using micrometer.\n11  Setup and Procedure"),(0,i.yg)("li",{parentName:"ol"},"1  Setup"),(0,i.yg)("li",{parentName:"ol"},"1.1  Warm up and calibrate the tensile tester according to the operation manual."),(0,i.yg)("li",{parentName:"ol"},"1.2  Set the \u201cW\u201d forming tool in the tensile tester."),(0,i.yg)("li",{parentName:"ol"},"1.3  Set the tensile tester in the push mode and adjust the force to 9800N."),(0,i.yg)("li",{parentName:"ol"},"2  Procedure"),(0,i.yg)("li",{parentName:"ol"},"2.1  Place the sample on the lower section of the \u201cW\u201d forming tool."),(0,i.yg)("li",{parentName:"ol"},"2.2  Lower the upper section of the \u201cW\u201d forming tool at the speed of 1 to 5 mm/min."),(0,i.yg)("li",{parentName:"ol"},"2.3  Raise up the upper section of the \u201cW\u201d forming tool and remove the sample carefully."),(0,i.yg)("li",{parentName:"ol"},"2.4  Repeat the test for the other samples."),(0,i.yg)("li",{parentName:"ol"},"3  Measurement"),(0,i.yg)("li",{parentName:"ol"},"3.1  Remove the leads from the bent sample by cutting at the cutting position.")),(0,i.yg)("p",null,"7 SEMI G65-96 \xa9 SEMI 1996, 2004\nNOTE 4:  Perform this operation carefully to avoid reforming\nthe leads.\n11. 3.2  Select two (2) leads from one sample.\n11. 3.3  Observe the outside surface of the lead and take\na    photograph    with    a    microscope    set    at    75\xd7\nmagnification.\n11. 3.4  Set the lead sample in a projector.\n11. 3.5  Project the picture of the sample on the screen.\n11. 3.6  Adjust the protractor to the picture and read the\nform angle.\n12   Calculation\n12. 1  Calculate the spring back value as follows:\n12. 1.1  Spring back = actual angle of sample - designed\nform angle\n12. 2  Calculate the average spring back value.\n12. 3  Round the result to one significant figure.\n13   Report\n13. 1  The     report     shall     contain     the     following\ninformation:\n13. 1.1  Leadframe   material   name,   lot   number,   and\nvendor\n13. 1.2  Average thickness (per Section 10.2)\n13. 1.3  Photograph  taken  using  75\xd7  magnification  (per\n11. 3.3)\n13. 1.4  List of observations (per Section 11.3.3)\nNOTE 5:  Classify  observation  results  as  crack,  orange  peel,\nand   good   according   to   their   definition   in   Section   4.   If\nrequired,   further   classification   should   be   agreed   between\ncustomer and vendor.\n13. 1.5  Spring   Back   Value   (per   Sections   11.3.4   to\n11. 3.6) \u2014 Average, minimum, maximum\n13. 1.6  Rejection  \u2014  The  limit  shall  be  agreed  between\nuser and supplier.\n14  Related Documents\n14. 1  SEMI Specification\nSEMI   G4   \u2014   Specification   for   Integrated   Circuit\nLeadframe   Materials   Used   in   the   Production   of\nStamped Leadframes\n14. 2  JIS Specifications\nJIS-Z-2248   \u2014   Method   of   Bend   Test   for   Metallic\nMaterials\nJIS-H-3130   \u2014   Copper   Beryllium   Alloy,   Phosphor\nBronze  and  Nickel  Silver  Sheets,  Plates,  and  Strips  for\nSprings\n14. 3  CES Specification\nM0002-6  \u2014  Test  Method  of  W  Bend  for  Metallic\nMaterials\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy publication of this standard, SEMI takes no position\nrespecting the validity of any patent rights or copyrights\nasserted  in  connection  with  any  item  mentioned  in  this\nstandard.    Users  of  this  standard  are  expressly  advised\nthat   determination   of   any   such   patent   rights   or\ncopyrights,  and  the  risk  of  infringement  of  such  rights,\nare entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"1 SEMI G66-96 \xa9 SEMI 1996, 2004\nSEMI G66-96 (Reapproved 1104)\nTEST METHOD FOR THE MEASUREMENT OF WATER ABSORPTION\nCHARACTERISTICS FOR SEMICONDUCTOR PLASTIC MOLDING\nCOMPOUNDS\nThis test method was technically approved by the Global Assembly & Packaging Committee and is the direct\nresponsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese  Regional\nStandards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be published\nNovember 2004. Originally published in 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  This  method  describes  a  procedure  for  measuring\nthe    water    absorption    rate    for    plastic    molding\ncompounds  and  provides  a  method  to  calculate  the\ndiffusion and solubility coefficients, which are required\nto simulate the water absorption characteristics.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This  method  may  be  applied  to  all  semiconductor\nplastic molding compounds."),(0,i.yg)("li",{parentName:"ol"},"2  This  method  may  be  used  to  characterize  molding\ncompounds in development."),(0,i.yg)("li",{parentName:"ol"},"3  Packaging   engineers   may   simulate   the   water\nabsorption   characteristics   and   their   significance   in\nrelation   to   package   cracks   at   soldering   by   using\ncalculated diffusion and solubility coefficients.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  None.\n4  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  Definitions"),(0,i.yg)("li",{parentName:"ol"},"1.1  diffusion  coefficient,  D  \u2014  the  diffusion  rate  of\nwater  into  a  molding  compound  (see  Appendix  1  and\nFigure 1)."),(0,i.yg)("li",{parentName:"ol"},"1.2  solubility   coefficients,   S   \u2014   ratio   of   saturated\nmoisture concentration in molding compounds to partial\npressure  of  moisture  in  environment  (see  Appendix  1\nand Figure 1).")),(0,i.yg)("p",null,"Figure 1\nConcept of Diffusion and Solubility Coefficients"),(0,i.yg)("p",null,"5  Summary of Method\n5. 1  This  method  is  based  on  the  measurement  of  the\nincrease   in   weight,   due   to   water   absorption,   after\nexposing the molding compound to a high-temperature,\nhigh-humidity environment.\n6  Equipment\n6. 1  Balance   \u2014   An   analytical   balance   capable   of\nreading 0.0001g.\n6. 2  High-Temperature    Chamber    \u2014    Capable    of\nmaintaining a uniform temperature of 125 \xb1 3\xb0C.\n6. 3  Temperature/Humidity   Chamber   \u2014   Capable   of\nmaintaining a uniform temperature of 85 \xb1 2\xb0C and 85\n\xb1 5% relative humidity.\n6. 4  Desiccator  (1)  \u2014  To  hold  specimens  during  cool-\ndown from high-temperature conditioning.\n6. 5  Desiccator (2) \u2014 This desiccator, with water in the\nbottom  rather  than  drying  compound,  is  to  hold  the\nspecimens after exposure to heat and humidity.\n6. 6  Mold for specimen preparation.\n7  Reagents and Materials\n7. 1  Deionized  Water  \u2014  Resistivity  \u2265  15M  ohm-cm  at\n25\xb0C"),(0,i.yg)("p",null,"SEMI G66-96 \xa9 SEMI 1996, 2004 2\n8  Sampling Plan\n8. 1  At  least  three  samples  shall  be  chosen  for  each\nmolding type for each test.\n9  Test Specimens\n9. 1  Test specimens are required as follows:\n9. 1.1  Specimens for diffusion area.\n9. 1.1.1  Diameter \u2014 50 \xb1 1 mm\n9. 1.1.2  Thickness \u2014 3 \xb1 0.2 mm\n9. 1.2  Specimens for saturated area.\n9. 1.2.1  Diameter \u2014 50 \xb1 1 mm\n9. 1.2.2  Thickness \u2014 1 \xb1 0.2 mm\n10  Equipment Set-Up\n10. 1  Refer to manufacturer\u2019s operation manuals.\n11  Procedure\n11. 1  Specimen Preparation\n11. 1.1  Prepare   the   specimens   by   molding   samples\nusing  the  specimen  mold  and  conditions  recommended\nby the molding compound manufacturer.\n11. 1.2  Post-mold  cure  the  specimens  to  recommended\nconditions using the high-temperature chamber.\n11. 2  Specimen Conditioning\n11. 2.1  Dry   the   specimens   at   125\xb0C   in   the   high-\ntemperature chamber for 24 hours minimum.\nNOTE 1:  If   the   samples   are   already   dry   (e.g.,   samples\ndirectly  from  post-mold  cure),  additional  conditioning  is  not\nrequired.\n11. 2.2  Place  the  specimens  in  the  desiccator  (1)  and\nallow to cool to room temperature.\n11. 2.3  Weigh the specimens to the nearest 0.0001g.\n11. 3  Water Absorption Exposure and Reconditioning\n11. 3.1  Diffusion Area\n11. 3.1.1  Place   the   conditioned   specimens   (3   mm\nthickness)  in  the  high-temperature/humidity  chamber\nset at 85\xb0C and 85% relative humidity for 24 \xb1 1 hours.\nNOTE 2:  The   specimens   should   be   placed   to   avoid   any\ncontact  with  each  other  and  with  the  walls  of  the  chamber,\ne.g. to use a holder or to place on a wire net.\n11. 3.1.2  Remove the specimens from the chamber and\nwipe  off  any  excess  water  from  the  surfaces  with  a\nclean cloth or absorbant paper.\n11. 3.1.3  Place  the  specimens  in  desiccator  (2)  and\nallow to cool to room temperature.\nNOTE 3:  The   specimens   should   be   placed   to   avoid   any\ncontact  with  each  other  and  with  the  walls  of  the  chamber\n(e.g., to use a holder or to place on a wire net).\n11. 3.1.4  Re-weigh the specimens to the nearest 0.0001\ng.\n11. 3.2  Saturated Area\n11. 3.2.1  Place   the   conditioned   specimens   (1   mm\nthickness)  in  the  high-temperature/humidity  chamber\nset  at  85\xb0C  and  85%  relative  humidity  for  168  \xb1  4\nhours.\nNOTE 4:  The   specimens   should   be   placed   to   avoid   any\ncontact  with  each  other  and  with  the  walls  of  the  chamber\n(e.g., to use a holder or to place on a wire net).\n11. 3.2.2  Remove the specimens from the chamber and\nwipe  off  any  excess  water  from  the  surfaces  with  a\nclean cloth or absorbant paper.\n11. 3.2.3  Place  the  specimens  in  desiccator  (2)  and\nallow to cool to room temperature.\nNOTE 5:  The   specimens   should   be   placed   to   avoid   any\ncontact  with  each  other  and  with  the  walls  of  the  chamber,\ne.g. to use a holder or to place on a wire net.\n11. 3.2.4  Re-weigh    the    specimens    to    the    nearest\n0. 0001g.\n12  Calculations\n12. 1  Water Absorption Rate \u2014 The rate is calculated as\nfollows:\n12. 1.1  Water absorption rate (wt%) = ( (M2 M1) /M1)\n\xd7 100 (1)\nWhere:\nM1 is the initial conditioned weight, and\nM2 is the reconditioned weight after exposure to\ntemperature/humidity\n12. 2  Diffusion and Solubility Coefficients\n12. 2.1  There are various methods to calculate diffusion\nand  solubility  coefficients.  See  Appendix  1  for  one  of\nthese methods.\n13  Report\n13. 1  The following information shall be reported:\n13. 1.1  Manufacturer   and   identification   of   molding\ncompound\n13. 1.2  Specimen sizes\n13. 1.3  Test conditions\n13. 1.4  Water absorption rate"),(0,i.yg)("p",null,"3 SEMI G66-96 \xa9 SEMI 1996, 2004\n13. 1.5  Date of test\n14  Related Documents\n14. 1  ASTM Specification\n1"),(0,i.yg)("p",null,"ASTM  D  570  \u2014  Standard  Test  Method  for  Water\nAbsorption of Plastic"),(0,i.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, Pennsylvania 19428-2959, USA.\nTelephone: 610.832.9585, Fax: 610.832.9555, Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org")),(0,i.yg)("p",null,"SEMI G66-96 \xa9 SEMI 1996, 2004 4\nAPPENDIX 1\nAPPLICATION NOTES \u2014 METHOD OF CALCULATION FOR\nDIFFUSION AND SOLUBILITY COEFFICIENT\nNOTICE:  The material in this appendix is an official part of SEMI G66 and was approved by full letter ballot\nprocedures.\nA1-1  Purpose\nA1-1.1  This  application  note  describes  a  method  for\ncalculating diffusion and solubility coefficients.\nA1-2  Solubility Coefficient, S\nA1-1.2  The solubility coefficient is given from the data\nof saturated area as follows:\nA1-1.2.1  S= M\ns\n\xd7 d / P \xd7 1000 (2)\nWhere:\nS = Solubility coefficient ((mg/cm\n3\n/ (kg/mm\n2\n))\nM =  Saturated  moisture  absorption  rate  (wt%)  (data\nfrom saturated area test)\nD = Density of specimen (g/cm\n3\n)\nP  =  Partial  pressure  of  moisture  in  environment  (Pa)\n(value at 85 C in this test)\nA1-3  Diffusion Coefficient, D\nA1-1.3  The  moisture  absorption  rate  in  resin  exposed\nfor   relatively   short   term   is   calculated   using   the\nfollowing equation based on Fick\u2019s formula:\nM\nt\n/ M\ns"),(0,i.yg)("p",null,'= 4\xd7{ (D\xd7 t) / (1\xd7\u03c0) }\n1/2\n(3)\nThen:\nD = 1\n2\n\xd7 M\nt\n2\n\xd7\u03c0 / (t \xd7 4\n2\n\xd7 M\ns\n2\n) (4)\nWhere:\nD = Diffusion coefficient (cm\n2\n/ h)\nt = Time of moisture absorption (h) (data from diffusion\narea test \u2014 24 hours)\nM\nt\n=  Moisture  absorption  rate  at  the  time  "t"  (wt%)\n(data from diffusion area test)\n1   =   Thickness   of   the   specimen   (cm)   (data   from\ndiffusion area test = 0.3 cm)\nM\n5\n=  Saturated  moisture  absorption  rate  (wt%)  (data  of\nsaturated area test)'),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy publication of this standard, SEMI takes no position\nrespecting the validity of any patent rights or copyrights\nasserted  in  connection  with  any  item  mentioned  in  this\nstandard.    Users  of  this  standard  are  expressly  advised\nthat   determination   of   any   such   patent   rights   or\ncopyrights,  and  the  risk  of  infringement  of  such  rights,\nare entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G67-0996 \xa9 SEMI 1996, 2004 1\nSEMI G67-0996 (Reapproved 1104)\nTEST METHOD FOR THE MEASUREMENT OF PARTICLE\nGENERATION FROM SHEET MATERIALS\nThis  test  method  was  technically  reapproved  by  the  Global  Assembly  &  Packaging  Committee  and  is  the\ndirect  responsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese\nRegional Standards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be\npublished November 2004. Originally published September 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    This  test  method  describes  a  procedure  to  measure\nparticles on sheet materials.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1      The   method   described   may   be   used   for   the\nmeasurement of particles on items such as:\n\u2022 Leadframe Interleaves,\n\u2022 Cleanroom Paper, and\n\u2022 Packing Material."),(0,i.yg)("li",{parentName:"ol"},"2      The   procedures   may   be   used   by   the   material\nmanufacturer  for  quality  control  or  by  a  customer  at\nincoming inspection.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  None.\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  None.\n5  Summary of Method"),(0,i.yg)("li",{parentName:"ol"},"1    The  method  is  based  on  measuring  a  background\nparticle  count  in  a  clean  enclosure  and  then  measuring\nthe  increased  particle  count  when  items  under  test  are\nsubmitted  to  handling  operations  likely  to  generate\nparticles.\n6  Interference"),(0,i.yg)("li",{parentName:"ol"},"1    Care  must  be  taken  to  avoid  contaminating  the\nclean bench when sheet materials are placed inside. All\nexternal  packaging  material  shall  be  removed  and  the\ninternal   packaging   shall   be   cleaned   by   appropriate\nmeans prior to placing inside the bench."),(0,i.yg)("li",{parentName:"ol"},"2    A  method  of  cutting  the  specimens  to  size,  if\nperformed,   must   not   add   to,   or   detract   from,   the\ncontamination levels on the sheet materials."),(0,i.yg)("li",{parentName:"ol"},"3    Care  must  be  taken  to  avoid  contaminating  the\nspecimens  from  the  human  body  and  clothes  when  the\nsheet materials are prepared for the test method.\n7  Equipment"),(0,i.yg)("li",{parentName:"ol"},"1  Particle Counter and Recorder"),(0,i.yg)("li",{parentName:"ol"},"2  Clean Bench with Full Gloves and a Dust Particle\nMeasurement Port \u2014 See Figure 1."),(0,i.yg)("li",{parentName:"ol"},"2.1    Air  flow  speed  in  the  clean  bench  should  be  0.6\nm/sec.")),(0,i.yg)("p",null,"Figure 1\nClean Bench Configuration\n8  Sampling\n8. 1    Sampling  plans  shall  be  agreed  between  user  and\nsupplier.\n9  Test Specimen\n9. 1  Specimen  size  shall  be  agreed  between  user  and\nsupplier.  It  is  recommended  that  a  152.4  mm  \xd7  203.2\nmm (6 \xd7 8 inches) test piece be used.\n10  Equipment Set-Up\n10. 1  The particle counter shall be set up with the probe\nin the clean bench. Calibrate the counter in accordance\nwith the equipment manufacturer's instructions."),(0,i.yg)("p",null,"SEMI G67-0996 \xa9 SEMI 1996, 2004 2\n10. 2  Allow the clean bench to come to equilibrium and\nperform a background particle count.\nNOTE  1:    Between  each  test,  allow  the  clean  bench  to  return\nto  a  stable  background  particle  count  before  proceeding  with\nthe next test.\nNOTE 2:  After    several    thousand    particles    have    been\nmeasured, the clean bench must be cleaned before making the\nnext measurement.\n11  Test Procedure\n11. 1  Place the items to be tested in the clean bench and\nallow  the  clean  bench  to  return  to  a  stable  background\nlevel for particle count.\n11. 2  Crumpling Test\n11. 2.1  Crumple a test specimen in gloved hands at the\nrate  of  one  (1)  crumple  every  fifteen  (15)  seconds  and\nrecord the maximum particle count.\n11. 2.2    Record  the  maximum  particle  count  and  the\ninitial background count.\n11. 3  Friction Test\n11. 3.1  Place two sheets of the material to be tested face\nto  face  and  rub  together  three  (3)  times  in  ten  (10)\nseconds.\n11. 3.2    Record  the  maximum  particle  count  and  the\ninitial background count.\n11. 4  Tearing and Crumpling Test\n11. 4.1    Tear  a  sheet  into  five  (5)  pieces  at  the  rate  of\none (1) tear every five (5) seconds. Crumple the pieces\nin  gloved  hands  at  the  rate  of  one  (1)  crumple  every\nfifteen (15) seconds.\n11. 4.2    Record  the  maximum  particle  count  and  the\ninitial background count.\n12  Calculations and Reporting Results\n12. 1      For   each   measurement   and   test   method   type,\ncalculate the particle count on the material under test as\nfollows:\n\u2022 Particle  Count  (no./m\n3\n)  =  (Measured  Count  from\neach test) - (Background Count)\n12. 2  Average the results for each test type.\n13  Report\nThe test report shall include the following items:\n\u2022 Material Designation under Test,\n\u2022 Manufacturer,\n\u2022 Shipping Lot Number,\n\u2022 Test Date,\n\u2022 Test  Conditions  \u2014  temperature,  humidity  in  the\nclean bench,\n\u2022 Particle Counter Sensitivity,\n\u2022 Test Time, and\n\u2022\nResults for Each Test Type in particles/m\n3\n."),(0,i.yg)("p",null,"NOTE  3:    If  the  test  is  performed  by  the  manufacturer,  some\nof these items may be replaced by in-house requirements such\nas manufacturer lot number."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.  These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"1 SEMI G68-0996 \xa9 SEMI 1996, 2004\nSEMI G68-0996 (Reapproved 1104)\nTEST METHOD FOR JUNCTION-TO-CASE THERMAL RESISTANCE\nMEASUREMENTS IN AIR ENVIRONMENT FOR SEMICONDUCTOR\nPACKAGES\nThis test method was technically approved by the Global Assembly & Packaging Committee and is the direct\nresponsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese  Regional\nStandards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be published\nNovember 2004. Originally published in 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  The purpose of this test is to determine the thermal\nresistance of semiconductor packages using thermal test\nchips.  This  test  method  deals  with  junction-to-case\nmeasurements of thermal resistance in air environment.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  The  results  of  this  test  method  are  used  to  obtain\nthe junction temperature."),(0,i.yg)("li",{parentName:"ol"},"2  The measurement results are usually different from\nthe   results   obtained   by   testing   in   the   fluid   bath\nenvironment described in SEMI G30 and SEMI G43."),(0,i.yg)("li",{parentName:"ol"},"3  This test method uses SI units.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitation"),(0,i.yg)("li",{parentName:"ol"},"1  This   method   applies   only   to   packages   whose\nsurface is wide enough to place a thermocouple.\n4  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI   G30   \u2014   Test   Method   for   Junction-to-Case\nThermal     Resistance     Measurements     of     Ceramic\nPackages\nSEMI  G32  \u2014  Guideline  for  Unencapsulated  Thermal\nTest Chip\nSEMI  G38  \u2014  Test  Method  for  Still-  and  Forced-Air\nJunction-to-Ambient             Thermal             Resistance\nMeasurements of Integrated Circuit Packages\nSEMI  G42  \u2014  Specification  for  Thermal  Test  Board\nStandardization   for   Measuring   Junction-to-Ambient\nThermal Resistance of Semiconductor Packages\nSEMI   G43   \u2014   Test   Method   for   Junction-to-Case\nThermal  Resistance  Measurements  of  Molded  Plastic\nPackages\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  Definitions"),(0,i.yg)("li",{parentName:"ol"},"1.1  The   following   definitions   and   symbols   shall\napply to this test:"),(0,i.yg)("li",{parentName:"ol"},"1.2  case     top     temperature     measured     in     air\nenvironment,  T\nt\n\u2014  in  \xb0C,  is  the  temperature  at  the\nspecified  accessible  reference  point  on  the  package  in\nmeasured in air environment.\nNOTE 1:  T\nC\ndefined in SEMI G43 is different from T\nt\n."),(0,i.yg)("li",{parentName:"ol"},"1.3  junction   temperature,   T\nj\n\u2014   in   \xb0C,   is   the\ntemperature   of   the   semiconductor   junction   on   the\nmicrocircuit  in  which  the  major  part  of  the  heat  is\ngenerated."),(0,i.yg)("li",{parentName:"ol"},"1.4  power  dissipation  P\nH\n\u2014  in  watt,  is  the  heating\npower   applied   to   the   device   causing   a   junction-to\nreference point temperature difference."),(0,i.yg)("li",{parentName:"ol"},"1.5  thermal  resistance  measured  in  air  environment,\njunction  to  package  surface,\n\u03a8\njt\n\u2014  in  \xb0C/watt,  is  the\ntemperature  difference  from  the  junction  to  the  center\npoint  on  the  package  divided  by  the  power  dissipation\nP\nH\n.\n6  Summary of Method"),(0,i.yg)("li",{parentName:"ol"},"1  A  thermocouple  is  attached  on  the  surface  of  the\npackage on the test board."),(0,i.yg)("li",{parentName:"ol"},"2  After the chip is heated, the junction temperature is\nmeasured  by  the  diode  in  the  test  chip.  The  surface\ntemperature  is  measured  in  an  air  environment  by  the\nthermocouple."),(0,i.yg)("li",{parentName:"ol"},"3  The     junction-to-case     thermal     resistance     is\ncalculated    using    the    case    temperature,    junction\ntemperature and power dissipation.")),(0,i.yg)("p",null,"SEMI G68-0996 \xa9 SEMI 1996, 2004 2\n7  Interference\n7. 1  It is recommended that an operator who is familiar\nwith the measuring system and test method conduct the\nactual measurement in order to obtain the best result.\n7. 2  The   procedure   for   attaching   the   thermocouple\ndescribed in Section 12.3 on the test package should be\nfollowed  in  order  to  obtain  the  accurate  measurement\nresult.\n8  Apparatus\n8. 1  Thermocouple\n8. 1.1  Material \u2014 Copper-constantan or equivalent.\n8. 1.2  Temperature Range \u2014 -100 to +300\xb0C.\n8. 1.3  Wire Size \u2014 No larger than AWG size 36.\n8. 1.4  The  Junction \u2014  Shall  be  welded  to  form  a  bead\nrather than soldered or twisted.\n8. 1.5   Accuracy \u2014 \xb1 0.5%.\n8. 2  Suitable  Electrical  Equipment \u2014  As  required  to\nprovide  controlled  levels  of  conditioning  power  and  to\nmake the specified measurements.\n8. 2.1  Resolution \u2014 50 \u03bcV and 5 \u03bcA.\n8. 3  Wind  Tunnel  (as  necessary)  \u2014  See  SEMI  G38  or\nequivalent.\n9  Materials\n9. 1  Test   Chip \u2014   Referred   to   in   SEMI   G32,   or\nequivalent.\n9. 2  Test   Board \u2014   Referred   to   in   SEMI   G42,   or\nequivalent.\n9. 3  Adhesive \u2014 Alpha Cyano-Acrylate.\n9. 4  Aluminum Foil \u2014 4 mm \xd7 4 mm.\n10  Setup\n10. 1  Warm      up      the      test      equipment      before\nmeasurements.\n11  Calibration\n11. 1\nCalibrate  the  equipment  in  accordance  with  the\noperation manual as necessary.\n12  Procedure\n12. 1  Preparation of Test Package\n12. 1.1  Prepare the semiconductor package in which the\ntest chip is mounted.\n12. 2  Assemble  the  package  on  the  test  board  using\nsolder.\n12. 3  Attach the Thermocouple\n12. 3.1  Apply   adhesive   on   the   center   point   of   the\npackage.\n12. 3.2  Place  the  thermocouple  and  aluminum  foil  on\nthe adhesive and press the aluminum foil using a finger\nin  order  to  attach  the  thermocouple  on  the  package\nsurface as close as possible.\n12. 4  Measure the thermal characteristic of the diode of\nthe test chip.\nNOTE 2:  It is recommended that the ambient temperature T\na"),(0,i.yg)("p",null,"is measured using the thermocouple.\n12. 5  Mount  the  test  board  in  a  test  socket  in  a  still-air\nenclosure or wind tunnel as necessary.\n12. 6  Heating Chip\n12. 6.1  Supply power to the chip.\n12. 6.2  Adjust   the   measurement   equipment   to   the\nmeasured  case  temperature  T\nt\nor  the  measured  power\nP\nH"),(0,i.yg)("p",null,"(package)\n.\nNOTE 3:  The   thermal   resistance   usually   depends   on   the\npower  dissipation  (see  Figure  1).  The  thermal  resistance  is\nvariable within a power and stable beyond the power.\n12. 7  Wait  until  the  thermal  characteristic  of  the  diode\nis stable.\n12. 8  Calculate the junction temperature T\nj\nby the diode\nthermal characteristics.\n12. 9  Measure   the   case   temperature   T\nt\nusing   the\nthermocouple and record the case temperature.\n12. 10  Record  the  voltage  and  the  current  in  order  to\nobtain the P\nH"),(0,i.yg)("p",null,"(package)\n.\n13  Calculation\n13. 1  The  thermal  resistance  of  the  package  can  be\ncalculated as follows:\n\u03a8\njt\n(\xb0C/watt) =\n(T\nj\n\u2014 T\nt\n) / P\nH"),(0,i.yg)("p",null,"(package)"),(0,i.yg)("p",null,"14  Report\n14. 1  The following details shall be reported:\na. Description of package.\nb. Description of test board.\nc. Power dissipation of test chip.\nd. Thermal resistance R\n\u03a8jt\nfor test condition."),(0,i.yg)("p",null,"3 SEMI G68-0996 \xa9 SEMI 1996, 2004"),(0,i.yg)("p",null,"Figure 1\nDependence of R\n\u03a8jt\non Power Dissipation"),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy publication of this standard, SEMI takes no position\nrespecting the validity of any patent rights or copyrights\nasserted  in  connection  with  any  item  mentioned  in  this\nstandard.    Users  of  this  standard  are  expressly  advised\nthat   determination   of   any   such   patent   rights   or\ncopyrights,  and  the  risk  of  infringement  of  such  rights,\nare entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"1 SEMI G69-0996 \xa9 SEMI 1996, 2004\nSEMI G69-0996 (Reapproved 1104)\nTEST METHOD FOR MEASUREMENT OF ADHESIVE STRENGTH\nBETWEEN LEADFRAMES AND MOLDING COMPOUNDS\nThis test method was technically approved by the Global Assembly & Packaging Committee and is the direct\nresponsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese  Regional\nStandards Committee on July 23, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2004; to be published\nNovember 2004. Originally published in 1996.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  This document describes procedures for measuring\nadhesive   strength   between   leadframes   and   molding\ncompounds for semiconductor packages."),(0,i.yg)("li",{parentName:"ol"},"2  The  procedures  include  shear  test,  pull  test,  and\nthree-point bending techniques.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This   document   may   be   used   on   all   types   of\nsemiconductor leadframe and molding compound."),(0,i.yg)("li",{parentName:"ol"},"2  The    methods    help    leadframe    manufacturers,\nmolding  compound  manufacturers  and  their  customers\nin evaluating leadframes, and molding compounds as a\nguideline."),(0,i.yg)("li",{parentName:"ol"},"3  The methods in this document use SI units.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  None.\n4  Summary of Method"),(0,i.yg)("li",{parentName:"ol"},"1  Shear   Method   \u2014   A   frustum-shaped   button   of\nmolding   compound   on   the   surface   of   a   leadframe\nsample  is  sheared  off  the  leadframe  surface  using  a\ntensile tester (see Figure 1)."),(0,i.yg)("li",{parentName:"ol"},"2  Pull  Method  \u2014  A  sample  of  leadframe  material\nmolded into the side of a block of a molding compound\nis pulled out using a tensile tester (see Figure 2)."),(0,i.yg)("li",{parentName:"ol"},"3  Three-Point     Bending     Method\n1\n\u2014     Molding\ncompound  is  molded  onto  the  surface  of  a  leadframe\nsample   such   that   part   of   the   leadframe   is   free   of")),(0,i.yg)("p",null,"1\nA.  Nishimura,  I.  Hirose  and  N.  Tanaka,  \u201cA  New  Method  for\nMeasuring  Adhesion  Strength  of  IC  Molding  Compounds\u201d,  ASME\nJournal of Electronic Packaging, Vol. 114, pp 407-412, 1992"),(0,i.yg)("p",null,"molding  compound  adherence  to  the  surface.  Using  a\nbending  technique,  the  adherent  molding  compound  is\ncracked away from the surface. This process is repeated\nfrom  both  sides  of  the  sample  in  order  to  calculate  the\ntrue adhesive strength (see Figure 3).\n5  Equipment\n5. 1  Tensile Tester\n5. 1.1  Measurement  Range  \u2014  Maximum  980  N  (100\nkgf)\n5. 1.2  Accuracy \u2014 \xb1 1%\n5. 1.3  Crosshead       Speed       \u2014       2\u201310       mm/min\n(recommended), constant speed.\n5. 1.4  Fixtures    suitable    for    holding    the    samples,\nshearing the molding compound, pulling the leadframe,\nand applying bending load.\n5. 2  Chart Recorder\n5. 3  Transfer  molding  machine  or  suitable  replacement\nthat  can  encapsulate  individual  samples  with  required\npressure and temperature.\n5. 4  Pre-Heater  \u2014  High  frequency  heater  for  molding\ncompounds.\n5. 5  Molds \u2014 Suitable to mold the samples as shown in\nFigures 1, 2, and 3.\n5. 6  Recirculating Air Oven \u2014 With controller in range\nof 170\u2013180\xb0C.\n5. 7  Equipment  to  pre-treat  the  leadframe  sample,  as\nrequired.\n5. 8  Ultrasonic   inspection   apparatus   for   three-point\nbending method.\n6  Configuration and Dimension of Sample\n6. 1  The   sample   configuration   and   dimensions   for\nmeasurement are shown in Figures 1, 2, and 3."),(0,i.yg)("p",null,"SEMI G69-0996 \xa9 SEMI 1996, 2004 2"),(0,i.yg)("p",null,"Figure 1\nSample for Shear Method"),(0,i.yg)("p",null,"Adhesive Area Leadframe Thickness Height of Molding Compound\n10 \xb1 0.5 mm\n2\n0. 254\u20130.125                                             mm\n(0.15 mm is recommended)\n3 \xb1 0.15 mm"),(0,i.yg)("p",null,"3 SEMI G69-0996 \xa9 SEMI 1996, 2004"),(0,i.yg)("p",null,"Figure 2\nSample for Pull Method"),(0,i.yg)("p",null,"Adhesive Area Molding Compound Sample Thickness\n16 \xb1 0.8 mm\n2\n(both sides) 3.5\u20134.0 mm (equivalent to DIP 16 300 mil)"),(0,i.yg)("p",null,"SEMI G69-0996 \xa9 SEMI 1996, 2004 4"),(0,i.yg)("p",null,"Figure 3\nSample for Three-Point Bending Method"),(0,i.yg)("p",null,"Molding                             Compound\nThickness t\np\n(mm)\nLeadframe Thickness\nt\na\n(mm)"),(0,i.yg)("p",null,"Span 2L (mm)\nPre-Crack\nLength a (mm)\nSample Width\nb (mm)\nStandard                                   1.5                                   0.25                                   45                                   10\u201315                                   6\nType A\n(for low adhesive strength)\n0. 8                                  0.2                                  35                                  8\u201310                                  4\nType B\n(for high temperature\nmeasurement)\n4                                   0.5                                   50                                   10\u201315                                   6\nOther Sample Types The following equations should be satisfied 2L \u2265 8 (t\np"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"t\na\n) and L - a \u2265 2 (t\np"),(0,i.yg)("li",{parentName:"ul"},"t\na\n)")),(0,i.yg)("p",null,"7  Sampling Plan\n7. 1  The  sampling  plan  shall  be  in  agreement  between  customer  and  vendor.  It  is  recommended  that  the  following\nminimum sample sizes are used:\n\u2022 Shear Method \u2014 Four (4) samples\n\u2022 Pull Method \u2014 Four (4) samples\n\u2022 Three-Point Bending Method \u2014 Three (3) samples in each direction\nNOTE 1:  Three-point bending method needs at least 2 samples to obtain adhesive strength.\n8  Materials\n8. 1  Leadframe or appropriated sample from strip meeting dimensions for test.\n8. 2  Molding compound\n9  Sample Preparation\n9. 1  Leadframe Sample Preparation\n9. 1.1  Process  the  leadframe  samples  through  the  various  cleaning  and  heat  cycles  that  would  be  normal  for  the\nleadframe under consideration as required.\nNOTE 2:  When  this  method  is  applied  to  copper  leadframes,  copper  oxide  on  the  surface  shall  be  considered  when  results  are\ninterpreted.\n9. 2  Clean and condition the molds to provide well formed samples as required.\n9. 3  Set the molds to the specified temperature and record the temperature."),(0,i.yg)("p",null,"5 SEMI G69-0996 \xa9 SEMI 1996, 2004\n9. 4  Set the transfer molding pressure, transfer time and\ncure   time   to   the   following   recommended   molding\nconditions.   If   the   condition   is   not   suitable   for   the\nmaterial,   the   condition   should   be   agreed   between\ncustomer and vendor.\nMolding condition\nCure temperature 170\u2013180\xb0C\nCure time 120 sec.\nMolding pressure 6.8\u20137.8 MPa (70\u201380 kgf/cm\n2\n)"),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5  Mold all the required samples.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6  Remove the samples from the molds.\nNOTE 3:  After removing the samples from the molds, natural\ncooling of the samples is recommended.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"7  Post   mold   cure   the   samples   at   the   following\nrecommended conditions.\nPost-cure condition\nTemperature\n175\n\xb1 5\xb0C\nTime                                      4\u20138                                      hours")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"8  Store    the    samples    and    record    the    storage\nconditions.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"9  Three-Point Bending Samples")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"9.1  In addition to the treatment mentioned in Section")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.1,  and  to  facilitate  cracking  during  the  three  point\nbending  method,  apply  a  thin  layer  of  mold  release  to\non end of the leadframe sample in order to form a \u201cpre-\ncrack\u201d  condition  (i.e.,  the  molding  compound  will  not\nadhere to this section of the sample, see Figure 3).\nNOTE 4:  It  is  recommended  that  toluen-based  thermosetting\nsilicone  be  used  as  a  mold  release  agent  to  prevent  molding\nprocess contamination.\n10  Calibration")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  Tensile Tester Calibration")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.1  Calibrate  the  tensile  tester  in  accordance  with\nthe manufacturer\u2019s instructions.\n11  Test Procedure")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  Shear Method")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.1  Attach  the  sample  to  the  tensile  test  such  that\nshear may be applied.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.2  Place   the   shear   tool   against   the   molding\ncompound  formation  and  initiate  a  load  at  a  constant\nspeed  between  2\u201310  mm/min  while  recording  the  load\nand displacement.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.3  Record the peak load before the sudden drop in\napplied  load  as  the  sample  shears  off  the  leadframe  or\nthe molding compound breaks.\nNOTE 5:  Disregard any results which have the appearance of\nsample   slipping   or   shear   tool   riding   over   the   molding\ncompound.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2  Pull Method")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.1  Attach  the  sample  to  the  tensile  tester  such  that\nthe   leadframe   may   be   pulled   out   of   the   molding\ncompound with a vertical pull action.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.2  Attach  the  pulling  grips  to  the  leadframe  and\ninitiate   a   load   at   a   constant   speed   between   2\u201310\nmm/min. while recording the load and displacement.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.3  Record the peak load before the sudden drop in\napplied  load  as  the  sample  is  pulled  from  the  molding\ncompound samples.\nNOTE 6:  Disregard any results which have the appearance of\nslippage of the sample or pulling grips.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3  Three-Point Bending Method")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3.1  Measurement of the pre-crack length")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3.1.1  Measure    the    pre-crack    length    using    an\nultrasonic inspection technique (see Figure 4).\nNOTE 7:  The  sample,  in  this  case,  is  placed  in  the  vessel\nwith the leadframe side up, and then secured with an adhesive\ntape  so  that  the  water  cannot  penetrate  into  the  interface  area\ncreated by the mold release."))),(0,i.yg)("p",null,"SEMI G69-0996 \xa9 SEMI 1996, 2004 6"),(0,i.yg)("p",null,"Figure 4\nMeasurement of Pre-Crack Length"),(0,i.yg)("ol",{start:11},(0,i.yg)("li",{parentName:"ol"},"3.2  Test Procedure"),(0,i.yg)("li",{parentName:"ol"},"3.2.1  Attach support fixture and load wedge to the tensile tester."),(0,i.yg)("li",{parentName:"ol"},"3.2.2  Place the sample on the support fixture with the molded side up (see Figure 5).\nNOTE 8:  The support fixture tool should be located at a constant distance from the tip of pre-crack for every measurement.")),(0,i.yg)("p",null,"Figure 5\nSample Setup"),(0,i.yg)("p",null,"Radius of support tool r\n1\n5\u20138                                                                              mm\nRadius of load wedge r\n2\n2\u20135                                                                              mm"),(0,i.yg)("ol",{start:11},(0,i.yg)("li",{parentName:"ol"},"3.2.3  Place  the  load  wedge  in  contact  with  the  molded  surface  and  initiate  the  loading  at  a  constant  speed\nbetween 2\u201310 mm/min while recording the load and displacement."),(0,i.yg)("li",{parentName:"ol"},"3.2.4  Record the peak load before the sudden drop in applied load."),(0,i.yg)("li",{parentName:"ol"},"3.2.5  Repeat the test with another sample which has the leadframe side up.")),(0,i.yg)("p",null,"7 SEMI G69-0996 \xa9 SEMI 1996, 2004\n12  Calculation\n12. 1  Shear and Pull Method\n12. 1.1  The adhesive strength is calculated as follows:\n12. 1.1.1  Adhesive Strength (N/mm\n2\n) = Peak Load (N)/Nominal Adhesive Area (mm\n2\n)\n12. 2  Three-Point Bending Method\n12. 2.1  Apparent Adhesive Strength \u2014 Apparent adhesive strength including residual stress, is calculated using the\nstress intensity factor K\ni\nas follows:\nK\ni\n=4\xd710\n\u22126\ncosh(\u03b5\u03c0)\nG\n\u03ba\np\n+1\n\u03bc\np"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"\u03ba\na\n+1\n\u03bc\na\nwhere\nG=3\n1\nt\np\n3\n\u0395\np\n+t\np\n3\n\u0395\na\n\u2212\nt\np\n\u0395\np\n+t\na\n\u0395\na\nk\n\u23a7\n\u23a8\n\u23aa\n\u23a9\n\u23aa\n\u23ab\n\u23ac\n\u23aa\n\u23ad\n\u23aa\nP\n2\na\n2\n2b\n2\nk=4t\np\nt\na\n\u0395\np\n\u0395\na\nt\np\n+t\na\n()\n2\n+t\np\n2\n\u0395\np\n+t\na\n2\n\u0395\na()\n2\n\u03b5=\n1\n2\n\u03c0\nln\n\u03ba\np\n\u03bc\np"),(0,i.yg)("li",{parentName:"ul"},"1\n\u03bc\na\n\u03ba\na\n\u03bc\na"),(0,i.yg)("li",{parentName:"ul"},"1\n\u03bc\np\n\u23a7\n\u23a8\n\u23aa\n\u23aa\n\u23a9\n\u23aa\n\u23aa\n\u23ab\n\u23ac\n\u23aa\n\u23aa\n\u23ad\n\u23aa\n\u23aa\n\u03ba\nj\n=3\u22124\u03bd\nj\n(j = p or a)\nP  :  Peak load (N)\na   :  Pre - crack length (m)\nb   :  Sample width (m)\nt\np\n:  Thickness of molding compound (m)\nt\na\n:  Thickness of leadframe (m)\n\u0395\np\n:  Young' s modulus of molding compound (Pa)\n\u0395\na\n:  Young' s modulus of leadframe (Pa)\n\u03bc\np\n:  Shear modulus of molding compound (Pa)\n\u03bc\na\n:  Shear modulus of leadframe (Pa)\n\u03bd\np\n:  Poisson' s ratio of molding compound\n\u03bd\na\n:  Poisson' s ratio of leadframe")))}h.isMDXComponent=!0}}]);