
AMS_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089d4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d8  08008b60  08008b60  00009b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009338  08009338  0000b234  2**0
                  CONTENTS
  4 .ARM          00000008  08009338  08009338  0000a338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009340  08009340  0000b234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009340  08009340  0000a340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009344  08009344  0000a344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  08009348  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  20000234  0800957c  0000b234  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a34  0800957c  0000ba34  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b234  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d2e  00000000  00000000  0000b25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032df  00000000  00000000  0001df8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f8  00000000  00000000  00021270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbc  00000000  00000000  00022468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020dc6  00000000  00000000  00023224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d53  00000000  00000000  00043fea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bee9f  00000000  00000000  00059d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118bdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c50  00000000  00000000  00118c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0011e870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000234 	.word	0x20000234
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b44 	.word	0x08008b44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000238 	.word	0x20000238
 80001c4:	08008b44 	.word	0x08008b44

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b968 	b.w	8000e28 <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9d08      	ldr	r5, [sp, #32]
 8000b76:	460c      	mov	r4, r1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d14e      	bne.n	8000c1a <__udivmoddi4+0xaa>
 8000b7c:	4694      	mov	ip, r2
 8000b7e:	458c      	cmp	ip, r1
 8000b80:	4686      	mov	lr, r0
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	d962      	bls.n	8000c4e <__udivmoddi4+0xde>
 8000b88:	b14a      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	4091      	lsls	r1, r2
 8000b90:	fa20 f303 	lsr.w	r3, r0, r3
 8000b94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b98:	4319      	orrs	r1, r3
 8000b9a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ba6:	fb07 1114 	mls	r1, r7, r4, r1
 8000baa:	fa1f f68c 	uxth.w	r6, ip
 8000bae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb6:	fb04 f106 	mul.w	r1, r4, r6
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	d90a      	bls.n	8000bd4 <__udivmoddi4+0x64>
 8000bbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bc6:	f080 8110 	bcs.w	8000dea <__udivmoddi4+0x27a>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 810d 	bls.w	8000dea <__udivmoddi4+0x27a>
 8000bd0:	3c02      	subs	r4, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	1a59      	subs	r1, r3, r1
 8000bd6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bda:	fb07 1110 	mls	r1, r7, r0, r1
 8000bde:	fb00 f606 	mul.w	r6, r0, r6
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bea:	429e      	cmp	r6, r3
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x94>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf6:	f080 80fa 	bcs.w	8000dee <__udivmoddi4+0x27e>
 8000bfa:	429e      	cmp	r6, r3
 8000bfc:	f240 80f7 	bls.w	8000dee <__udivmoddi4+0x27e>
 8000c00:	4463      	add	r3, ip
 8000c02:	3802      	subs	r0, #2
 8000c04:	2100      	movs	r1, #0
 8000c06:	1b9b      	subs	r3, r3, r6
 8000c08:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa6>
 8000c0e:	40d3      	lsrs	r3, r2
 8000c10:	2200      	movs	r2, #0
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xba>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb4>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x150>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xcc>
 8000c36:	4290      	cmp	r0, r2
 8000c38:	f0c0 80ee 	bcc.w	8000e18 <__udivmoddi4+0x2a8>
 8000c3c:	1a86      	subs	r6, r0, r2
 8000c3e:	eb64 0303 	sbc.w	r3, r4, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	2d00      	cmp	r5, #0
 8000c46:	d0e6      	beq.n	8000c16 <__udivmoddi4+0xa6>
 8000c48:	e9c5 6300 	strd	r6, r3, [r5]
 8000c4c:	e7e3      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c4e:	2a00      	cmp	r2, #0
 8000c50:	f040 808f 	bne.w	8000d72 <__udivmoddi4+0x202>
 8000c54:	eba1 040c 	sub.w	r4, r1, ip
 8000c58:	2101      	movs	r1, #1
 8000c5a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5e:	fa1f f78c 	uxth.w	r7, ip
 8000c62:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c66:	fb08 4416 	mls	r4, r8, r6, r4
 8000c6a:	fb07 f006 	mul.w	r0, r7, r6
 8000c6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c76:	4298      	cmp	r0, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x11c>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x11a>
 8000c84:	4298      	cmp	r0, r3
 8000c86:	f200 80cb 	bhi.w	8000e20 <__udivmoddi4+0x2b0>
 8000c8a:	4626      	mov	r6, r4
 8000c8c:	1a1c      	subs	r4, r3, r0
 8000c8e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c92:	fb08 4410 	mls	r4, r8, r0, r4
 8000c96:	fb00 f707 	mul.w	r7, r0, r7
 8000c9a:	fa1f f38e 	uxth.w	r3, lr
 8000c9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ca2:	429f      	cmp	r7, r3
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x148>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x146>
 8000cb0:	429f      	cmp	r7, r3
 8000cb2:	f200 80ae 	bhi.w	8000e12 <__udivmoddi4+0x2a2>
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	1bdb      	subs	r3, r3, r7
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x9c>
 8000cc0:	f1c1 0720 	rsb	r7, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cce:	fa24 f607 	lsr.w	r6, r4, r7
 8000cd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd6:	fbb6 f8f9 	udiv	r8, r6, r9
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	fb09 6618 	mls	r6, r9, r8, r6
 8000ce2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ce6:	408c      	lsls	r4, r1
 8000ce8:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cec:	fb08 f00e 	mul.w	r0, r8, lr
 8000cf0:	431c      	orrs	r4, r3
 8000cf2:	0c23      	lsrs	r3, r4, #16
 8000cf4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cf8:	4298      	cmp	r0, r3
 8000cfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x1a6>
 8000d00:	eb1c 0303 	adds.w	r3, ip, r3
 8000d04:	f108 36ff 	add.w	r6, r8, #4294967295
 8000d08:	f080 8081 	bcs.w	8000e0e <__udivmoddi4+0x29e>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	d97e      	bls.n	8000e0e <__udivmoddi4+0x29e>
 8000d10:	f1a8 0802 	sub.w	r8, r8, #2
 8000d14:	4463      	add	r3, ip
 8000d16:	1a1e      	subs	r6, r3, r0
 8000d18:	fbb6 f3f9 	udiv	r3, r6, r9
 8000d1c:	fb09 6613 	mls	r6, r9, r3, r6
 8000d20:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d24:	b2a4      	uxth	r4, r4
 8000d26:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x1d0>
 8000d2e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d32:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d36:	d266      	bcs.n	8000e06 <__udivmoddi4+0x296>
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d964      	bls.n	8000e06 <__udivmoddi4+0x296>
 8000d3c:	3b02      	subs	r3, #2
 8000d3e:	4464      	add	r4, ip
 8000d40:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d44:	fba0 8302 	umull	r8, r3, r0, r2
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	429c      	cmp	r4, r3
 8000d4e:	46c6      	mov	lr, r8
 8000d50:	461e      	mov	r6, r3
 8000d52:	d350      	bcc.n	8000df6 <__udivmoddi4+0x286>
 8000d54:	d04d      	beq.n	8000df2 <__udivmoddi4+0x282>
 8000d56:	b155      	cbz	r5, 8000d6e <__udivmoddi4+0x1fe>
 8000d58:	ebba 030e 	subs.w	r3, sl, lr
 8000d5c:	eb64 0406 	sbc.w	r4, r4, r6
 8000d60:	fa04 f707 	lsl.w	r7, r4, r7
 8000d64:	40cb      	lsrs	r3, r1
 8000d66:	431f      	orrs	r7, r3
 8000d68:	40cc      	lsrs	r4, r1
 8000d6a:	e9c5 7400 	strd	r7, r4, [r5]
 8000d6e:	2100      	movs	r1, #0
 8000d70:	e751      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000d72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d76:	f1c2 0320 	rsb	r3, r2, #32
 8000d7a:	40d9      	lsrs	r1, r3
 8000d7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d80:	fa20 f303 	lsr.w	r3, r0, r3
 8000d84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1110 	mls	r1, r8, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	431c      	orrs	r4, r3
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	0c23      	lsrs	r3, r4, #16
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb00 f107 	mul.w	r1, r0, r7
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x248>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dae:	d22c      	bcs.n	8000e0a <__udivmoddi4+0x29a>
 8000db0:	4299      	cmp	r1, r3
 8000db2:	d92a      	bls.n	8000e0a <__udivmoddi4+0x29a>
 8000db4:	3802      	subs	r0, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dbe:	fb08 3311 	mls	r3, r8, r1, r3
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb01 f307 	mul.w	r3, r1, r7
 8000dcc:	42a3      	cmp	r3, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x272>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000dd8:	d213      	bcs.n	8000e02 <__udivmoddi4+0x292>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d911      	bls.n	8000e02 <__udivmoddi4+0x292>
 8000dde:	3902      	subs	r1, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	1ae4      	subs	r4, r4, r3
 8000de4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000de8:	e73b      	b.n	8000c62 <__udivmoddi4+0xf2>
 8000dea:	4604      	mov	r4, r0
 8000dec:	e6f2      	b.n	8000bd4 <__udivmoddi4+0x64>
 8000dee:	4608      	mov	r0, r1
 8000df0:	e708      	b.n	8000c04 <__udivmoddi4+0x94>
 8000df2:	45c2      	cmp	sl, r8
 8000df4:	d2af      	bcs.n	8000d56 <__udivmoddi4+0x1e6>
 8000df6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dfa:	eb63 060c 	sbc.w	r6, r3, ip
 8000dfe:	3801      	subs	r0, #1
 8000e00:	e7a9      	b.n	8000d56 <__udivmoddi4+0x1e6>
 8000e02:	4631      	mov	r1, r6
 8000e04:	e7ed      	b.n	8000de2 <__udivmoddi4+0x272>
 8000e06:	4603      	mov	r3, r0
 8000e08:	e79a      	b.n	8000d40 <__udivmoddi4+0x1d0>
 8000e0a:	4630      	mov	r0, r6
 8000e0c:	e7d4      	b.n	8000db8 <__udivmoddi4+0x248>
 8000e0e:	46b0      	mov	r8, r6
 8000e10:	e781      	b.n	8000d16 <__udivmoddi4+0x1a6>
 8000e12:	4463      	add	r3, ip
 8000e14:	3802      	subs	r0, #2
 8000e16:	e74f      	b.n	8000cb8 <__udivmoddi4+0x148>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	e711      	b.n	8000c44 <__udivmoddi4+0xd4>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	e732      	b.n	8000c8c <__udivmoddi4+0x11c>
 8000e26:	bf00      	nop

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e40:	6839      	ldr	r1, [r7, #0]
 8000e42:	4803      	ldr	r0, [pc, #12]	@ (8000e50 <spi_write_array+0x24>)
 8000e44:	f003 fba9 	bl	800459a <HAL_SPI_Transmit>
}
 8000e48:	bf00      	nop
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	2000033c 	.word	0x2000033c

08000e54 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	607a      	str	r2, [r7, #4]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	460b      	mov	r3, r1
 8000e62:	72fb      	strb	r3, [r7, #11]
 8000e64:	4613      	mov	r3, r2
 8000e66:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000e68:	7afb      	ldrb	r3, [r7, #11]
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e70:	68f9      	ldr	r1, [r7, #12]
 8000e72:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <spi_write_read+0x3c>)
 8000e74:	f003 fb91 	bl	800459a <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000e78:	7abb      	ldrb	r3, [r7, #10]
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	4803      	ldr	r0, [pc, #12]	@ (8000e90 <spi_write_read+0x3c>)
 8000e84:	f003 fccc 	bl	8004820 <HAL_SPI_Receive>

}
 8000e88:	bf00      	nop
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	2000033c 	.word	0x2000033c

08000e94 <LTC6811_initialize>:
uint8_t wakeup = 0x00;

/*@brief Initializes all command variables
 */
void LTC6811_initialize()
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f000 f81f 	bl	8000ee8 <set_adc>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <wakeup_idle>:

void wakeup_idle()
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eba:	4808      	ldr	r0, [pc, #32]	@ (8000edc <wakeup_idle+0x2c>)
 8000ebc:	f002 fd90 	bl	80039e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	4906      	ldr	r1, [pc, #24]	@ (8000ee0 <wakeup_idle+0x30>)
 8000ec6:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <wakeup_idle+0x34>)
 8000ec8:	f003 fb67 	bl	800459a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed2:	4802      	ldr	r0, [pc, #8]	@ (8000edc <wakeup_idle+0x2c>)
 8000ed4:	f002 fd84 	bl	80039e0 <HAL_GPIO_WritePin>
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40020000 	.word	0x40020000
 8000ee0:	20000256 	.word	0x20000256
 8000ee4:	2000033c 	.word	0x2000033c

08000ee8 <set_adc>:
			|-----------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
			|ADCV:	    |   0   |   1   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[2] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000ee8:	b490      	push	{r4, r7}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4604      	mov	r4, r0
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	4611      	mov	r1, r2
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4623      	mov	r3, r4
 8000ef8:	71fb      	strb	r3, [r7, #7]
 8000efa:	4603      	mov	r3, r0
 8000efc:	71bb      	strb	r3, [r7, #6]
 8000efe:	460b      	mov	r3, r1
 8000f00:	717b      	strb	r3, [r7, #5]
 8000f02:	4613      	mov	r3, r2
 8000f04:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	105b      	asrs	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <set_adc+0x94>)
 8000f1c:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	01db      	lsls	r3, r3, #7
 8000f22:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000f24:	79bb      	ldrb	r3, [r7, #6]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	797b      	ldrb	r3, [r7, #5]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <set_adc+0x94>)
 8000f3e:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	105b      	asrs	r3, r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f043 0304 	orr.w	r3, r3, #4
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <set_adc+0x98>)
 8000f56:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	01db      	lsls	r3, r3, #7
 8000f5c:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000f5e:	7bfa      	ldrb	r2, [r7, #15]
 8000f60:	793b      	ldrb	r3, [r7, #4]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4b04      	ldr	r3, [pc, #16]	@ (8000f80 <set_adc+0x98>)
 8000f6e:	705a      	strb	r2, [r3, #1]
  md_bits = (MD & 0x02) >> 1;
  ADSTAT[0] = md_bits | 0x04;
  md_bits = (MD & 0x01) << 7;
  ADSTAT[1] = md_bits | 0x68 | CHST;
  */
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc90      	pop	{r4, r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000250 	.word	0x20000250
 8000f80:	20000254 	.word	0x20000254

08000f84 <LTC6811_adcv>:
 | CH     | Determines which cell channels are converted |
 | DCP    | Determines if Discharge is Permitted	     |

***********************************************************************************************/
void LTC6811_adcv()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADCV[0];
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADCV[1];
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f92:	785b      	ldrb	r3, [r3, #1]
 8000f94:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADCV);
 8000f96:	4918      	ldr	r1, [pc, #96]	@ (8000ff8 <LTC6811_adcv+0x74>)
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f000 fb07 	bl	80015ac <pec15_calc>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8000fa2:	88fb      	ldrh	r3, [r7, #6]
 8000fa4:	0a1b      	lsrs	r3, r3, #8
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8000fb2:	f7ff ff7d 	bl	8000eb0 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fbc:	480f      	ldr	r0, [pc, #60]	@ (8000ffc <LTC6811_adcv+0x78>)
 8000fbe:	f002 fd0f 	bl	80039e0 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	2004      	movs	r0, #4
 8000fc8:	f7ff ff30 	bl	8000e2c <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	480a      	ldr	r0, [pc, #40]	@ (8000ffc <LTC6811_adcv+0x78>)
 8000fd4:	f002 fd04 	bl	80039e0 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000fd8:	2301      	movs	r3, #1
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4908      	ldr	r1, [pc, #32]	@ (8001000 <LTC6811_adcv+0x7c>)
 8000fde:	4809      	ldr	r0, [pc, #36]	@ (8001004 <LTC6811_adcv+0x80>)
 8000fe0:	f003 fadb 	bl	800459a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	4905      	ldr	r1, [pc, #20]	@ (8001000 <LTC6811_adcv+0x7c>)
 8000fea:	4806      	ldr	r0, [pc, #24]	@ (8001004 <LTC6811_adcv+0x80>)
 8000fec:	f003 fad5 	bl	800459a <HAL_SPI_Transmit>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000250 	.word	0x20000250
 8000ffc:	40020000 	.word	0x40020000
 8001000:	20000256 	.word	0x20000256
 8001004:	2000033c 	.word	0x2000033c

08001008 <LTC6811_adax>:
 | MD     | Determines the filter corner of the ADC      |
 | CHG    | Determines which GPIO channels are converted |

*********************************************************************************************************/
void LTC6811_adax()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;

	//1
	cmd[0] = ADAX[0];
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <LTC6811_adax+0x74>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX[1];
 8001014:	4b19      	ldr	r3, [pc, #100]	@ (800107c <LTC6811_adax+0x74>)
 8001016:	785b      	ldrb	r3, [r3, #1]
 8001018:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADAX);
 800101a:	4918      	ldr	r1, [pc, #96]	@ (800107c <LTC6811_adax+0x74>)
 800101c:	2002      	movs	r0, #2
 800101e:	f000 fac5 	bl	80015ac <pec15_calc>
 8001022:	4603      	mov	r3, r0
 8001024:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	0a1b      	lsrs	r3, r3, #8
 800102a:	b29b      	uxth	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 8001036:	f7ff ff3b 	bl	8000eb0 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001040:	480f      	ldr	r0, [pc, #60]	@ (8001080 <LTC6811_adax+0x78>)
 8001042:	f002 fccd 	bl	80039e0 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	2004      	movs	r0, #4
 800104c:	f7ff feee 	bl	8000e2c <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001056:	480a      	ldr	r0, [pc, #40]	@ (8001080 <LTC6811_adax+0x78>)
 8001058:	f002 fcc2 	bl	80039e0 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800105c:	2301      	movs	r3, #1
 800105e:	2201      	movs	r2, #1
 8001060:	4908      	ldr	r1, [pc, #32]	@ (8001084 <LTC6811_adax+0x7c>)
 8001062:	4809      	ldr	r0, [pc, #36]	@ (8001088 <LTC6811_adax+0x80>)
 8001064:	f003 fa99 	bl	800459a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8001068:	2301      	movs	r3, #1
 800106a:	2201      	movs	r2, #1
 800106c:	4905      	ldr	r1, [pc, #20]	@ (8001084 <LTC6811_adax+0x7c>)
 800106e:	4806      	ldr	r0, [pc, #24]	@ (8001088 <LTC6811_adax+0x80>)
 8001070:	f003 fa93 	bl	800459a <HAL_SPI_Transmit>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000254 	.word	0x20000254
 8001080:	40020000 	.word	0x40020000
 8001084:	20000256 	.word	0x20000256
 8001088:	2000033c 	.word	0x2000033c

0800108c <LTC6811_wrcfg>:


void LTC6811_wrcfg(uint8_t nIC, uint8_t config [][6])

{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 8001098:	2306      	movs	r3, #6
 800109a:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * nIC);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	3304      	adds	r3, #4
 80010a4:	74fb      	strb	r3, [r7, #19]

	uint16_t temp_pec;
	uint8_t current_ic;
	uint8_t WRCFG_index = 4;
 80010a6:	2304      	movs	r3, #4
 80010a8:	75bb      	strb	r3, [r7, #22]
	uint8_t *WRCFG;


	WRCFG = (uint8_t *)malloc(CMD_LEN * sizeof(uint8_t));
 80010aa:	7cfb      	ldrb	r3, [r7, #19]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f004 feb5 	bl	8005e1c <malloc>
 80010b2:	4603      	mov	r3, r0
 80010b4:	60fb      	str	r3, [r7, #12]

	for(current_ic = 0; current_ic < nIC; current_ic++)
 80010b6:	2300      	movs	r3, #0
 80010b8:	75fb      	strb	r3, [r7, #23]
 80010ba:	e03f      	b.n	800113c <LTC6811_wrcfg+0xb0>
	{
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80010bc:	2300      	movs	r3, #0
 80010be:	757b      	strb	r3, [r7, #21]
 80010c0:	e013      	b.n	80010ea <LTC6811_wrcfg+0x5e>
		{
			WRCFG[WRCFG_index] = config[current_ic][current_byte];
 80010c2:	7dfa      	ldrb	r2, [r7, #23]
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	461a      	mov	r2, r3
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	1899      	adds	r1, r3, r2
 80010d2:	7d7a      	ldrb	r2, [r7, #21]
 80010d4:	7dbb      	ldrb	r3, [r7, #22]
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	4403      	add	r3, r0
 80010da:	5c8a      	ldrb	r2, [r1, r2]
 80010dc:	701a      	strb	r2, [r3, #0]
			WRCFG_index++;
 80010de:	7dbb      	ldrb	r3, [r7, #22]
 80010e0:	3301      	adds	r3, #1
 80010e2:	75bb      	strb	r3, [r7, #22]
		for(uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80010e4:	7d7b      	ldrb	r3, [r7, #21]
 80010e6:	3301      	adds	r3, #1
 80010e8:	757b      	strb	r3, [r7, #21]
 80010ea:	7d7a      	ldrb	r2, [r7, #21]
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d3e7      	bcc.n	80010c2 <LTC6811_wrcfg+0x36>
		}

		temp_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &config[current_ic][0]);
 80010f2:	7dfa      	ldrb	r2, [r7, #23]
 80010f4:	4613      	mov	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	4413      	add	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	4413      	add	r3, r2
 8001102:	461a      	mov	r2, r3
 8001104:	7d3b      	ldrb	r3, [r7, #20]
 8001106:	4611      	mov	r1, r2
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fa4f 	bl	80015ac <pec15_calc>
 800110e:	4603      	mov	r3, r0
 8001110:	817b      	strh	r3, [r7, #10]
		WRCFG[WRCFG_index] = (uint8_t)(temp_pec >> 8);
 8001112:	897b      	ldrh	r3, [r7, #10]
 8001114:	0a1b      	lsrs	r3, r3, #8
 8001116:	b299      	uxth	r1, r3
 8001118:	7dbb      	ldrb	r3, [r7, #22]
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	4413      	add	r3, r2
 800111e:	b2ca      	uxtb	r2, r1
 8001120:	701a      	strb	r2, [r3, #0]
		WRCFG[WRCFG_index + 1] = (uint8_t)temp_pec;
 8001122:	7dbb      	ldrb	r3, [r7, #22]
 8001124:	3301      	adds	r3, #1
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	4413      	add	r3, r2
 800112a:	897a      	ldrh	r2, [r7, #10]
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	701a      	strb	r2, [r3, #0]
		WRCFG_index += 2;
 8001130:	7dbb      	ldrb	r3, [r7, #22]
 8001132:	3302      	adds	r3, #2
 8001134:	75bb      	strb	r3, [r7, #22]
	for(current_ic = 0; current_ic < nIC; current_ic++)
 8001136:	7dfb      	ldrb	r3, [r7, #23]
 8001138:	3301      	adds	r3, #1
 800113a:	75fb      	strb	r3, [r7, #23]
 800113c:	7dfa      	ldrb	r2, [r7, #23]
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	429a      	cmp	r2, r3
 8001142:	d3bb      	bcc.n	80010bc <LTC6811_wrcfg+0x30>
	}

	wakeup_idle();
 8001144:	f7ff feb4 	bl	8000eb0 <wakeup_idle>

	for(current_ic = 0; current_ic < nIC; current_ic++)
 8001148:	2300      	movs	r3, #0
 800114a:	75fb      	strb	r3, [r7, #23]
 800114c:	e045      	b.n	80011da <LTC6811_wrcfg+0x14e>
	{
	    WRCFG[0] = 0x80 + (current_ic << 3); //Setting address
 800114e:	7dfb      	ldrb	r3, [r7, #23]
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	3b80      	subs	r3, #128	@ 0x80
 8001156:	b2da      	uxtb	r2, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	701a      	strb	r2, [r3, #0]
	    WRCFG[1] = 0x01;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	3301      	adds	r3, #1
 8001160:	2201      	movs	r2, #1
 8001162:	701a      	strb	r2, [r3, #0]
	    temp_pec = pec15_calc(2, WRCFG);
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	2002      	movs	r0, #2
 8001168:	f000 fa20 	bl	80015ac <pec15_calc>
 800116c:	4603      	mov	r3, r0
 800116e:	817b      	strh	r3, [r7, #10]
	    WRCFG[2] = (uint8_t)(temp_pec >> 8);
 8001170:	897b      	ldrh	r3, [r7, #10]
 8001172:	0a1b      	lsrs	r3, r3, #8
 8001174:	b29a      	uxth	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	3302      	adds	r3, #2
 800117a:	b2d2      	uxtb	r2, r2
 800117c:	701a      	strb	r2, [r3, #0]
	    WRCFG[3] = (uint8_t)(temp_pec);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3303      	adds	r3, #3
 8001182:	897a      	ldrh	r2, [r7, #10]
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800118e:	4817      	ldr	r0, [pc, #92]	@ (80011ec <LTC6811_wrcfg+0x160>)
 8001190:	f002 fc26 	bl	80039e0 <HAL_GPIO_WritePin>
		spi_write_array(4, WRCFG);
 8001194:	68f9      	ldr	r1, [r7, #12]
 8001196:	2004      	movs	r0, #4
 8001198:	f7ff fe48 	bl	8000e2c <spi_write_array>
		spi_write_array(8, &WRCFG[4 + (8 * current_ic)]);
 800119c:	7dfb      	ldrb	r3, [r7, #23]
 800119e:	00db      	lsls	r3, r3, #3
 80011a0:	3304      	adds	r3, #4
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	2008      	movs	r0, #8
 80011ac:	f7ff fe3e 	bl	8000e2c <spi_write_array>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80011b0:	2201      	movs	r2, #1
 80011b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b6:	480d      	ldr	r0, [pc, #52]	@ (80011ec <LTC6811_wrcfg+0x160>)
 80011b8:	f002 fc12 	bl	80039e0 <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80011bc:	2301      	movs	r3, #1
 80011be:	2201      	movs	r2, #1
 80011c0:	490b      	ldr	r1, [pc, #44]	@ (80011f0 <LTC6811_wrcfg+0x164>)
 80011c2:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <LTC6811_wrcfg+0x168>)
 80011c4:	f003 f9e9 	bl	800459a <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80011c8:	2301      	movs	r3, #1
 80011ca:	2201      	movs	r2, #1
 80011cc:	4908      	ldr	r1, [pc, #32]	@ (80011f0 <LTC6811_wrcfg+0x164>)
 80011ce:	4809      	ldr	r0, [pc, #36]	@ (80011f4 <LTC6811_wrcfg+0x168>)
 80011d0:	f003 f9e3 	bl	800459a <HAL_SPI_Transmit>
	for(current_ic = 0; current_ic < nIC; current_ic++)
 80011d4:	7dfb      	ldrb	r3, [r7, #23]
 80011d6:	3301      	adds	r3, #1
 80011d8:	75fb      	strb	r3, [r7, #23]
 80011da:	7dfa      	ldrb	r2, [r7, #23]
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	429a      	cmp	r2, r3
 80011e0:	d3b5      	bcc.n	800114e <LTC6811_wrcfg+0xc2>

	}
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40020000 	.word	0x40020000
 80011f0:	20000256 	.word	0x20000256
 80011f4:	2000033c 	.word	0x2000033c

080011f8 <LTC6811_rdcv>:
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
}
*/

uint8_t LTC6811_rdcv(uint8_t reg, uint8_t nIC, uint16_t cell_codes[][12])
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	603a      	str	r2, [r7, #0]
 8001202:	71fb      	strb	r3, [r7, #7]
 8001204:	460b      	mov	r3, r1
 8001206:	71bb      	strb	r3, [r7, #6]
	const uint8_t NUM_RX_BYT = 8;
 8001208:	2308      	movs	r3, #8
 800120a:	76bb      	strb	r3, [r7, #26]
	const uint8_t BYT_IN_REG = 6;
 800120c:	2306      	movs	r3, #6
 800120e:	767b      	strb	r3, [r7, #25]
	const uint8_t CELL_IN_REG = 3;
 8001210:	2303      	movs	r3, #3
 8001212:	763b      	strb	r3, [r7, #24]

	uint8_t pec_error = 0; //pec Error wenn -1
 8001214:	2300      	movs	r3, #0
 8001216:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	77bb      	strb	r3, [r7, #30]
	uint8_t *cell_data;
	cell_data = (uint8_t *)malloc((NUM_RX_BYT * nIC) * sizeof(uint8_t));
 800121c:	7ebb      	ldrb	r3, [r7, #26]
 800121e:	79ba      	ldrb	r2, [r7, #6]
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	4618      	mov	r0, r3
 8001226:	f004 fdf9 	bl	8005e1c <malloc>
 800122a:	4603      	mov	r3, r0
 800122c:	617b      	str	r3, [r7, #20]

	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 800122e:	2301      	movs	r3, #1
 8001230:	777b      	strb	r3, [r7, #29]
 8001232:	e066      	b.n	8001302 <LTC6811_rdcv+0x10a>
	{
		data_counter = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdcv_reg(cell_reg, nIC, cell_data);
 8001238:	79b9      	ldrb	r1, [r7, #6]
 800123a:	7f7b      	ldrb	r3, [r7, #29]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f86a 	bl	8001318 <LTC6811_rdcv_reg>

		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 8001244:	2300      	movs	r3, #0
 8001246:	773b      	strb	r3, [r7, #28]
 8001248:	e054      	b.n	80012f4 <LTC6811_rdcv+0xfc>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 800124a:	2300      	movs	r3, #0
 800124c:	76fb      	strb	r3, [r7, #27]
 800124e:	e026      	b.n	800129e <LTC6811_rdcv+0xa6>
			{
				uint16_t parsed_cell = cell_data[data_counter] | (cell_data[data_counter + 1] << 8);
 8001250:	7fbb      	ldrb	r3, [r7, #30]
 8001252:	697a      	ldr	r2, [r7, #20]
 8001254:	4413      	add	r3, r2
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b21a      	sxth	r2, r3
 800125a:	7fbb      	ldrb	r3, [r7, #30]
 800125c:	3301      	adds	r3, #1
 800125e:	6979      	ldr	r1, [r7, #20]
 8001260:	440b      	add	r3, r1
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	81fb      	strh	r3, [r7, #14]
				cell_codes[current_ic][current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800126e:	7f3a      	ldrb	r2, [r7, #28]
 8001270:	4613      	mov	r3, r2
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	4413      	add	r3, r2
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	461a      	mov	r2, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	4413      	add	r3, r2
 800127e:	7ef9      	ldrb	r1, [r7, #27]
 8001280:	7f7a      	ldrb	r2, [r7, #29]
 8001282:	3a01      	subs	r2, #1
 8001284:	7e38      	ldrb	r0, [r7, #24]
 8001286:	fb00 f202 	mul.w	r2, r0, r2
 800128a:	440a      	add	r2, r1
 800128c:	89f9      	ldrh	r1, [r7, #14]
 800128e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				data_counter = data_counter + 2;
 8001292:	7fbb      	ldrb	r3, [r7, #30]
 8001294:	3302      	adds	r3, #2
 8001296:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001298:	7efb      	ldrb	r3, [r7, #27]
 800129a:	3301      	adds	r3, #1
 800129c:	76fb      	strb	r3, [r7, #27]
 800129e:	7efa      	ldrb	r2, [r7, #27]
 80012a0:	7e3b      	ldrb	r3, [r7, #24]
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d3d4      	bcc.n	8001250 <LTC6811_rdcv+0x58>
			}
			received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter + 1];
 80012a6:	7fbb      	ldrb	r3, [r7, #30]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	4413      	add	r3, r2
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	7fba      	ldrb	r2, [r7, #30]
 80012b4:	3201      	adds	r2, #1
 80012b6:	6979      	ldr	r1, [r7, #20]
 80012b8:	440a      	add	r2, r1
 80012ba:	7812      	ldrb	r2, [r2, #0]
 80012bc:	4413      	add	r3, r2
 80012be:	827b      	strh	r3, [r7, #18]
			data_pec = pec15_calc(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 80012c0:	7f3b      	ldrb	r3, [r7, #28]
 80012c2:	7eba      	ldrb	r2, [r7, #26]
 80012c4:	fb02 f303 	mul.w	r3, r2, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	441a      	add	r2, r3
 80012ce:	7e7b      	ldrb	r3, [r7, #25]
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f96a 	bl	80015ac <pec15_calc>
 80012d8:	4603      	mov	r3, r0
 80012da:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 80012dc:	8a7a      	ldrh	r2, [r7, #18]
 80012de:	8a3b      	ldrh	r3, [r7, #16]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d001      	beq.n	80012e8 <LTC6811_rdcv+0xf0>
			{
			  pec_error = -1;
 80012e4:	23ff      	movs	r3, #255	@ 0xff
 80012e6:	77fb      	strb	r3, [r7, #31]
			}
			data_counter = data_counter + 2;
 80012e8:	7fbb      	ldrb	r3, [r7, #30]
 80012ea:	3302      	adds	r3, #2
 80012ec:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 80012ee:	7f3b      	ldrb	r3, [r7, #28]
 80012f0:	3301      	adds	r3, #1
 80012f2:	773b      	strb	r3, [r7, #28]
 80012f4:	7f3a      	ldrb	r2, [r7, #28]
 80012f6:	79bb      	ldrb	r3, [r7, #6]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d3a6      	bcc.n	800124a <LTC6811_rdcv+0x52>
	for(uint8_t cell_reg = 1; cell_reg < 5; cell_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80012fc:	7f7b      	ldrb	r3, [r7, #29]
 80012fe:	3301      	adds	r3, #1
 8001300:	777b      	strb	r3, [r7, #29]
 8001302:	7f7b      	ldrb	r3, [r7, #29]
 8001304:	2b04      	cmp	r3, #4
 8001306:	d995      	bls.n	8001234 <LTC6811_rdcv+0x3c>
		}
	}

	free(cell_data);
 8001308:	6978      	ldr	r0, [r7, #20]
 800130a:	f004 fd8f 	bl	8005e2c <free>
	return(pec_error);
 800130e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <LTC6811_rdcv_reg>:

void LTC6811_rdcv_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	603a      	str	r2, [r7, #0]
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	460b      	mov	r3, r1
 8001326:	71bb      	strb	r3, [r7, #6]
	uint8_t RDCV[4];
	uint16_t temp_pec;

	switch(reg){
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	3b01      	subs	r3, #1
 800132c:	2b03      	cmp	r3, #3
 800132e:	d817      	bhi.n	8001360 <LTC6811_rdcv_reg+0x48>
 8001330:	a201      	add	r2, pc, #4	@ (adr r2, 8001338 <LTC6811_rdcv_reg+0x20>)
 8001332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001336:	bf00      	nop
 8001338:	08001349 	.word	0x08001349
 800133c:	0800134f 	.word	0x0800134f
 8001340:	08001355 	.word	0x08001355
 8001344:	0800135b 	.word	0x0800135b
		case 1: RDCV[1] = 0x04; break;
 8001348:	2304      	movs	r3, #4
 800134a:	727b      	strb	r3, [r7, #9]
 800134c:	e008      	b.n	8001360 <LTC6811_rdcv_reg+0x48>
		case 2: RDCV[1] = 0x06; break;
 800134e:	2306      	movs	r3, #6
 8001350:	727b      	strb	r3, [r7, #9]
 8001352:	e005      	b.n	8001360 <LTC6811_rdcv_reg+0x48>
		case 3: RDCV[1] = 0x08; break;
 8001354:	2308      	movs	r3, #8
 8001356:	727b      	strb	r3, [r7, #9]
 8001358:	e002      	b.n	8001360 <LTC6811_rdcv_reg+0x48>
		case 4: RDCV[1] = 0x0a; break;
 800135a:	230a      	movs	r3, #10
 800135c:	727b      	strb	r3, [r7, #9]
 800135e:	bf00      	nop
	}

	wakeup_idle();
 8001360:	f7ff fda6 	bl	8000eb0 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]
 8001368:	e02f      	b.n	80013ca <LTC6811_rdcv_reg+0xb2>
    {
    	RDCV[0] = 0x80 + (current_ic << 3);
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	3b80      	subs	r3, #128	@ 0x80
 8001372:	b2db      	uxtb	r3, r3
 8001374:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDCV);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	4619      	mov	r1, r3
 800137c:	2002      	movs	r0, #2
 800137e:	f000 f915 	bl	80015ac <pec15_calc>
 8001382:	4603      	mov	r3, r0
 8001384:	81bb      	strh	r3, [r7, #12]
        RDCV[2] = (uint8_t)(temp_pec >> 8);
 8001386:	89bb      	ldrh	r3, [r7, #12]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	b29b      	uxth	r3, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	72bb      	strb	r3, [r7, #10]
        RDCV[3] = (uint8_t)(temp_pec);
 8001390:	89bb      	ldrh	r3, [r7, #12]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800139c:	480f      	ldr	r0, [pc, #60]	@ (80013dc <LTC6811_rdcv_reg+0xc4>)
 800139e:	f002 fb1f 	bl	80039e0 <HAL_GPIO_WritePin>
        spi_write_read(RDCV, 4, &data[current_ic * 8], 8);
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	461a      	mov	r2, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	441a      	add	r2, r3
 80013ac:	f107 0008 	add.w	r0, r7, #8
 80013b0:	2308      	movs	r3, #8
 80013b2:	2104      	movs	r1, #4
 80013b4:	f7ff fd4e 	bl	8000e54 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80013b8:	2201      	movs	r2, #1
 80013ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013be:	4807      	ldr	r0, [pc, #28]	@ (80013dc <LTC6811_rdcv_reg+0xc4>)
 80013c0:	f002 fb0e 	bl	80039e0 <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
 80013c6:	3301      	adds	r3, #1
 80013c8:	73fb      	strb	r3, [r7, #15]
 80013ca:	7bfa      	ldrb	r2, [r7, #15]
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d3cb      	bcc.n	800136a <LTC6811_rdcv_reg+0x52>
    }
}
 80013d2:	bf00      	nop
 80013d4:	bf00      	nop
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40020000 	.word	0x40020000

080013e0 <LTC6811_rdaux>:

int8_t LTC6811_rdaux(uint8_t reg, uint8_t nIC, uint16_t aux_codes[][6])
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	603a      	str	r2, [r7, #0]
 80013ea:	71fb      	strb	r3, [r7, #7]
 80013ec:	460b      	mov	r3, r1
 80013ee:	71bb      	strb	r3, [r7, #6]
	const uint8_t NUM_RX_BYT = 8;
 80013f0:	2308      	movs	r3, #8
 80013f2:	76bb      	strb	r3, [r7, #26]
	const uint8_t BYT_IN_REG = 6;
 80013f4:	2306      	movs	r3, #6
 80013f6:	767b      	strb	r3, [r7, #25]
	const uint8_t AUX_IN_REG = 3;
 80013f8:	2303      	movs	r3, #3
 80013fa:	763b      	strb	r3, [r7, #24]

	uint8_t pec_error = 0; //pec Error wenn -1
 80013fc:	2300      	movs	r3, #0
 80013fe:	77fb      	strb	r3, [r7, #31]
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	77bb      	strb	r3, [r7, #30]
	uint8_t *aux_data;

	aux_data = (uint8_t *)malloc((NUM_RX_BYT * nIC) * sizeof(uint8_t));
 8001404:	7ebb      	ldrb	r3, [r7, #26]
 8001406:	79ba      	ldrb	r2, [r7, #6]
 8001408:	fb02 f303 	mul.w	r3, r2, r3
 800140c:	4618      	mov	r0, r3
 800140e:	f004 fd05 	bl	8005e1c <malloc>
 8001412:	4603      	mov	r3, r0
 8001414:	617b      	str	r3, [r7, #20]

	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 8001416:	2301      	movs	r3, #1
 8001418:	777b      	strb	r3, [r7, #29]
 800141a:	e066      	b.n	80014ea <LTC6811_rdaux+0x10a>
	{
		data_counter = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	77bb      	strb	r3, [r7, #30]
		LTC6811_rdaux_reg(aux_reg, nIC, aux_data);
 8001420:	79b9      	ldrb	r1, [r7, #6]
 8001422:	7f7b      	ldrb	r3, [r7, #29]
 8001424:	697a      	ldr	r2, [r7, #20]
 8001426:	4618      	mov	r0, r3
 8001428:	f000 f86c 	bl	8001504 <LTC6811_rdaux_reg>

		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 800142c:	2300      	movs	r3, #0
 800142e:	773b      	strb	r3, [r7, #28]
 8001430:	e054      	b.n	80014dc <LTC6811_rdaux+0xfc>
		{
			 // current_ic is used as an IC counter
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001432:	2300      	movs	r3, #0
 8001434:	76fb      	strb	r3, [r7, #27]
 8001436:	e026      	b.n	8001486 <LTC6811_rdaux+0xa6>
			{
				uint16_t parsed_cell = aux_data[data_counter] | (aux_data[data_counter + 1] << 8);
 8001438:	7fbb      	ldrb	r3, [r7, #30]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	4413      	add	r3, r2
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b21a      	sxth	r2, r3
 8001442:	7fbb      	ldrb	r3, [r7, #30]
 8001444:	3301      	adds	r3, #1
 8001446:	6979      	ldr	r1, [r7, #20]
 8001448:	440b      	add	r3, r1
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	b21b      	sxth	r3, r3
 8001450:	4313      	orrs	r3, r2
 8001452:	b21b      	sxth	r3, r3
 8001454:	81fb      	strh	r3, [r7, #14]
				aux_codes[current_ic][current_cell + ((aux_reg - 1) * AUX_IN_REG)] = parsed_cell;
 8001456:	7f3a      	ldrb	r2, [r7, #28]
 8001458:	4613      	mov	r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	461a      	mov	r2, r3
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	4413      	add	r3, r2
 8001466:	7ef9      	ldrb	r1, [r7, #27]
 8001468:	7f7a      	ldrb	r2, [r7, #29]
 800146a:	3a01      	subs	r2, #1
 800146c:	7e38      	ldrb	r0, [r7, #24]
 800146e:	fb00 f202 	mul.w	r2, r0, r2
 8001472:	440a      	add	r2, r1
 8001474:	89f9      	ldrh	r1, [r7, #14]
 8001476:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				data_counter += 2;
 800147a:	7fbb      	ldrb	r3, [r7, #30]
 800147c:	3302      	adds	r3, #2
 800147e:	77bb      	strb	r3, [r7, #30]
			for(uint8_t current_cell = 0; current_cell < AUX_IN_REG; current_cell++)	// This loop parses the read back data. Loops once for each cell voltages in the register
 8001480:	7efb      	ldrb	r3, [r7, #27]
 8001482:	3301      	adds	r3, #1
 8001484:	76fb      	strb	r3, [r7, #27]
 8001486:	7efa      	ldrb	r2, [r7, #27]
 8001488:	7e3b      	ldrb	r3, [r7, #24]
 800148a:	429a      	cmp	r2, r3
 800148c:	d3d4      	bcc.n	8001438 <LTC6811_rdaux+0x58>
			}
			received_pec = (aux_data[data_counter] << 8) + aux_data[data_counter + 1];
 800148e:	7fbb      	ldrb	r3, [r7, #30]
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	4413      	add	r3, r2
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	7fba      	ldrb	r2, [r7, #30]
 800149c:	3201      	adds	r2, #1
 800149e:	6979      	ldr	r1, [r7, #20]
 80014a0:	440a      	add	r2, r1
 80014a2:	7812      	ldrb	r2, [r2, #0]
 80014a4:	4413      	add	r3, r2
 80014a6:	827b      	strh	r3, [r7, #18]
			data_pec = pec15_calc(BYT_IN_REG, &aux_data[current_ic * NUM_RX_BYT]);
 80014a8:	7f3b      	ldrb	r3, [r7, #28]
 80014aa:	7eba      	ldrb	r2, [r7, #26]
 80014ac:	fb02 f303 	mul.w	r3, r2, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	441a      	add	r2, r3
 80014b6:	7e7b      	ldrb	r3, [r7, #25]
 80014b8:	4611      	mov	r1, r2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 f876 	bl	80015ac <pec15_calc>
 80014c0:	4603      	mov	r3, r0
 80014c2:	823b      	strh	r3, [r7, #16]
			if (received_pec != data_pec)
 80014c4:	8a7a      	ldrh	r2, [r7, #18]
 80014c6:	8a3b      	ldrh	r3, [r7, #16]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d001      	beq.n	80014d0 <LTC6811_rdaux+0xf0>
			{
			  pec_error = -1;
 80014cc:	23ff      	movs	r3, #255	@ 0xff
 80014ce:	77fb      	strb	r3, [r7, #31]
			}
			data_counter += 2;
 80014d0:	7fbb      	ldrb	r3, [r7, #30]
 80014d2:	3302      	adds	r3, #2
 80014d4:	77bb      	strb	r3, [r7, #30]
		for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)	// executes for every LTC6804 in the stack.
 80014d6:	7f3b      	ldrb	r3, [r7, #28]
 80014d8:	3301      	adds	r3, #1
 80014da:	773b      	strb	r3, [r7, #28]
 80014dc:	7f3a      	ldrb	r2, [r7, #28]
 80014de:	79bb      	ldrb	r3, [r7, #6]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d3a6      	bcc.n	8001432 <LTC6811_rdaux+0x52>
	for(uint8_t aux_reg = 1; aux_reg < AUX_IN_REG; aux_reg++)	//executes once for each of the LTC6804 cell voltage registers
 80014e4:	7f7b      	ldrb	r3, [r7, #29]
 80014e6:	3301      	adds	r3, #1
 80014e8:	777b      	strb	r3, [r7, #29]
 80014ea:	7f7a      	ldrb	r2, [r7, #29]
 80014ec:	7e3b      	ldrb	r3, [r7, #24]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d394      	bcc.n	800141c <LTC6811_rdaux+0x3c>
		}
	}

	free(aux_data);
 80014f2:	6978      	ldr	r0, [r7, #20]
 80014f4:	f004 fc9a 	bl	8005e2c <free>
	return(pec_error);
 80014f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <LTC6811_rdaux_reg>:

void LTC6811_rdaux_reg(uint8_t reg, uint8_t nIC, uint8_t *data)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	603a      	str	r2, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
 8001510:	460b      	mov	r3, r1
 8001512:	71bb      	strb	r3, [r7, #6]
	uint8_t RDAUX[4];
	uint16_t temp_pec;

	switch(reg){
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d002      	beq.n	8001520 <LTC6811_rdaux_reg+0x1c>
 800151a:	2b02      	cmp	r3, #2
 800151c:	d003      	beq.n	8001526 <LTC6811_rdaux_reg+0x22>
 800151e:	e005      	b.n	800152c <LTC6811_rdaux_reg+0x28>
		case 1: RDAUX[1] = 0xC; break;
 8001520:	230c      	movs	r3, #12
 8001522:	727b      	strb	r3, [r7, #9]
 8001524:	e002      	b.n	800152c <LTC6811_rdaux_reg+0x28>
		case 2: RDAUX[1] = 0xE; break;
 8001526:	230e      	movs	r3, #14
 8001528:	727b      	strb	r3, [r7, #9]
 800152a:	bf00      	nop
	}

	wakeup_idle();
 800152c:	f7ff fcc0 	bl	8000eb0 <wakeup_idle>

    //Register A-D = reg 1-4
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001530:	2300      	movs	r3, #0
 8001532:	73fb      	strb	r3, [r7, #15]
 8001534:	e02f      	b.n	8001596 <LTC6811_rdaux_reg+0x92>
    {
    	RDAUX[0] = 0x80 + (current_ic << 3);
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	b2db      	uxtb	r3, r3
 800153c:	3b80      	subs	r3, #128	@ 0x80
 800153e:	b2db      	uxtb	r3, r3
 8001540:	723b      	strb	r3, [r7, #8]
        temp_pec = pec15_calc(2, RDAUX);
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	4619      	mov	r1, r3
 8001548:	2002      	movs	r0, #2
 800154a:	f000 f82f 	bl	80015ac <pec15_calc>
 800154e:	4603      	mov	r3, r0
 8001550:	81bb      	strh	r3, [r7, #12]
        RDAUX[2] = (uint8_t)(temp_pec >> 8);
 8001552:	89bb      	ldrh	r3, [r7, #12]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	b29b      	uxth	r3, r3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	72bb      	strb	r3, [r7, #10]
        RDAUX[3] = (uint8_t)(temp_pec);
 800155c:	89bb      	ldrh	r3, [r7, #12]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001562:	2200      	movs	r2, #0
 8001564:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001568:	480f      	ldr	r0, [pc, #60]	@ (80015a8 <LTC6811_rdaux_reg+0xa4>)
 800156a:	f002 fa39 	bl	80039e0 <HAL_GPIO_WritePin>
        spi_write_read(RDAUX, 4, &data[current_ic * 8], 8);
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	461a      	mov	r2, r3
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	441a      	add	r2, r3
 8001578:	f107 0008 	add.w	r0, r7, #8
 800157c:	2308      	movs	r3, #8
 800157e:	2104      	movs	r1, #4
 8001580:	f7ff fc68 	bl	8000e54 <spi_write_read>
        HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800158a:	4807      	ldr	r0, [pc, #28]	@ (80015a8 <LTC6811_rdaux_reg+0xa4>)
 800158c:	f002 fa28 	bl	80039e0 <HAL_GPIO_WritePin>
    for(uint8_t current_ic = 0; current_ic < nIC; current_ic++)
 8001590:	7bfb      	ldrb	r3, [r7, #15]
 8001592:	3301      	adds	r3, #1
 8001594:	73fb      	strb	r3, [r7, #15]
 8001596:	7bfa      	ldrb	r2, [r7, #15]
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3cb      	bcc.n	8001536 <LTC6811_rdaux_reg+0x32>
    }
}
 800159e:	bf00      	nop
 80015a0:	bf00      	nop
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40020000 	.word	0x40020000

080015ac <pec15_calc>:
}
*/

//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80015ac:	b480      	push	{r7}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	6039      	str	r1, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
 uint16_t remainder, address;

 remainder = 16;//PEC seed
 80015b8:	2310      	movs	r3, #16
 80015ba:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80015bc:	2300      	movs	r3, #0
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	e017      	b.n	80015f2 <pec15_calc+0x46>
 {
 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80015c2:	8afb      	ldrh	r3, [r7, #22]
 80015c4:	09db      	lsrs	r3, r3, #7
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	6839      	ldr	r1, [r7, #0]
 80015cc:	440a      	add	r2, r1
 80015ce:	7812      	ldrb	r2, [r2, #0]
 80015d0:	4053      	eors	r3, r2
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	81fb      	strh	r3, [r7, #14]
 remainder = (remainder << 8 ) ^ pec15Table[address];
 80015d8:	8afb      	ldrh	r3, [r7, #22]
 80015da:	021b      	lsls	r3, r3, #8
 80015dc:	b29a      	uxth	r2, r3
 80015de:	89fb      	ldrh	r3, [r7, #14]
 80015e0:	490a      	ldr	r1, [pc, #40]	@ (800160c <pec15_calc+0x60>)
 80015e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	4053      	eors	r3, r2
 80015ea:	82fb      	strh	r3, [r7, #22]
 for (int i = 0; i < len; i++)
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	3301      	adds	r3, #1
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	dbe3      	blt.n	80015c2 <pec15_calc+0x16>
 }
 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 80015fa:	8afb      	ldrh	r3, [r7, #22]
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	b29b      	uxth	r3, r3
 }
 8001600:	4618      	mov	r0, r3
 8001602:	371c      	adds	r7, #28
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	08008bb4 	.word	0x08008bb4

08001610 <HAL_TIM_PeriodElapsedCallback>:
/* 1 ms interrupt
 * HLCK 96 MHz
 * APB1 48 MHz
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]


	can_cnt++;
 8001618:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	3301      	adds	r3, #1
 800161e:	b2da      	uxtb	r2, r3
 8001620:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001622:	701a      	strb	r2, [r3, #0]

	if (can_cnt == (last10 + 10))
 8001624:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	330a      	adds	r3, #10
 8001630:	429a      	cmp	r2, r3
 8001632:	d105      	bne.n	8001640 <HAL_TIM_PeriodElapsedCallback+0x30>
		{
			CAN_100();				//CAN Messages transmitted with 100 Hz
 8001634:	f000 facc 	bl	8001bd0 <CAN_100>
			last10 = can_cnt;
 8001638:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800163a:	781a      	ldrb	r2, [r3, #0]
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800163e:	701a      	strb	r2, [r3, #0]
		}

	if (can_cnt == 100)
 8001640:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b64      	cmp	r3, #100	@ 0x64
 8001646:	d10e      	bne.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x56>
		{
			CAN_10(AMS2_databytes[8]);				//CAN Messages transmitted with 10 Hz
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4618      	mov	r0, r3
 800164e:	f000 fae5 	bl	8001c1c <CAN_10>
			can_cnt = 0;
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
			last10 = 0;
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOA, WDI_Pin);		// toggle watchdog
 800165e:	2110      	movs	r1, #16
 8001660:	4806      	ldr	r0, [pc, #24]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001662:	f002 f9d5 	bl	8003a10 <HAL_GPIO_TogglePin>
			//HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);	// toggle LED
		}
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200002bc 	.word	0x200002bc
 8001674:	200002bd 	.word	0x200002bd
 8001678:	2000029c 	.word	0x2000029c
 800167c:	40020000 	.word	0x40020000

08001680 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
   {
 8001680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001682:	b089      	sub	sp, #36	@ 0x24
 8001684:	af06      	add	r7, sp, #24
 8001686:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 8001688:	4e08      	ldr	r6, [pc, #32]	@ (80016ac <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800168a:	466d      	mov	r5, sp
 800168c:	f106 0410 	add.w	r4, r6, #16
 8001690:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001692:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001694:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001698:	e885 0003 	stmia.w	r5, {r0, r1}
 800169c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80016a0:	f000 fa68 	bl	8001b74 <CAN_RX>
   }
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ac:	200002e4 	.word	0x200002e4

080016b0 <BMS_init>:


void BMS_init()
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 80016b4:	f7ff fbee 	bl	8000e94 <LTC6811_initialize>
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <BMS>:

void BMS()		// Battery Management System function for main loop.
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	71bb      	strb	r3, [r7, #6]
	static uint8_t selTemp = 0;

	for (uint8_t i = 0; i < NUM_STACK; i++)
 80016c6:	2300      	movs	r3, #0
 80016c8:	71fb      	strb	r3, [r7, #7]
 80016ca:	e045      	b.n	8001758 <BMS+0x9c>
	{
		cfg[i][0] = 0x3C | ((selTemp << 6) & 0xC0);		//cfg : Databytes in config register of the LTC6811
 80016cc:	4b47      	ldr	r3, [pc, #284]	@ (80017ec <BMS+0x130>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	019b      	lsls	r3, r3, #6
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	79fa      	ldrb	r2, [r7, #7]
 80016dc:	b2d8      	uxtb	r0, r3
 80016de:	4944      	ldr	r1, [pc, #272]	@ (80017f0 <BMS+0x134>)
 80016e0:	4613      	mov	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	440b      	add	r3, r1
 80016ea:	4602      	mov	r2, r0
 80016ec:	701a      	strb	r2, [r3, #0]
		cfg[i][1] = 0x00;
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	493f      	ldr	r1, [pc, #252]	@ (80017f0 <BMS+0x134>)
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	440b      	add	r3, r1
 80016fc:	3301      	adds	r3, #1
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
		cfg[i][2] = 0x00;
 8001702:	79fa      	ldrb	r2, [r7, #7]
 8001704:	493a      	ldr	r1, [pc, #232]	@ (80017f0 <BMS+0x134>)
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	440b      	add	r3, r1
 8001710:	3302      	adds	r3, #2
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
		cfg[i][3] = 0x00;
 8001716:	79fa      	ldrb	r2, [r7, #7]
 8001718:	4935      	ldr	r1, [pc, #212]	@ (80017f0 <BMS+0x134>)
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	440b      	add	r3, r1
 8001724:	3303      	adds	r3, #3
 8001726:	2200      	movs	r2, #0
 8001728:	701a      	strb	r2, [r3, #0]
		cfg[i][4] = 0x00;
 800172a:	79fa      	ldrb	r2, [r7, #7]
 800172c:	4930      	ldr	r1, [pc, #192]	@ (80017f0 <BMS+0x134>)
 800172e:	4613      	mov	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4413      	add	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	440b      	add	r3, r1
 8001738:	3304      	adds	r3, #4
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
		cfg[i][5] = 0x00;
 800173e:	79fa      	ldrb	r2, [r7, #7]
 8001740:	492b      	ldr	r1, [pc, #172]	@ (80017f0 <BMS+0x134>)
 8001742:	4613      	mov	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	440b      	add	r3, r1
 800174c:	3305      	adds	r3, #5
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_STACK; i++)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	3301      	adds	r3, #1
 8001756:	71fb      	strb	r3, [r7, #7]
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0b6      	beq.n	80016cc <BMS+0x10>
	}

	LTC6811_wrcfg(NUM_STACK, (uint8_t(*)[6])cfg);		// Write config
 800175e:	4924      	ldr	r1, [pc, #144]	@ (80017f0 <BMS+0x134>)
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fc93 	bl	800108c <LTC6811_wrcfg>
	HAL_Delay(3);
 8001766:	2003      	movs	r0, #3
 8001768:	f001 f8f2 	bl	8002950 <HAL_Delay>

	//wakeup_idle();									// read config
	//LTC6811_rdcfg();
	//HAL_Delay(3);

	LTC6811_adcv();										// measure voltages
 800176c:	f7ff fc0a 	bl	8000f84 <LTC6811_adcv>
	HAL_Delay(3);
 8001770:	2003      	movs	r0, #3
 8001772:	f001 f8ed 	bl	8002950 <HAL_Delay>

	pec += LTC6811_rdcv(0, NUM_STACK, (uint16_t(*)[12])cellVoltages);	//read voltages
 8001776:	4a1f      	ldr	r2, [pc, #124]	@ (80017f4 <BMS+0x138>)
 8001778:	2101      	movs	r1, #1
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff fd3c 	bl	80011f8 <LTC6811_rdcv>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	79bb      	ldrb	r3, [r7, #6]
 8001786:	4413      	add	r3, r2
 8001788:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(3);
 800178a:	2003      	movs	r0, #3
 800178c:	f001 f8e0 	bl	8002950 <HAL_Delay>

	LTC6811_adax();										// measure 3 celltemp
 8001790:	f7ff fc3a 	bl	8001008 <LTC6811_adax>
	HAL_Delay(3);
 8001794:	2003      	movs	r0, #3
 8001796:	f001 f8db 	bl	8002950 <HAL_Delay>

	pec += LTC6811_rdaux(0, NUM_STACK, (uint16_t(*)[6])slaveGPIOs);	// read celltemp
 800179a:	4a17      	ldr	r2, [pc, #92]	@ (80017f8 <BMS+0x13c>)
 800179c:	2101      	movs	r1, #1
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff fe1e 	bl	80013e0 <LTC6811_rdaux>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	79bb      	ldrb	r3, [r7, #6]
 80017aa:	4413      	add	r3, r2
 80017ac:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(3);
 80017ae:	2003      	movs	r0, #3
 80017b0:	f001 f8ce 	bl	8002950 <HAL_Delay>

	convertVoltage();
 80017b4:	f000 f824 	bl	8001800 <convertVoltage>

	convertTemperature(selTemp);
 80017b8:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <BMS+0x130>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f000 f92f 	bl	8001a20 <convertTemperature>

	wakeup_idle();
	LTC6811_rdstat();
*/

	if (selTemp < 3)		// Variable for cycling the multiplexers for temp measurement.
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <BMS+0x130>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d806      	bhi.n	80017d8 <BMS+0x11c>
		selTemp++;
 80017ca:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <BMS+0x130>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	3301      	adds	r3, #1
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <BMS+0x130>)
 80017d4:	701a      	strb	r2, [r3, #0]
 80017d6:	e002      	b.n	80017de <BMS+0x122>
	else
		selTemp = 0;
 80017d8:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <BMS+0x130>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]

	HAL_Delay(10);
 80017de:	200a      	movs	r0, #10
 80017e0:	f001 f8b6 	bl	8002950 <HAL_Delay>

}
 80017e4:	bf00      	nop
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200002be 	.word	0x200002be
 80017f0:	20000270 	.word	0x20000270
 80017f4:	20000258 	.word	0x20000258
 80017f8:	20000278 	.word	0x20000278
 80017fc:	00000000 	.word	0x00000000

08001800 <convertVoltage>:

void convertVoltage()		//convert and sort Voltages
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b09d      	sub	sp, #116	@ 0x74
 8001804:	af02      	add	r7, sp, #8
	double voltage[NUM_CELLS];
	uint16_t cell_max = cellVoltages[0];
 8001806:	4b54      	ldr	r3, [pc, #336]	@ (8001958 <convertVoltage+0x158>)
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	uint16_t cell_min = cellVoltages[0];
 800180e:	4b52      	ldr	r3, [pc, #328]	@ (8001958 <convertVoltage+0x158>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001816:	2300      	movs	r3, #0
 8001818:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800181c:	e08e      	b.n	800193c <convertVoltage+0x13c>
	{

		for(uint8_t i = 0; i < 12; i++)
 800181e:	2300      	movs	r3, #0
 8001820:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 8001824:	e080      	b.n	8001928 <convertVoltage+0x128>
		{
			if(cellVoltages[i + k * 12] > cell_max) cell_max = cellVoltages[i + k * 12];
 8001826:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 800182a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800182e:	4613      	mov	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4413      	add	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	4a47      	ldr	r2, [pc, #284]	@ (8001958 <convertVoltage+0x158>)
 800183a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800183e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001842:	429a      	cmp	r2, r3
 8001844:	d20e      	bcs.n	8001864 <convertVoltage+0x64>
 8001846:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 800184a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800184e:	4613      	mov	r3, r2
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4413      	add	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	440b      	add	r3, r1
 8001858:	4a3f      	ldr	r2, [pc, #252]	@ (8001958 <convertVoltage+0x158>)
 800185a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800185e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8001862:	e01d      	b.n	80018a0 <convertVoltage+0xa0>
			else if(cellVoltages[i + k * 12] < cell_min) cell_min = cellVoltages[i + k * 12];
 8001864:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 8001868:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800186c:	4613      	mov	r3, r2
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	440b      	add	r3, r1
 8001876:	4a38      	ldr	r2, [pc, #224]	@ (8001958 <convertVoltage+0x158>)
 8001878:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800187c:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8001880:	429a      	cmp	r2, r3
 8001882:	d90d      	bls.n	80018a0 <convertVoltage+0xa0>
 8001884:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 8001888:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800188c:	4613      	mov	r3, r2
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	4413      	add	r3, r2
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	4a30      	ldr	r2, [pc, #192]	@ (8001958 <convertVoltage+0x158>)
 8001898:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800189c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

			voltage[i + k * 12] = (double)cellVoltages[i + k * 12]/10000;
 80018a0:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 80018a4:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80018a8:	4613      	mov	r3, r2
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4413      	add	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	440b      	add	r3, r1
 80018b2:	4a29      	ldr	r2, [pc, #164]	@ (8001958 <convertVoltage+0x158>)
 80018b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fdcf 	bl	800045c <__aeabi_ui2d>
 80018be:	f897 4062 	ldrb.w	r4, [r7, #98]	@ 0x62
 80018c2:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80018c6:	4613      	mov	r3, r2
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4413      	add	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	441c      	add	r4, r3
 80018d0:	a31f      	add	r3, pc, #124	@ (adr r3, 8001950 <convertVoltage+0x150>)
 80018d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d6:	f7fe ff65 	bl	80007a4 <__aeabi_ddiv>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	00e1      	lsls	r1, r4, #3
 80018e0:	3168      	adds	r1, #104	@ 0x68
 80018e2:	4439      	add	r1, r7
 80018e4:	3968      	subs	r1, #104	@ 0x68
 80018e6:	e9c1 2300 	strd	r2, r3, [r1]
			printf(" Stack %d Cell %d = %.4f V \r\n", k, i, voltage[i + k * 12]);
 80018ea:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 80018ee:	f897 4062 	ldrb.w	r4, [r7, #98]	@ 0x62
 80018f2:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
 80018f6:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80018fa:	4613      	mov	r3, r2
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	3368      	adds	r3, #104	@ 0x68
 8001908:	443b      	add	r3, r7
 800190a:	3b68      	subs	r3, #104	@ 0x68
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	e9cd 2300 	strd	r2, r3, [sp]
 8001914:	4622      	mov	r2, r4
 8001916:	4601      	mov	r1, r0
 8001918:	4810      	ldr	r0, [pc, #64]	@ (800195c <convertVoltage+0x15c>)
 800191a:	f005 f85b 	bl	80069d4 <iprintf>
		for(uint8_t i = 0; i < 12; i++)
 800191e:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8001922:	3301      	adds	r3, #1
 8001924:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 8001928:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 800192c:	2b0b      	cmp	r3, #11
 800192e:	f67f af7a 	bls.w	8001826 <convertVoltage+0x26>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001932:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001936:	3301      	adds	r3, #1
 8001938:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800193c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001940:	2b00      	cmp	r3, #0
 8001942:	f43f af6c 	beq.w	800181e <convertVoltage+0x1e>
		}
	}

}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	376c      	adds	r7, #108	@ 0x6c
 800194c:	46bd      	mov	sp, r7
 800194e:	bd90      	pop	{r4, r7, pc}
 8001950:	00000000 	.word	0x00000000
 8001954:	40c38800 	.word	0x40c38800
 8001958:	20000258 	.word	0x20000258
 800195c:	08008b60 	.word	0x08008b60

08001960 <calculateTemperature>:
	return(1/((1/298.15)-(log(10000/convert_R)/3435)) - 273.15);

}
*/
uint16_t calculateTemperature(uint16_t voltageCode, uint16_t referenceCode)		//convert temp
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	460a      	mov	r2, r1
 800196a:	80fb      	strh	r3, [r7, #6]
 800196c:	4613      	mov	r3, r2
 800196e:	80bb      	strh	r3, [r7, #4]
	uint32_t convert_R = (voltageCode * 100000)/(referenceCode - voltageCode);
 8001970:	88fb      	ldrh	r3, [r7, #6]
 8001972:	4a29      	ldr	r2, [pc, #164]	@ (8001a18 <calculateTemperature+0xb8>)
 8001974:	fb03 f202 	mul.w	r2, r3, r2
 8001978:	88b9      	ldrh	r1, [r7, #4]
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	1acb      	subs	r3, r1, r3
 800197e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001982:	60fb      	str	r3, [r7, #12]
	return 1.0 / ((1.0 / 298.15) - (log(10000.0 / convert_R) / 3435.0)) - 273.15;
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f7fe fd69 	bl	800045c <__aeabi_ui2d>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	a11a      	add	r1, pc, #104	@ (adr r1, 80019f8 <calculateTemperature+0x98>)
 8001990:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001994:	f7fe ff06 	bl	80007a4 <__aeabi_ddiv>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	f006 fee4 	bl	800876c <log>
 80019a4:	a316      	add	r3, pc, #88	@ (adr r3, 8001a00 <calculateTemperature+0xa0>)
 80019a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019aa:	f7fe fefb 	bl	80007a4 <__aeabi_ddiv>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	a115      	add	r1, pc, #84	@ (adr r1, 8001a08 <calculateTemperature+0xa8>)
 80019b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019b8:	f7fe fc12 	bl	80001e0 <__aeabi_dsub>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	f04f 0000 	mov.w	r0, #0
 80019c4:	4915      	ldr	r1, [pc, #84]	@ (8001a1c <calculateTemperature+0xbc>)
 80019c6:	f7fe feed 	bl	80007a4 <__aeabi_ddiv>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	a30f      	add	r3, pc, #60	@ (adr r3, 8001a10 <calculateTemperature+0xb0>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	f7fe fc02 	bl	80001e0 <__aeabi_dsub>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4610      	mov	r0, r2
 80019e2:	4619      	mov	r1, r3
 80019e4:	f7ff f88c 	bl	8000b00 <__aeabi_d2uiz>
 80019e8:	4603      	mov	r3, r0
 80019ea:	b29b      	uxth	r3, r3

}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	f3af 8000 	nop.w
 80019f8:	00000000 	.word	0x00000000
 80019fc:	40c38800 	.word	0x40c38800
 8001a00:	00000000 	.word	0x00000000
 8001a04:	40aad600 	.word	0x40aad600
 8001a08:	dcb5db83 	.word	0xdcb5db83
 8001a0c:	3f6b79e1 	.word	0x3f6b79e1
 8001a10:	66666666 	.word	0x66666666
 8001a14:	40711266 	.word	0x40711266
 8001a18:	000186a0 	.word	0x000186a0
 8001a1c:	3ff00000 	.word	0x3ff00000

08001a20 <convertTemperature>:

void convertTemperature(uint8_t selTemp)		// sort temp
{
 8001a20:	b5b0      	push	{r4, r5, r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
*/

	//min und max Werte noch finden


	uint8_t indexOffset[12] = {9, 4, 11, 7, 6, 1, 0, 3, 10, 2, 5, 8};
 8001a2a:	4a34      	ldr	r2, [pc, #208]	@ (8001afc <convertTemperature+0xdc>)
 8001a2c:	f107 0308 	add.w	r3, r7, #8
 8001a30:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	75fb      	strb	r3, [r7, #23]
 8001a3a:	e037      	b.n	8001aac <convertTemperature+0x8c>
	{
			for(uint8_t j = 0; j < 3; j++)
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	75bb      	strb	r3, [r7, #22]
 8001a40:	e02e      	b.n	8001aa0 <convertTemperature+0x80>
			{
				temperature[k * NUM_CELLS_STACK + indexOffset[j + selTemp * 3]] = calculateTemperature(slaveGPIOs[j + k * 6], slaveGPIOs[5 + k * NUM_GPIO_STACK]);
 8001a42:	7db9      	ldrb	r1, [r7, #22]
 8001a44:	7dfa      	ldrb	r2, [r7, #23]
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	440b      	add	r3, r1
 8001a50:	4a2b      	ldr	r2, [pc, #172]	@ (8001b00 <convertTemperature+0xe0>)
 8001a52:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001a56:	7dfa      	ldrb	r2, [r7, #23]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	4413      	add	r3, r2
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	3305      	adds	r3, #5
 8001a62:	4a27      	ldr	r2, [pc, #156]	@ (8001b00 <convertTemperature+0xe0>)
 8001a64:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 8001a68:	7dfa      	ldrb	r2, [r7, #23]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4413      	add	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	461c      	mov	r4, r3
 8001a74:	7db9      	ldrb	r1, [r7, #22]
 8001a76:	79fa      	ldrb	r2, [r7, #7]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	3318      	adds	r3, #24
 8001a82:	443b      	add	r3, r7
 8001a84:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001a88:	441c      	add	r4, r3
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	f7ff ff68 	bl	8001960 <calculateTemperature>
 8001a90:	4603      	mov	r3, r0
 8001a92:	461a      	mov	r2, r3
 8001a94:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <convertTemperature+0xe4>)
 8001a96:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			for(uint8_t j = 0; j < 3; j++)
 8001a9a:	7dbb      	ldrb	r3, [r7, #22]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	75bb      	strb	r3, [r7, #22]
 8001aa0:	7dbb      	ldrb	r3, [r7, #22]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d9cd      	bls.n	8001a42 <convertTemperature+0x22>
	for(uint8_t k = 0; k < NUM_STACK; k++)
 8001aa6:	7dfb      	ldrb	r3, [r7, #23]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	75fb      	strb	r3, [r7, #23]
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0c4      	beq.n	8001a3c <convertTemperature+0x1c>
			}
	}

	if(selTemp == 3)
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d11d      	bne.n	8001af4 <convertTemperature+0xd4>
	{
		for(uint8_t k = 0; k < NUM_STACK; k++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	757b      	strb	r3, [r7, #21]
 8001abc:	e017      	b.n	8001aee <convertTemperature+0xce>
		{
			for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	753b      	strb	r3, [r7, #20]
 8001ac2:	e00e      	b.n	8001ae2 <convertTemperature+0xc2>
			{
				printf(" Stack %d Temperature %d = %d degC \r\n", k, i, temperature[k * NUM_STACK + i]);
 8001ac4:	7d79      	ldrb	r1, [r7, #21]
 8001ac6:	7d38      	ldrb	r0, [r7, #20]
 8001ac8:	7d7a      	ldrb	r2, [r7, #21]
 8001aca:	7d3b      	ldrb	r3, [r7, #20]
 8001acc:	4413      	add	r3, r2
 8001ace:	4a0d      	ldr	r2, [pc, #52]	@ (8001b04 <convertTemperature+0xe4>)
 8001ad0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <convertTemperature+0xe8>)
 8001ad8:	f004 ff7c 	bl	80069d4 <iprintf>
			for(uint8_t i = 0; i < NUM_CELLS; i++)
 8001adc:	7d3b      	ldrb	r3, [r7, #20]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	753b      	strb	r3, [r7, #20]
 8001ae2:	7d3b      	ldrb	r3, [r7, #20]
 8001ae4:	2b0b      	cmp	r3, #11
 8001ae6:	d9ed      	bls.n	8001ac4 <convertTemperature+0xa4>
		for(uint8_t k = 0; k < NUM_STACK; k++)
 8001ae8:	7d7b      	ldrb	r3, [r7, #21]
 8001aea:	3301      	adds	r3, #1
 8001aec:	757b      	strb	r3, [r7, #21]
 8001aee:	7d7b      	ldrb	r3, [r7, #21]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0e4      	beq.n	8001abe <convertTemperature+0x9e>
				printf(" Stack %d Temperature %d = %.4f degC \r\n", k, 8, calc_temp[k][11]);
		}
	}
	*/

}
 8001af4:	bf00      	nop
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bdb0      	pop	{r4, r5, r7, pc}
 8001afc:	08008ba8 	.word	0x08008ba8
 8001b00:	20000278 	.word	0x20000278
 8001b04:	20000284 	.word	0x20000284
 8001b08:	08008b80 	.word	0x08008b80

08001b0c <CAN_TX>:

uint32_t RxFifo;

	// transmit CAN Message
void CAN_TX(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 8001b0c:	b084      	sub	sp, #16
 8001b0e:	b5b0      	push	{r4, r5, r7, lr}
 8001b10:	b090      	sub	sp, #64	@ 0x40
 8001b12:	af0e      	add	r7, sp, #56	@ 0x38
 8001b14:	f107 0418 	add.w	r4, r7, #24
 8001b18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001b22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001b24:	f107 0018 	add.w	r0, r7, #24
 8001b28:	f001 f875 	bl	8002c16 <HAL_CAN_AddTxMessage>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d018      	beq.n	8001b64 <CAN_TX+0x58>
	{
		CAN_TX(hcan, TxHeader, TxData);		//retry when failed
 8001b32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b34:	930c      	str	r3, [sp, #48]	@ 0x30
 8001b36:	ad06      	add	r5, sp, #24
 8001b38:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8001b3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b40:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b44:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b48:	466d      	mov	r5, sp
 8001b4a:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8001b4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b5a:	f107 0318 	add.w	r3, r7, #24
 8001b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b60:	f7ff ffd4 	bl	8001b0c <CAN_TX>
	}
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001b6e:	b004      	add	sp, #16
 8001b70:	4770      	bx	lr
	...

08001b74 <CAN_RX>:

	// receive CAN Message
void CAN_RX(CAN_HandleTypeDef hcan)
{
 8001b74:	b084      	sub	sp, #16
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b08a      	sub	sp, #40	@ 0x28
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001b80:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];


	if (HAL_CAN_GetRxMessage(&hcan, RxFifo, &RxHeader, RxData) != HAL_OK)
 8001b84:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <CAN_RX+0x50>)
 8001b86:	6819      	ldr	r1, [r3, #0]
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	f107 020c 	add.w	r2, r7, #12
 8001b8e:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001b92:	f001 f90f 	bl	8002db4 <HAL_CAN_GetRxMessage>
	{

	}

	if( RxHeader.StdId == 0x500)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001b9c:	d10b      	bne.n	8001bb6 <CAN_RX+0x42>
	{

		DIC0_databytes[8] = RxData[8];
 8001b9e:	7b3a      	ldrb	r2, [r7, #12]
 8001ba0:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <CAN_RX+0x54>)
 8001ba2:	721a      	strb	r2, [r3, #8]

		AIR_Logic(DIC0_databytes[0], AMS3_databytes[0], DIC0_databytes[1]);
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <CAN_RX+0x54>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4a08      	ldr	r2, [pc, #32]	@ (8001bcc <CAN_RX+0x58>)
 8001baa:	7811      	ldrb	r1, [r2, #0]
 8001bac:	4a06      	ldr	r2, [pc, #24]	@ (8001bc8 <CAN_RX+0x54>)
 8001bae:	7852      	ldrb	r2, [r2, #1]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f9db 	bl	8001f6c <AIR_Logic>

	}

	// hier kann man weitere Nachrichten zum Empfangen hinzufgen

}
 8001bb6:	bf00      	nop
 8001bb8:	3728      	adds	r7, #40	@ 0x28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bc0:	b004      	add	sp, #16
 8001bc2:	4770      	bx	lr
 8001bc4:	200002e0 	.word	0x200002e0
 8001bc8:	200002d8 	.word	0x200002d8
 8001bcc:	200002c8 	.word	0x200002c8

08001bd0 <CAN_100>:




void CAN_100()		// CAN Messages transmitted with 100 Hz
{
 8001bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bd2:	b08f      	sub	sp, #60	@ 0x3c
 8001bd4:	af0e      	add	r7, sp, #56	@ 0x38

	CAN_TX(hcan1, AMS0_header, AMS0_databytes);
 8001bd6:	4e0e      	ldr	r6, [pc, #56]	@ (8001c10 <CAN_100+0x40>)
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <CAN_100+0x44>)
 8001bda:	930c      	str	r3, [sp, #48]	@ 0x30
 8001bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <CAN_100+0x48>)
 8001bde:	ac06      	add	r4, sp, #24
 8001be0:	461d      	mov	r5, r3
 8001be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001be6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001bea:	e884 0003 	stmia.w	r4, {r0, r1}
 8001bee:	466d      	mov	r5, sp
 8001bf0:	f106 0410 	add.w	r4, r6, #16
 8001bf4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bf6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bf8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bfc:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c00:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c04:	f7ff ff82 	bl	8001b0c <CAN_TX>
}
 8001c08:	bf00      	nop
 8001c0a:	3704      	adds	r7, #4
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c10:	200002e4 	.word	0x200002e4
 8001c14:	200002c0 	.word	0x200002c0
 8001c18:	20000000 	.word	0x20000000

08001c1c <CAN_10>:

void CAN_10(uint8_t bms_data[])		// CAN Messages transmitted with 10 Hz
{
 8001c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1e:	b091      	sub	sp, #68	@ 0x44
 8001c20:	af0e      	add	r7, sp, #56	@ 0x38
 8001c22:	6078      	str	r0, [r7, #4]
	CAN_TX(hcan1, AMS1_header, AMS1_databytes);
 8001c24:	4e27      	ldr	r6, [pc, #156]	@ (8001cc4 <CAN_10+0xa8>)
 8001c26:	4b28      	ldr	r3, [pc, #160]	@ (8001cc8 <CAN_10+0xac>)
 8001c28:	930c      	str	r3, [sp, #48]	@ 0x30
 8001c2a:	4b28      	ldr	r3, [pc, #160]	@ (8001ccc <CAN_10+0xb0>)
 8001c2c:	ac06      	add	r4, sp, #24
 8001c2e:	461d      	mov	r5, r3
 8001c30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c34:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c38:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c3c:	466d      	mov	r5, sp
 8001c3e:	f106 0410 	add.w	r4, r6, #16
 8001c42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c4e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c52:	f7ff ff5b 	bl	8001b0c <CAN_TX>
	CAN_TX(hcan1, AMS2_header, bms_data);
 8001c56:	4e1b      	ldr	r6, [pc, #108]	@ (8001cc4 <CAN_10+0xa8>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8001c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd0 <CAN_10+0xb4>)
 8001c5e:	ac06      	add	r4, sp, #24
 8001c60:	461d      	mov	r5, r3
 8001c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c66:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c6a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c6e:	466d      	mov	r5, sp
 8001c70:	f106 0410 	add.w	r4, r6, #16
 8001c74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c7c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c80:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001c84:	f7ff ff42 	bl	8001b0c <CAN_TX>
	CAN_TX(hcan1, AMS3_header, AMS3_databytes);
 8001c88:	4e0e      	ldr	r6, [pc, #56]	@ (8001cc4 <CAN_10+0xa8>)
 8001c8a:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <CAN_10+0xb8>)
 8001c8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8001c8e:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <CAN_10+0xbc>)
 8001c90:	ac06      	add	r4, sp, #24
 8001c92:	461d      	mov	r5, r3
 8001c94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c98:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c9c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001ca0:	466d      	mov	r5, sp
 8001ca2:	f106 0410 	add.w	r4, r6, #16
 8001ca6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ca8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001caa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cae:	e885 0003 	stmia.w	r5, {r0, r1}
 8001cb2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001cb6:	f7ff ff29 	bl	8001b0c <CAN_TX>
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200002e4 	.word	0x200002e4
 8001cc8:	200002d0 	.word	0x200002d0
 8001ccc:	20000018 	.word	0x20000018
 8001cd0:	20000030 	.word	0x20000030
 8001cd4:	200002c8 	.word	0x200002c8
 8001cd8:	20000048 	.word	0x20000048

08001cdc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
AMS3_databytes[0]=0;
 8001ce0:	4b28      	ldr	r3, [pc, #160]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
AMS3_databytes[1]=0;
 8001ce6:	4b27      	ldr	r3, [pc, #156]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	705a      	strb	r2, [r3, #1]
AMS3_databytes[2]=0;
 8001cec:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	709a      	strb	r2, [r3, #2]
AMS3_databytes[3]=0;
 8001cf2:	4b24      	ldr	r3, [pc, #144]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	70da      	strb	r2, [r3, #3]
AMS3_databytes[4]=0;
 8001cf8:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	711a      	strb	r2, [r3, #4]
AMS3_databytes[5]=0;
 8001cfe:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	715a      	strb	r2, [r3, #5]
AMS3_databytes[6]=0;
 8001d04:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	719a      	strb	r2, [r3, #6]
AMS3_databytes[7]=0;
 8001d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d84 <MX_CAN1_Init+0xa8>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	71da      	strb	r2, [r3, #7]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001d10:	4b1d      	ldr	r3, [pc, #116]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d12:	4a1e      	ldr	r2, [pc, #120]	@ (8001d8c <MX_CAN1_Init+0xb0>)
 8001d14:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8001d16:	4b1c      	ldr	r3, [pc, #112]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d18:	2204      	movs	r2, #4
 8001d1a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d22:	4b19      	ldr	r3, [pc, #100]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001d28:	4b17      	ldr	r3, [pc, #92]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d2a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d2e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d30:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d36:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d3e:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d44:	4b10      	ldr	r3, [pc, #64]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d50:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d5c:	480a      	ldr	r0, [pc, #40]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d5e:	f000 fe1b 	bl	8002998 <HAL_CAN_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_CAN1_Init+0x90>
  {
    Error_Handler();
 8001d68:	f000 fa77 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001d6c:	2102      	movs	r1, #2
 8001d6e:	4806      	ldr	r0, [pc, #24]	@ (8001d88 <MX_CAN1_Init+0xac>)
 8001d70:	f001 f941 	bl	8002ff6 <HAL_CAN_ActivateNotification>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_CAN1_Init+0xa2>
    {
  	  Error_Handler();
 8001d7a:	f000 fa6e 	bl	800225a <Error_Handler>
    }
  /* USER CODE END CAN1_Init 2 */

}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200002c8 	.word	0x200002c8
 8001d88:	200002e4 	.word	0x200002e4
 8001d8c:	40006400 	.word	0x40006400

08001d90 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001d94:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001d96:	4a18      	ldr	r2, [pc, #96]	@ (8001df8 <MX_CAN2_Init+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 4;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001da0:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001da6:	4b13      	ldr	r3, [pc, #76]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001dac:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001db2:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001db4:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001db6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001dba:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001dce:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001dd4:	4b07      	ldr	r3, [pc, #28]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001dda:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001de0:	4804      	ldr	r0, [pc, #16]	@ (8001df4 <MX_CAN2_Init+0x64>)
 8001de2:	f000 fdd9 	bl	8002998 <HAL_CAN_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001dec:	f000 fa35 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	2000030c 	.word	0x2000030c
 8001df8:	40006800 	.word	0x40006800

08001dfc <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	@ 0x30
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 031c 	add.w	r3, r7, #28
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a4f      	ldr	r2, [pc, #316]	@ (8001f58 <HAL_CAN_MspInit+0x15c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d146      	bne.n	8001eac <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001e1e:	4b4f      	ldr	r3, [pc, #316]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	4a4d      	ldr	r2, [pc, #308]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001e26:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001e28:	4b4c      	ldr	r3, [pc, #304]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d10d      	bne.n	8001e4c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001e30:	2300      	movs	r3, #0
 8001e32:	61bb      	str	r3, [r7, #24]
 8001e34:	4b4a      	ldr	r3, [pc, #296]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	4a49      	ldr	r2, [pc, #292]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e3a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e40:	4b47      	ldr	r3, [pc, #284]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	4b43      	ldr	r3, [pc, #268]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e54:	4a42      	ldr	r2, [pc, #264]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e56:	f043 0302 	orr.w	r3, r3, #2
 8001e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5c:	4b40      	ldr	r3, [pc, #256]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e7a:	2309      	movs	r3, #9
 8001e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7e:	f107 031c 	add.w	r3, r7, #28
 8001e82:	4619      	mov	r1, r3
 8001e84:	4837      	ldr	r0, [pc, #220]	@ (8001f64 <HAL_CAN_MspInit+0x168>)
 8001e86:	f001 fc0d 	bl	80036a4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2013      	movs	r0, #19
 8001e90:	f001 fbd1 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001e94:	2013      	movs	r0, #19
 8001e96:	f001 fbea 	bl	800366e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	2014      	movs	r0, #20
 8001ea0:	f001 fbc9 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ea4:	2014      	movs	r0, #20
 8001ea6:	f001 fbe2 	bl	800366e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001eaa:	e050      	b.n	8001f4e <HAL_CAN_MspInit+0x152>
  else if(canHandle->Instance==CAN2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f68 <HAL_CAN_MspInit+0x16c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d14b      	bne.n	8001f4e <HAL_CAN_MspInit+0x152>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b29      	ldr	r3, [pc, #164]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	4a28      	ldr	r2, [pc, #160]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001ec0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec6:	4b26      	ldr	r3, [pc, #152]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001ed2:	4b22      	ldr	r3, [pc, #136]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	4a20      	ldr	r2, [pc, #128]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001eda:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001edc:	4b1f      	ldr	r3, [pc, #124]	@ (8001f5c <HAL_CAN_MspInit+0x160>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d10d      	bne.n	8001f00 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	4a1c      	ldr	r2, [pc, #112]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001eee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ef2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	4b16      	ldr	r3, [pc, #88]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f08:	4a15      	ldr	r2, [pc, #84]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001f0a:	f043 0302 	orr.w	r3, r3, #2
 8001f0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f10:	4b13      	ldr	r3, [pc, #76]	@ (8001f60 <HAL_CAN_MspInit+0x164>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001f1c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001f2e:	2309      	movs	r3, #9
 8001f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	4619      	mov	r1, r3
 8001f38:	480a      	ldr	r0, [pc, #40]	@ (8001f64 <HAL_CAN_MspInit+0x168>)
 8001f3a:	f001 fbb3 	bl	80036a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2040      	movs	r0, #64	@ 0x40
 8001f44:	f001 fb77 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001f48:	2040      	movs	r0, #64	@ 0x40
 8001f4a:	f001 fb90 	bl	800366e <HAL_NVIC_EnableIRQ>
}
 8001f4e:	bf00      	nop
 8001f50:	3730      	adds	r7, #48	@ 0x30
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40006400 	.word	0x40006400
 8001f5c:	20000334 	.word	0x20000334
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020400 	.word	0x40020400
 8001f68:	40006800 	.word	0x40006800

08001f6c <AIR_Logic>:
	// returns 0 if open
	return HAL_GPIO_ReadPin(GPIOC,AIR_N_INT_Pin);
}

void AIR_Logic(uint8_t ts_on, uint8_t ts_ready, uint8_t ts_start)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	460b      	mov	r3, r1
 8001f78:	71bb      	strb	r3, [r7, #6]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	717b      	strb	r3, [r7, #5]

	 if (error == 0)
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <AIR_Logic+0x4c>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d113      	bne.n	8001fae <AIR_Logic+0x42>
	 {
		 if (ts_on>= 1)
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d007      	beq.n	8001f9c <AIR_Logic+0x30>
		 {

			 HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f92:	480a      	ldr	r0, [pc, #40]	@ (8001fbc <AIR_Logic+0x50>)
 8001f94:	f001 fd24 	bl	80039e0 <HAL_GPIO_WritePin>
			 ts_ready = 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	71bb      	strb	r3, [r7, #6]

		 }

		 if (ts_start>= 1)
 8001f9c:	797b      	ldrb	r3, [r7, #5]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d005      	beq.n	8001fae <AIR_Logic+0x42>
		 {
			 HAL_GPIO_WritePin(GPIOC,AIR_P_SW_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fa8:	4805      	ldr	r0, [pc, #20]	@ (8001fc0 <AIR_Logic+0x54>)
 8001faa:	f001 fd19 	bl	80039e0 <HAL_GPIO_WritePin>
		 }
	}
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000338 	.word	0x20000338
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	40020800 	.word	0x40020800

08001fc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	@ 0x28
 8001fc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	4b61      	ldr	r3, [pc, #388]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a60      	ldr	r2, [pc, #384]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b5e      	ldr	r3, [pc, #376]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a59      	ldr	r2, [pc, #356]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30
 8002006:	4b57      	ldr	r3, [pc, #348]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	4b53      	ldr	r3, [pc, #332]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	4a52      	ldr	r2, [pc, #328]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6313      	str	r3, [r2, #48]	@ 0x30
 8002022:	4b50      	ldr	r3, [pc, #320]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	607b      	str	r3, [r7, #4]
 8002032:	4b4c      	ldr	r3, [pc, #304]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a4b      	ldr	r2, [pc, #300]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002038:	f043 0302 	orr.w	r3, r3, #2
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b49      	ldr	r3, [pc, #292]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	607b      	str	r3, [r7, #4]
 8002048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	4b45      	ldr	r3, [pc, #276]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	4a44      	ldr	r2, [pc, #272]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 8002054:	f043 0308 	orr.w	r3, r3, #8
 8002058:	6313      	str	r3, [r2, #48]	@ 0x30
 800205a:	4b42      	ldr	r3, [pc, #264]	@ (8002164 <MX_GPIO_Init+0x1a0>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	603b      	str	r3, [r7, #0]
 8002064:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_RD_Pin|AIR_P_SW_Pin, GPIO_PIN_SET);
 8002066:	2201      	movs	r2, #1
 8002068:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
 800206c:	483e      	ldr	r0, [pc, #248]	@ (8002168 <MX_GPIO_Init+0x1a4>)
 800206e:	f001 fcb7 	bl	80039e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_YW_Pin|AIR_P_SW_Pin, GPIO_PIN_RESET);
 8002072:	2200      	movs	r2, #0
 8002074:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8002078:	483b      	ldr	r0, [pc, #236]	@ (8002168 <MX_GPIO_Init+0x1a4>)
 800207a:	f001 fcb1 	bl	80039e0 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WDI_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);
 800207e:	2200      	movs	r2, #0
 8002080:	f248 0110 	movw	r1, #32784	@ 0x8010
 8002084:	4839      	ldr	r0, [pc, #228]	@ (800216c <MX_GPIO_Init+0x1a8>)
 8002086:	f001 fcab 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SC_OPEN_GPIO_Port, SC_OPEN_Pin, GPIO_PIN_SET);
 800208a:	2201      	movs	r2, #1
 800208c:	2180      	movs	r1, #128	@ 0x80
 800208e:	4837      	ldr	r0, [pc, #220]	@ (800216c <MX_GPIO_Init+0x1a8>)
 8002090:	f001 fca6 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TS_ACTIVATE_GPIO_Port, TS_ACTIVATE_Pin, GPIO_PIN_RESET);
 8002094:	2200      	movs	r2, #0
 8002096:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800209a:	4835      	ldr	r0, [pc, #212]	@ (8002170 <MX_GPIO_Init+0x1ac>)
 800209c:	f001 fca0 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin|AIR_P_SW_Pin;
 80020a0:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80020a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a6:	2301      	movs	r3, #1
 80020a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	482b      	ldr	r0, [pc, #172]	@ (8002168 <MX_GPIO_Init+0x1a4>)
 80020ba:	f001 faf3 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = V_VEHI_Pin|V_ACCU_Pin|SC_CLOSING_Pin|SC_STATE_Pin
 80020be:	23f3      	movs	r3, #243	@ 0xf3
 80020c0:	617b      	str	r3, [r7, #20]
                          |AIR_N_ACT_Pin|AIR_N_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	4825      	ldr	r0, [pc, #148]	@ (8002168 <MX_GPIO_Init+0x1a4>)
 80020d2:	f001 fae7 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_STATE_Pin|IMD_SAFE_Pin|SC_OPENING_Pin;
 80020d6:	2368      	movs	r3, #104	@ 0x68
 80020d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e2:	f107 0314 	add.w	r3, r7, #20
 80020e6:	4619      	mov	r1, r3
 80020e8:	4820      	ldr	r0, [pc, #128]	@ (800216c <MX_GPIO_Init+0x1a8>)
 80020ea:	f001 fadb 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = WDI_Pin|SC_OPEN_Pin|SPI3_CS_Pin;
 80020ee:	f248 0390 	movw	r3, #32912	@ 0x8090
 80020f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fc:	2300      	movs	r3, #0
 80020fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	4619      	mov	r1, r3
 8002106:	4819      	ldr	r0, [pc, #100]	@ (800216c <MX_GPIO_Init+0x1a8>)
 8002108:	f001 facc 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TS_ACTIVATE_Pin;
 800210c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002112:	2301      	movs	r3, #1
 8002114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	2300      	movs	r3, #0
 800211c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TS_ACTIVATE_GPIO_Port, &GPIO_InitStruct);
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	4619      	mov	r1, r3
 8002124:	4812      	ldr	r0, [pc, #72]	@ (8002170 <MX_GPIO_Init+0x1ac>)
 8002126:	f001 fabd 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DANGER_V_Pin|AIR_P_ACT_Pin|AIR_P_INT_Pin;
 800212a:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800212e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002130:	2300      	movs	r3, #0
 8002132:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002134:	2300      	movs	r3, #0
 8002136:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	4619      	mov	r1, r3
 800213e:	480c      	ldr	r0, [pc, #48]	@ (8002170 <MX_GPIO_Init+0x1ac>)
 8002140:	f001 fab0 	bl	80036a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PCHRG_ACT_Pin;
 8002144:	2304      	movs	r3, #4
 8002146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PCHRG_ACT_GPIO_Port, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4807      	ldr	r0, [pc, #28]	@ (8002174 <MX_GPIO_Init+0x1b0>)
 8002158:	f001 faa4 	bl	80036a4 <HAL_GPIO_Init>

}
 800215c:	bf00      	nop
 800215e:	3728      	adds	r7, #40	@ 0x28
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40023800 	.word	0x40023800
 8002168:	40020800 	.word	0x40020800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400
 8002174:	40020c00 	.word	0x40020c00

08002178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800217c:	f000 fb7a 	bl	8002874 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002180:	f000 f824 	bl	80021cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002184:	f7ff ff1e 	bl	8001fc4 <MX_GPIO_Init>
  MX_SPI3_Init();
 8002188:	f000 f86e 	bl	8002268 <MX_SPI3_Init>
  MX_TIM2_Init();
 800218c:	f000 fa52 	bl	8002634 <MX_TIM2_Init>
  MX_CAN1_Init();
 8002190:	f7ff fda4 	bl	8001cdc <MX_CAN1_Init>
  MX_CAN2_Init();
 8002194:	f7ff fdfc 	bl	8001d90 <MX_CAN2_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002198:	f000 fabe 	bl	8002718 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 800219c:	4809      	ldr	r0, [pc, #36]	@ (80021c4 <main+0x4c>)
 800219e:	f002 ff31 	bl	8005004 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 80021a2:	4809      	ldr	r0, [pc, #36]	@ (80021c8 <main+0x50>)
 80021a4:	f000 fcf3 	bl	8002b8e <HAL_CAN_Start>
  BMS_init();
 80021a8:	f7ff fa82 	bl	80016b0 <BMS_init>





    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80021ac:	2102      	movs	r1, #2
 80021ae:	4806      	ldr	r0, [pc, #24]	@ (80021c8 <main+0x50>)
 80021b0:	f000 ff21 	bl	8002ff6 <HAL_CAN_ActivateNotification>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <main+0x46>
    {
  	  Error_Handler();
 80021ba:	f000 f84e 	bl	800225a <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 BMS();
 80021be:	f7ff fa7d 	bl	80016bc <BMS>
 80021c2:	e7fc      	b.n	80021be <main+0x46>
 80021c4:	20000398 	.word	0x20000398
 80021c8:	200002e4 	.word	0x200002e4

080021cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b092      	sub	sp, #72	@ 0x48
 80021d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021d2:	f107 0318 	add.w	r3, r7, #24
 80021d6:	2230      	movs	r2, #48	@ 0x30
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f004 fc4f 	bl	8006a7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	60da      	str	r2, [r3, #12]
 80021ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021ee:	2302      	movs	r3, #2
 80021f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021f2:	2301      	movs	r3, #1
 80021f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021f6:	2310      	movs	r3, #16
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021fa:	2302      	movs	r3, #2
 80021fc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021fe:	2300      	movs	r3, #0
 8002200:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002202:	2308      	movs	r3, #8
 8002204:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002206:	23c0      	movs	r3, #192	@ 0xc0
 8002208:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800220a:	2304      	movs	r3, #4
 800220c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800220e:	2308      	movs	r3, #8
 8002210:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002212:	f107 0318 	add.w	r3, r7, #24
 8002216:	4618      	mov	r0, r3
 8002218:	f001 fd30 	bl	8003c7c <HAL_RCC_OscConfig>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8002222:	f000 f81a 	bl	800225a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002226:	230f      	movs	r3, #15
 8002228:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800222a:	2302      	movs	r3, #2
 800222c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002232:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002236:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	2103      	movs	r1, #3
 8002242:	4618      	mov	r0, r3
 8002244:	f001 ff6e 	bl	8004124 <HAL_RCC_ClockConfig>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800224e:	f000 f804 	bl	800225a <Error_Handler>
  }
}
 8002252:	bf00      	nop
 8002254:	3748      	adds	r7, #72	@ 0x48
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800225e:	b672      	cpsid	i
}
 8002260:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002262:	bf00      	nop
 8002264:	e7fd      	b.n	8002262 <Error_Handler+0x8>
	...

08002268 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800226c:	4b17      	ldr	r3, [pc, #92]	@ (80022cc <MX_SPI3_Init+0x64>)
 800226e:	4a18      	ldr	r2, [pc, #96]	@ (80022d0 <MX_SPI3_Init+0x68>)
 8002270:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002272:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <MX_SPI3_Init+0x64>)
 8002274:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002278:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800227a:	4b14      	ldr	r3, [pc, #80]	@ (80022cc <MX_SPI3_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002280:	4b12      	ldr	r3, [pc, #72]	@ (80022cc <MX_SPI3_Init+0x64>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002286:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <MX_SPI3_Init+0x64>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800228c:	4b0f      	ldr	r3, [pc, #60]	@ (80022cc <MX_SPI3_Init+0x64>)
 800228e:	2200      	movs	r2, #0
 8002290:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <MX_SPI3_Init+0x64>)
 8002294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002298:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800229a:	4b0c      	ldr	r3, [pc, #48]	@ (80022cc <MX_SPI3_Init+0x64>)
 800229c:	2220      	movs	r2, #32
 800229e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022a0:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <MX_SPI3_Init+0x64>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022a6:	4b09      	ldr	r3, [pc, #36]	@ (80022cc <MX_SPI3_Init+0x64>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ac:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <MX_SPI3_Init+0x64>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80022b2:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <MX_SPI3_Init+0x64>)
 80022b4:	220a      	movs	r2, #10
 80022b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80022b8:	4804      	ldr	r0, [pc, #16]	@ (80022cc <MX_SPI3_Init+0x64>)
 80022ba:	f002 f8e5 	bl	8004488 <HAL_SPI_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80022c4:	f7ff ffc9 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	2000033c 	.word	0x2000033c
 80022d0:	40003c00 	.word	0x40003c00

080022d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08a      	sub	sp, #40	@ 0x28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a19      	ldr	r2, [pc, #100]	@ (8002358 <HAL_SPI_MspInit+0x84>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d12c      	bne.n	8002350 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	4b18      	ldr	r3, [pc, #96]	@ (800235c <HAL_SPI_MspInit+0x88>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	4a17      	ldr	r2, [pc, #92]	@ (800235c <HAL_SPI_MspInit+0x88>)
 8002300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002304:	6413      	str	r3, [r2, #64]	@ 0x40
 8002306:	4b15      	ldr	r3, [pc, #84]	@ (800235c <HAL_SPI_MspInit+0x88>)
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_SPI_MspInit+0x88>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	4a10      	ldr	r2, [pc, #64]	@ (800235c <HAL_SPI_MspInit+0x88>)
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	6313      	str	r3, [r2, #48]	@ 0x30
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <HAL_SPI_MspInit+0x88>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800232e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233c:	2303      	movs	r3, #3
 800233e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002340:	2306      	movs	r3, #6
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	4619      	mov	r1, r3
 800234a:	4805      	ldr	r0, [pc, #20]	@ (8002360 <HAL_SPI_MspInit+0x8c>)
 800234c:	f001 f9aa 	bl	80036a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002350:	bf00      	nop
 8002352:	3728      	adds	r7, #40	@ 0x28
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40003c00 	.word	0x40003c00
 800235c:	40023800 	.word	0x40023800
 8002360:	40020800 	.word	0x40020800

08002364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	4b0f      	ldr	r3, [pc, #60]	@ (80023ac <HAL_MspInit+0x48>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	4a0e      	ldr	r2, [pc, #56]	@ (80023ac <HAL_MspInit+0x48>)
 8002374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002378:	6453      	str	r3, [r2, #68]	@ 0x44
 800237a:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <HAL_MspInit+0x48>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	4b08      	ldr	r3, [pc, #32]	@ (80023ac <HAL_MspInit+0x48>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	4a07      	ldr	r2, [pc, #28]	@ (80023ac <HAL_MspInit+0x48>)
 8002390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002394:	6413      	str	r3, [r2, #64]	@ 0x40
 8002396:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <HAL_MspInit+0x48>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	40023800 	.word	0x40023800

080023b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <NMI_Handler+0x4>

080023b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <HardFault_Handler+0x4>

080023c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <MemManage_Handler+0x4>

080023c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <BusFault_Handler+0x4>

080023d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <UsageFault_Handler+0x4>

080023d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr

080023e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr

080023fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002400:	f000 fa8a 	bl	8002918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002404:	bf00      	nop
 8002406:	bd80      	pop	{r7, pc}

08002408 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <CAN1_TX_IRQHandler+0x10>)
 800240e:	f000 fe17 	bl	8003040 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200002e4 	.word	0x200002e4

0800241c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002420:	4802      	ldr	r0, [pc, #8]	@ (800242c <CAN1_RX0_IRQHandler+0x10>)
 8002422:	f000 fe0d 	bl	8003040 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	200002e4 	.word	0x200002e4

08002430 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002434:	4802      	ldr	r0, [pc, #8]	@ (8002440 <TIM2_IRQHandler+0x10>)
 8002436:	f002 fe53 	bl	80050e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000398 	.word	0x20000398

08002444 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002448:	4802      	ldr	r0, [pc, #8]	@ (8002454 <CAN2_RX0_IRQHandler+0x10>)
 800244a:	f000 fdf9 	bl	8003040 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	2000030c 	.word	0x2000030c

08002458 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8002462:	4b0e      	ldr	r3, [pc, #56]	@ (800249c <ITM_SendChar+0x44>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <ITM_SendChar+0x44>)
 8002468:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800246c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800246e:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <ITM_SendChar+0x48>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a0b      	ldr	r2, [pc, #44]	@ (80024a0 <ITM_SendChar+0x48>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800247a:	bf00      	nop
 800247c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f8      	beq.n	800247c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800248a:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	6013      	str	r3, [r2, #0]
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	e000edfc 	.word	0xe000edfc
 80024a0:	e0000e00 	.word	0xe0000e00

080024a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return 1;
 80024a8:	2301      	movs	r3, #1
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr

080024b2 <_kill>:

int _kill(int pid, int sig)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
 80024ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024bc:	f004 fb42 	bl	8006b44 <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2216      	movs	r2, #22
 80024c4:	601a      	str	r2, [r3, #0]
  return -1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <_exit>:

void _exit (int status)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024da:	f04f 31ff 	mov.w	r1, #4294967295
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff ffe7 	bl	80024b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <_exit+0x12>

080024e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	e00a      	b.n	8002510 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024fa:	f3af 8000 	nop.w
 80024fe:	4601      	mov	r1, r0
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	60ba      	str	r2, [r7, #8]
 8002506:	b2ca      	uxtb	r2, r1
 8002508:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3301      	adds	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	dbf0      	blt.n	80024fa <_read+0x12>
  }

  return len;
 8002518:	687b      	ldr	r3, [r7, #4]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b086      	sub	sp, #24
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800252e:	2300      	movs	r3, #0
 8002530:	617b      	str	r3, [r7, #20]
 8002532:	e009      	b.n	8002548 <_write+0x26>
  {
    //__io_putchar(*ptr++);
    ITM_SendChar(*ptr++); //Diese Zeile kann gelscht werden wenn kein printf ber SWV mehr gewollt ist
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	1c5a      	adds	r2, r3, #1
 8002538:	60ba      	str	r2, [r7, #8]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff8b 	bl	8002458 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	429a      	cmp	r2, r3
 800254e:	dbf1      	blt.n	8002534 <_write+0x12>
  }
  return len;
 8002550:	687b      	ldr	r3, [r7, #4]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <_close>:

int _close(int file)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002562:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002580:	605a      	str	r2, [r3, #4]
  return 0;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <_isatty>:

int _isatty(int file)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002596:	2301      	movs	r3, #1
}
 8002598:	4618      	mov	r0, r3
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr

080025a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b085      	sub	sp, #20
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr
	...

080025bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c4:	4a14      	ldr	r2, [pc, #80]	@ (8002618 <_sbrk+0x5c>)
 80025c6:	4b15      	ldr	r3, [pc, #84]	@ (800261c <_sbrk+0x60>)
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d0:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d102      	bne.n	80025de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <_sbrk+0x64>)
 80025da:	4a12      	ldr	r2, [pc, #72]	@ (8002624 <_sbrk+0x68>)
 80025dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d207      	bcs.n	80025fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025ec:	f004 faaa 	bl	8006b44 <__errno>
 80025f0:	4603      	mov	r3, r0
 80025f2:	220c      	movs	r2, #12
 80025f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025f6:	f04f 33ff 	mov.w	r3, #4294967295
 80025fa:	e009      	b.n	8002610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025fc:	4b08      	ldr	r3, [pc, #32]	@ (8002620 <_sbrk+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002602:	4b07      	ldr	r3, [pc, #28]	@ (8002620 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	4a05      	ldr	r2, [pc, #20]	@ (8002620 <_sbrk+0x64>)
 800260c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	2000c000 	.word	0x2000c000
 800261c:	00000400 	.word	0x00000400
 8002620:	20000394 	.word	0x20000394
 8002624:	20000a38 	.word	0x20000a38

08002628 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800263a:	f107 0308 	add.w	r3, r7, #8
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	605a      	str	r2, [r3, #4]
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002648:	463b      	mov	r3, r7
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002650:	4b1d      	ldr	r3, [pc, #116]	@ (80026c8 <MX_TIM2_Init+0x94>)
 8002652:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002656:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8002658:	4b1b      	ldr	r3, [pc, #108]	@ (80026c8 <MX_TIM2_Init+0x94>)
 800265a:	222f      	movs	r2, #47	@ 0x2f
 800265c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265e:	4b1a      	ldr	r3, [pc, #104]	@ (80026c8 <MX_TIM2_Init+0x94>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002664:	4b18      	ldr	r3, [pc, #96]	@ (80026c8 <MX_TIM2_Init+0x94>)
 8002666:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800266a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800266c:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <MX_TIM2_Init+0x94>)
 800266e:	2200      	movs	r2, #0
 8002670:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002672:	4b15      	ldr	r3, [pc, #84]	@ (80026c8 <MX_TIM2_Init+0x94>)
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002678:	4813      	ldr	r0, [pc, #76]	@ (80026c8 <MX_TIM2_Init+0x94>)
 800267a:	f002 fc74 	bl	8004f66 <HAL_TIM_Base_Init>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002684:	f7ff fde9 	bl	800225a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002688:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800268c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800268e:	f107 0308 	add.w	r3, r7, #8
 8002692:	4619      	mov	r1, r3
 8002694:	480c      	ldr	r0, [pc, #48]	@ (80026c8 <MX_TIM2_Init+0x94>)
 8002696:	f002 fe2b 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026a0:	f7ff fddb 	bl	800225a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a4:	2300      	movs	r3, #0
 80026a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a8:	2300      	movs	r3, #0
 80026aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026ac:	463b      	mov	r3, r7
 80026ae:	4619      	mov	r1, r3
 80026b0:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <MX_TIM2_Init+0x94>)
 80026b2:	f003 f83d 	bl	8005730 <HAL_TIMEx_MasterConfigSynchronization>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026bc:	f7ff fdcd 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026c0:	bf00      	nop
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000398 	.word	0x20000398

080026cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026dc:	d115      	bne.n	800270a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <HAL_TIM_Base_MspInit+0x48>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002714 <HAL_TIM_Base_MspInit+0x48>)
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ee:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <HAL_TIM_Base_MspInit+0x48>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2100      	movs	r1, #0
 80026fe:	201c      	movs	r0, #28
 8002700:	f000 ff99 	bl	8003636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002704:	201c      	movs	r0, #28
 8002706:	f000 ffb2 	bl	800366e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800270a:	bf00      	nop
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40023800 	.word	0x40023800

08002718 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800271c:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800271e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002722:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002724:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002726:	2204      	movs	r2, #4
 8002728:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800272a:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800272c:	2202      	movs	r2, #2
 800272e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002730:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002736:	4b0c      	ldr	r3, [pc, #48]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002738:	2202      	movs	r2, #2
 800273a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800273c:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800273e:	2200      	movs	r2, #0
 8002740:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002742:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002744:	2200      	movs	r2, #0
 8002746:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002748:	4b07      	ldr	r3, [pc, #28]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800274a:	2201      	movs	r2, #1
 800274c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002750:	2200      	movs	r2, #0
 8002752:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002754:	4804      	ldr	r0, [pc, #16]	@ (8002768 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8002756:	f001 f974 	bl	8003a42 <HAL_PCD_Init>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8002760:	f7ff fd7b 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200003e0 	.word	0x200003e0

0800276c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08a      	sub	sp, #40	@ 0x28
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 0314 	add.w	r3, r7, #20
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800278c:	d13f      	bne.n	800280e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	4b21      	ldr	r3, [pc, #132]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a20      	ldr	r2, [pc, #128]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b1e      	ldr	r3, [pc, #120]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4817      	ldr	r0, [pc, #92]	@ (800281c <HAL_PCD_MspInit+0xb0>)
 80027c0:	f000 ff70 	bl	80036a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80027c4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80027c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ca:	2302      	movs	r3, #2
 80027cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d2:	2303      	movs	r3, #3
 80027d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027d6:	230a      	movs	r3, #10
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	4619      	mov	r1, r3
 80027e0:	480e      	ldr	r0, [pc, #56]	@ (800281c <HAL_PCD_MspInit+0xb0>)
 80027e2:	f000 ff5f 	bl	80036a4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80027e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 80027e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 80027ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027f0:	6353      	str	r3, [r2, #52]	@ 0x34
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	4a07      	ldr	r2, [pc, #28]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 80027fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002800:	6453      	str	r3, [r2, #68]	@ 0x44
 8002802:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <HAL_PCD_MspInit+0xac>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800280e:	bf00      	nop
 8002810:	3728      	adds	r7, #40	@ 0x28
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800
 800281c:	40020000 	.word	0x40020000

08002820 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002858 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002824:	f7ff ff00 	bl	8002628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002828:	480c      	ldr	r0, [pc, #48]	@ (800285c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800282a:	490d      	ldr	r1, [pc, #52]	@ (8002860 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800282c:	4a0d      	ldr	r2, [pc, #52]	@ (8002864 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800282e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002830:	e002      	b.n	8002838 <LoopCopyDataInit>

08002832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002836:	3304      	adds	r3, #4

08002838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800283a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800283c:	d3f9      	bcc.n	8002832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800283e:	4a0a      	ldr	r2, [pc, #40]	@ (8002868 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002840:	4c0a      	ldr	r4, [pc, #40]	@ (800286c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002844:	e001      	b.n	800284a <LoopFillZerobss>

08002846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002848:	3204      	adds	r2, #4

0800284a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800284a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800284c:	d3fb      	bcc.n	8002846 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800284e:	f004 f97f 	bl	8006b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002852:	f7ff fc91 	bl	8002178 <main>
  bx  lr    
 8002856:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002858:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800285c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002860:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8002864:	08009348 	.word	0x08009348
  ldr r2, =_sbss
 8002868:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 800286c:	20000a34 	.word	0x20000a34

08002870 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002870:	e7fe      	b.n	8002870 <ADC_IRQHandler>
	...

08002874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002878:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <HAL_Init+0x40>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0d      	ldr	r2, [pc, #52]	@ (80028b4 <HAL_Init+0x40>)
 800287e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002882:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002884:	4b0b      	ldr	r3, [pc, #44]	@ (80028b4 <HAL_Init+0x40>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a0a      	ldr	r2, [pc, #40]	@ (80028b4 <HAL_Init+0x40>)
 800288a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800288e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <HAL_Init+0x40>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a07      	ldr	r2, [pc, #28]	@ (80028b4 <HAL_Init+0x40>)
 8002896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800289a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800289c:	2003      	movs	r0, #3
 800289e:	f000 febf 	bl	8003620 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028a2:	200f      	movs	r0, #15
 80028a4:	f000 f808 	bl	80028b8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80028a8:	f7ff fd5c 	bl	8002364 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40023c00 	.word	0x40023c00

080028b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028c0:	4b12      	ldr	r3, [pc, #72]	@ (800290c <HAL_InitTick+0x54>)
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <HAL_InitTick+0x58>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	4619      	mov	r1, r3
 80028ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80028d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 fed7 	bl	800368a <HAL_SYSTICK_Config>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e00e      	b.n	8002904 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b0f      	cmp	r3, #15
 80028ea:	d80a      	bhi.n	8002902 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028ec:	2200      	movs	r2, #0
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	f04f 30ff 	mov.w	r0, #4294967295
 80028f4:	f000 fe9f 	bl	8003636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028f8:	4a06      	ldr	r2, [pc, #24]	@ (8002914 <HAL_InitTick+0x5c>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e000      	b.n	8002904 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
}
 8002904:	4618      	mov	r0, r3
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20000060 	.word	0x20000060
 8002910:	20000068 	.word	0x20000068
 8002914:	20000064 	.word	0x20000064

08002918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800291c:	4b05      	ldr	r3, [pc, #20]	@ (8002934 <HAL_IncTick+0x1c>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_IncTick+0x20>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4413      	add	r3, r2
 8002928:	4a03      	ldr	r2, [pc, #12]	@ (8002938 <HAL_IncTick+0x20>)
 800292a:	6013      	str	r3, [r2, #0]
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	20000068 	.word	0x20000068
 8002938:	200008e4 	.word	0x200008e4

0800293c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return uwTick;
 8002940:	4b02      	ldr	r3, [pc, #8]	@ (800294c <HAL_GetTick+0x10>)
 8002942:	681b      	ldr	r3, [r3, #0]
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr
 800294c:	200008e4 	.word	0x200008e4

08002950 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002958:	f7ff fff0 	bl	800293c <HAL_GetTick>
 800295c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002968:	d005      	beq.n	8002976 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800296a:	4b0a      	ldr	r3, [pc, #40]	@ (8002994 <HAL_Delay+0x44>)
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4413      	add	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002976:	bf00      	nop
 8002978:	f7ff ffe0 	bl	800293c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	429a      	cmp	r2, r3
 8002986:	d8f7      	bhi.n	8002978 <HAL_Delay+0x28>
  {
  }
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20000068 	.word	0x20000068

08002998 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e0ed      	b.n	8002b86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7ff fa20 	bl	8001dfc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0201 	orr.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029cc:	f7ff ffb6 	bl	800293c <HAL_GetTick>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029d2:	e012      	b.n	80029fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029d4:	f7ff ffb2 	bl	800293c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b0a      	cmp	r3, #10
 80029e0:	d90b      	bls.n	80029fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2205      	movs	r2, #5
 80029f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e0c5      	b.n	8002b86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0e5      	beq.n	80029d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0202 	bic.w	r2, r2, #2
 8002a16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a18:	f7ff ff90 	bl	800293c <HAL_GetTick>
 8002a1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a1e:	e012      	b.n	8002a46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a20:	f7ff ff8c 	bl	800293c <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b0a      	cmp	r3, #10
 8002a2c:	d90b      	bls.n	8002a46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2205      	movs	r2, #5
 8002a3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e09f      	b.n	8002b86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1e5      	bne.n	8002a20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7e1b      	ldrb	r3, [r3, #24]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d108      	bne.n	8002a6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	7e5b      	ldrb	r3, [r3, #25]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d108      	bne.n	8002a98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	e007      	b.n	8002aa8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002aa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7e9b      	ldrb	r3, [r3, #26]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d108      	bne.n	8002ac2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0220 	orr.w	r2, r2, #32
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	e007      	b.n	8002ad2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0220 	bic.w	r2, r2, #32
 8002ad0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	7edb      	ldrb	r3, [r3, #27]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d108      	bne.n	8002aec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0210 	bic.w	r2, r2, #16
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	e007      	b.n	8002afc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0210 	orr.w	r2, r2, #16
 8002afa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	7f1b      	ldrb	r3, [r3, #28]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d108      	bne.n	8002b16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 0208 	orr.w	r2, r2, #8
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	e007      	b.n	8002b26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0208 	bic.w	r2, r2, #8
 8002b24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7f5b      	ldrb	r3, [r3, #29]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d108      	bne.n	8002b40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f042 0204 	orr.w	r2, r2, #4
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e007      	b.n	8002b50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0204 	bic.w	r2, r2, #4
 8002b4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	ea42 0103 	orr.w	r1, r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	1e5a      	subs	r2, r3, #1
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b084      	sub	sp, #16
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d12e      	bne.n	8002c00 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0201 	bic.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bba:	f7ff febf 	bl	800293c <HAL_GetTick>
 8002bbe:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002bc0:	e012      	b.n	8002be8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bc2:	f7ff febb 	bl	800293c <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b0a      	cmp	r3, #10
 8002bce:	d90b      	bls.n	8002be8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2205      	movs	r2, #5
 8002be0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e012      	b.n	8002c0e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1e5      	bne.n	8002bc2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e006      	b.n	8002c0e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c04:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
  }
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b089      	sub	sp, #36	@ 0x24
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c34:	7ffb      	ldrb	r3, [r7, #31]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d003      	beq.n	8002c42 <HAL_CAN_AddTxMessage+0x2c>
 8002c3a:	7ffb      	ldrb	r3, [r7, #31]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	f040 80ad 	bne.w	8002d9c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10a      	bne.n	8002c62 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d105      	bne.n	8002c62 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 8095 	beq.w	8002d8c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	0e1b      	lsrs	r3, r3, #24
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	409a      	lsls	r2, r3
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10d      	bne.n	8002c9a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c88:	68f9      	ldr	r1, [r7, #12]
 8002c8a:	6809      	ldr	r1, [r1, #0]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	3318      	adds	r3, #24
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	440b      	add	r3, r1
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	e00f      	b.n	8002cba <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ca4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002caa:	68f9      	ldr	r1, [r7, #12]
 8002cac:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002cae:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	3318      	adds	r3, #24
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	440b      	add	r3, r1
 8002cb8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6819      	ldr	r1, [r3, #0]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	691a      	ldr	r2, [r3, #16]
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3318      	adds	r3, #24
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	440b      	add	r3, r1
 8002cca:	3304      	adds	r3, #4
 8002ccc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	7d1b      	ldrb	r3, [r3, #20]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d111      	bne.n	8002cfa <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	3318      	adds	r3, #24
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	6811      	ldr	r1, [r2, #0]
 8002cea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	3318      	adds	r3, #24
 8002cf2:	011b      	lsls	r3, r3, #4
 8002cf4:	440b      	add	r3, r1
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3307      	adds	r3, #7
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	061a      	lsls	r2, r3, #24
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3306      	adds	r3, #6
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	041b      	lsls	r3, r3, #16
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	3305      	adds	r3, #5
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	4313      	orrs	r3, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	3204      	adds	r2, #4
 8002d1a:	7812      	ldrb	r2, [r2, #0]
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	6811      	ldr	r1, [r2, #0]
 8002d22:	ea43 0200 	orr.w	r2, r3, r0
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	440b      	add	r3, r1
 8002d2c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002d30:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3303      	adds	r3, #3
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	061a      	lsls	r2, r3, #24
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	3302      	adds	r3, #2
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	041b      	lsls	r3, r3, #16
 8002d42:	431a      	orrs	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3301      	adds	r3, #1
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	021b      	lsls	r3, r3, #8
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	7812      	ldrb	r2, [r2, #0]
 8002d52:	4610      	mov	r0, r2
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	6811      	ldr	r1, [r2, #0]
 8002d58:	ea43 0200 	orr.w	r2, r3, r0
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	011b      	lsls	r3, r3, #4
 8002d60:	440b      	add	r3, r1
 8002d62:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002d66:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	3318      	adds	r3, #24
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	4413      	add	r3, r2
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	6811      	ldr	r1, [r2, #0]
 8002d7a:	f043 0201 	orr.w	r2, r3, #1
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	3318      	adds	r3, #24
 8002d82:	011b      	lsls	r3, r3, #4
 8002d84:	440b      	add	r3, r1
 8002d86:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e00e      	b.n	8002daa <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e006      	b.n	8002daa <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
  }
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3724      	adds	r7, #36	@ 0x24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002db4:	b480      	push	{r7}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dc8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d003      	beq.n	8002dd8 <HAL_CAN_GetRxMessage+0x24>
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	f040 8103 	bne.w	8002fde <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10e      	bne.n	8002dfc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d116      	bne.n	8002e1a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0f7      	b.n	8002fec <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	f003 0303 	and.w	r3, r3, #3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d107      	bne.n	8002e1a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0e8      	b.n	8002fec <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	331b      	adds	r3, #27
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	4413      	add	r3, r2
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0204 	and.w	r2, r3, #4
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10c      	bne.n	8002e52 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	331b      	adds	r3, #27
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	4413      	add	r3, r2
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	0d5b      	lsrs	r3, r3, #21
 8002e48:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	e00b      	b.n	8002e6a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	331b      	adds	r3, #27
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	4413      	add	r3, r2
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	08db      	lsrs	r3, r3, #3
 8002e62:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	331b      	adds	r3, #27
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	4413      	add	r3, r2
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0202 	and.w	r2, r3, #2
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	331b      	adds	r3, #27
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d003      	beq.n	8002ea0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2208      	movs	r2, #8
 8002e9c:	611a      	str	r2, [r3, #16]
 8002e9e:	e00b      	b.n	8002eb8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	331b      	adds	r3, #27
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4413      	add	r3, r2
 8002eac:	3304      	adds	r3, #4
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 020f 	and.w	r2, r3, #15
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	331b      	adds	r3, #27
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	331b      	adds	r3, #27
 8002ed8:	011b      	lsls	r3, r3, #4
 8002eda:	4413      	add	r3, r2
 8002edc:	3304      	adds	r3, #4
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0c1b      	lsrs	r3, r3, #16
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	4413      	add	r3, r2
 8002ef2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	4413      	add	r3, r2
 8002f08:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	0a1a      	lsrs	r2, r3, #8
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	b2d2      	uxtb	r2, r2
 8002f16:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	011b      	lsls	r3, r3, #4
 8002f20:	4413      	add	r3, r2
 8002f22:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	0c1a      	lsrs	r2, r3, #16
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	011b      	lsls	r3, r3, #4
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	0e1a      	lsrs	r2, r3, #24
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	3303      	adds	r3, #3
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	4413      	add	r3, r2
 8002f56:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	4413      	add	r3, r2
 8002f6e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	0a1a      	lsrs	r2, r3, #8
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	3305      	adds	r3, #5
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	011b      	lsls	r3, r3, #4
 8002f86:	4413      	add	r3, r2
 8002f88:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	0c1a      	lsrs	r2, r3, #16
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	3306      	adds	r3, #6
 8002f94:	b2d2      	uxtb	r2, r2
 8002f96:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	4413      	add	r3, r2
 8002fa2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	0e1a      	lsrs	r2, r3, #24
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	3307      	adds	r3, #7
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d108      	bne.n	8002fca <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68da      	ldr	r2, [r3, #12]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0220 	orr.w	r2, r2, #32
 8002fc6:	60da      	str	r2, [r3, #12]
 8002fc8:	e007      	b.n	8002fda <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 0220 	orr.w	r2, r2, #32
 8002fd8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	e006      	b.n	8002fec <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
  }
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	371c      	adds	r7, #28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b085      	sub	sp, #20
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003006:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d002      	beq.n	8003014 <HAL_CAN_ActivateNotification+0x1e>
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d109      	bne.n	8003028 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6959      	ldr	r1, [r3, #20]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003024:	2300      	movs	r3, #0
 8003026:	e006      	b.n	8003036 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr

08003040 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08a      	sub	sp, #40	@ 0x28
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003048:	2300      	movs	r3, #0
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800307c:	6a3b      	ldr	r3, [r7, #32]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d07c      	beq.n	8003180 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	d023      	beq.n	80030d8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2201      	movs	r2, #1
 8003096:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f983 	bl	80033ae <HAL_CAN_TxMailbox0CompleteCallback>
 80030a8:	e016      	b.n	80030d8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d004      	beq.n	80030be <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80030bc:	e00c      	b.n	80030d8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d004      	beq.n	80030d2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80030c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d0:	e002      	b.n	80030d8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 f986 	bl	80033e4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d024      	beq.n	800312c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030ea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f962 	bl	80033c0 <HAL_CAN_TxMailbox1CompleteCallback>
 80030fc:	e016      	b.n	800312c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003104:	2b00      	cmp	r3, #0
 8003106:	d004      	beq.n	8003112 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003110:	e00c      	b.n	800312c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003118:	2b00      	cmp	r3, #0
 800311a:	d004      	beq.n	8003126 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800311c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
 8003124:	e002      	b.n	800312c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f965 	bl	80033f6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d024      	beq.n	8003180 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800313e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f941 	bl	80033d2 <HAL_CAN_TxMailbox2CompleteCallback>
 8003150:	e016      	b.n	8003180 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d004      	beq.n	8003166 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24
 8003164:	e00c      	b.n	8003180 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d004      	beq.n	800317a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003176:	627b      	str	r3, [r7, #36]	@ 0x24
 8003178:	e002      	b.n	8003180 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f944 	bl	8003408 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	f003 0308 	and.w	r3, r3, #8
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00c      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2210      	movs	r2, #16
 80031a2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d006      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2208      	movs	r2, #8
 80031be:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f92a 	bl	800341a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d009      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe fa4e 	bl	8001680 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00c      	beq.n	8003208 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f003 0310 	and.w	r3, r3, #16
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d007      	beq.n	8003208 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2210      	movs	r2, #16
 8003206:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	f003 0320 	and.w	r3, r3, #32
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d006      	beq.n	800322a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2208      	movs	r2, #8
 8003222:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f90a 	bl	800343e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800322a:	6a3b      	ldr	r3, [r7, #32]
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b00      	cmp	r3, #0
 8003232:	d009      	beq.n	8003248 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f8f2 	bl	800342c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00b      	beq.n	800326a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	f003 0310 	and.w	r3, r3, #16
 8003258:	2b00      	cmp	r3, #0
 800325a:	d006      	beq.n	800326a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2210      	movs	r2, #16
 8003262:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f8f3 	bl	8003450 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800326a:	6a3b      	ldr	r3, [r7, #32]
 800326c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d006      	beq.n	800328c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2208      	movs	r2, #8
 8003284:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f8eb 	bl	8003462 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d07b      	beq.n	800338e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d072      	beq.n	8003386 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d008      	beq.n	80032bc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	f043 0301 	orr.w	r3, r3, #1
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d008      	beq.n	80032d8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80032d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d2:	f043 0302 	orr.w	r3, r3, #2
 80032d6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032d8:	6a3b      	ldr	r3, [r7, #32]
 80032da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d008      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80032ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ee:	f043 0304 	orr.w	r3, r3, #4
 80032f2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d043      	beq.n	8003386 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003304:	2b00      	cmp	r3, #0
 8003306:	d03e      	beq.n	8003386 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800330e:	2b60      	cmp	r3, #96	@ 0x60
 8003310:	d02b      	beq.n	800336a <HAL_CAN_IRQHandler+0x32a>
 8003312:	2b60      	cmp	r3, #96	@ 0x60
 8003314:	d82e      	bhi.n	8003374 <HAL_CAN_IRQHandler+0x334>
 8003316:	2b50      	cmp	r3, #80	@ 0x50
 8003318:	d022      	beq.n	8003360 <HAL_CAN_IRQHandler+0x320>
 800331a:	2b50      	cmp	r3, #80	@ 0x50
 800331c:	d82a      	bhi.n	8003374 <HAL_CAN_IRQHandler+0x334>
 800331e:	2b40      	cmp	r3, #64	@ 0x40
 8003320:	d019      	beq.n	8003356 <HAL_CAN_IRQHandler+0x316>
 8003322:	2b40      	cmp	r3, #64	@ 0x40
 8003324:	d826      	bhi.n	8003374 <HAL_CAN_IRQHandler+0x334>
 8003326:	2b30      	cmp	r3, #48	@ 0x30
 8003328:	d010      	beq.n	800334c <HAL_CAN_IRQHandler+0x30c>
 800332a:	2b30      	cmp	r3, #48	@ 0x30
 800332c:	d822      	bhi.n	8003374 <HAL_CAN_IRQHandler+0x334>
 800332e:	2b10      	cmp	r3, #16
 8003330:	d002      	beq.n	8003338 <HAL_CAN_IRQHandler+0x2f8>
 8003332:	2b20      	cmp	r3, #32
 8003334:	d005      	beq.n	8003342 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003336:	e01d      	b.n	8003374 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333a:	f043 0308 	orr.w	r3, r3, #8
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003340:	e019      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003344:	f043 0310 	orr.w	r3, r3, #16
 8003348:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800334a:	e014      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	f043 0320 	orr.w	r3, r3, #32
 8003352:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003354:	e00f      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800335c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800335e:	e00a      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003368:	e005      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003372:	e000      	b.n	8003376 <HAL_CAN_IRQHandler+0x336>
            break;
 8003374:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	699a      	ldr	r2, [r3, #24]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003384:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2204      	movs	r2, #4
 800338c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	2b00      	cmp	r3, #0
 8003392:	d008      	beq.n	80033a6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f867 	bl	8003474 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80033a6:	bf00      	nop
 80033a8:	3728      	adds	r7, #40	@ 0x28
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr

080033d2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b083      	sub	sp, #12
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr

080033e4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr

080033f6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr

0800343e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr

08003450 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr

08003462 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr

08003474 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr
	...

08003488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003498:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <__NVIC_SetPriorityGrouping+0x44>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034a4:	4013      	ands	r3, r2
 80034a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ba:	4a04      	ldr	r2, [pc, #16]	@ (80034cc <__NVIC_SetPriorityGrouping+0x44>)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	60d3      	str	r3, [r2, #12]
}
 80034c0:	bf00      	nop
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000ed00 	.word	0xe000ed00

080034d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034d4:	4b04      	ldr	r3, [pc, #16]	@ (80034e8 <__NVIC_GetPriorityGrouping+0x18>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	0a1b      	lsrs	r3, r3, #8
 80034da:	f003 0307 	and.w	r3, r3, #7
}
 80034de:	4618      	mov	r0, r3
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	e000ed00 	.word	0xe000ed00

080034ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	db0b      	blt.n	8003516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	f003 021f 	and.w	r2, r3, #31
 8003504:	4906      	ldr	r1, [pc, #24]	@ (8003520 <__NVIC_EnableIRQ+0x34>)
 8003506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350a:	095b      	lsrs	r3, r3, #5
 800350c:	2001      	movs	r0, #1
 800350e:	fa00 f202 	lsl.w	r2, r0, r2
 8003512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100

08003524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	db0a      	blt.n	800354e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	490c      	ldr	r1, [pc, #48]	@ (8003570 <__NVIC_SetPriority+0x4c>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	0112      	lsls	r2, r2, #4
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	440b      	add	r3, r1
 8003548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800354c:	e00a      	b.n	8003564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	4908      	ldr	r1, [pc, #32]	@ (8003574 <__NVIC_SetPriority+0x50>)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3b04      	subs	r3, #4
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	440b      	add	r3, r1
 8003562:	761a      	strb	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	e000e100 	.word	0xe000e100
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f1c3 0307 	rsb	r3, r3, #7
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf28      	it	cs
 8003596:	2304      	movcs	r3, #4
 8003598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3304      	adds	r3, #4
 800359e:	2b06      	cmp	r3, #6
 80035a0:	d902      	bls.n	80035a8 <NVIC_EncodePriority+0x30>
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	3b03      	subs	r3, #3
 80035a6:	e000      	b.n	80035aa <NVIC_EncodePriority+0x32>
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c0:	f04f 31ff 	mov.w	r1, #4294967295
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ca:	43d9      	mvns	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d0:	4313      	orrs	r3, r2
         );
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3724      	adds	r7, #36	@ 0x24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035ec:	d301      	bcc.n	80035f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035ee:	2301      	movs	r3, #1
 80035f0:	e00f      	b.n	8003612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f2:	4a0a      	ldr	r2, [pc, #40]	@ (800361c <SysTick_Config+0x40>)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fa:	210f      	movs	r1, #15
 80035fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003600:	f7ff ff90 	bl	8003524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003604:	4b05      	ldr	r3, [pc, #20]	@ (800361c <SysTick_Config+0x40>)
 8003606:	2200      	movs	r2, #0
 8003608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360a:	4b04      	ldr	r3, [pc, #16]	@ (800361c <SysTick_Config+0x40>)
 800360c:	2207      	movs	r2, #7
 800360e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	e000e010 	.word	0xe000e010

08003620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7ff ff2d 	bl	8003488 <__NVIC_SetPriorityGrouping>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003636:	b580      	push	{r7, lr}
 8003638:	b086      	sub	sp, #24
 800363a:	af00      	add	r7, sp, #0
 800363c:	4603      	mov	r3, r0
 800363e:	60b9      	str	r1, [r7, #8]
 8003640:	607a      	str	r2, [r7, #4]
 8003642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003648:	f7ff ff42 	bl	80034d0 <__NVIC_GetPriorityGrouping>
 800364c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	6978      	ldr	r0, [r7, #20]
 8003654:	f7ff ff90 	bl	8003578 <NVIC_EncodePriority>
 8003658:	4602      	mov	r2, r0
 800365a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff ff5f 	bl	8003524 <__NVIC_SetPriority>
}
 8003666:	bf00      	nop
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff ff35 	bl	80034ec <__NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b082      	sub	sp, #8
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff ffa2 	bl	80035dc <SysTick_Config>
 8003698:	4603      	mov	r3, r0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
	...

080036a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036b2:	e16f      	b.n	8003994 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	2101      	movs	r1, #1
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	fa01 f303 	lsl.w	r3, r1, r3
 80036c0:	4013      	ands	r3, r2
 80036c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f000 8161 	beq.w	800398e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d005      	beq.n	80036e4 <HAL_GPIO_Init+0x40>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 0303 	and.w	r3, r3, #3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d130      	bne.n	8003746 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	2203      	movs	r2, #3
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4013      	ands	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800371a:	2201      	movs	r2, #1
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	43db      	mvns	r3, r3
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	4013      	ands	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	091b      	lsrs	r3, r3, #4
 8003730:	f003 0201 	and.w	r2, r3, #1
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	2b03      	cmp	r3, #3
 8003750:	d017      	beq.n	8003782 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	2203      	movs	r2, #3
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43db      	mvns	r3, r3
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	4013      	ands	r3, r2
 8003768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d123      	bne.n	80037d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	08da      	lsrs	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3208      	adds	r2, #8
 8003796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800379a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	220f      	movs	r2, #15
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	43db      	mvns	r3, r3
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4013      	ands	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	08da      	lsrs	r2, r3, #3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3208      	adds	r2, #8
 80037d0:	6939      	ldr	r1, [r7, #16]
 80037d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	2203      	movs	r2, #3
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4013      	ands	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 0203 	and.w	r2, r3, #3
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	4313      	orrs	r3, r2
 8003802:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 80bb 	beq.w	800398e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003818:	2300      	movs	r3, #0
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	4b64      	ldr	r3, [pc, #400]	@ (80039b0 <HAL_GPIO_Init+0x30c>)
 800381e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003820:	4a63      	ldr	r2, [pc, #396]	@ (80039b0 <HAL_GPIO_Init+0x30c>)
 8003822:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003826:	6453      	str	r3, [r2, #68]	@ 0x44
 8003828:	4b61      	ldr	r3, [pc, #388]	@ (80039b0 <HAL_GPIO_Init+0x30c>)
 800382a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003830:	60bb      	str	r3, [r7, #8]
 8003832:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003834:	4a5f      	ldr	r2, [pc, #380]	@ (80039b4 <HAL_GPIO_Init+0x310>)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	089b      	lsrs	r3, r3, #2
 800383a:	3302      	adds	r3, #2
 800383c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003840:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	220f      	movs	r2, #15
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	43db      	mvns	r3, r3
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	4013      	ands	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a57      	ldr	r2, [pc, #348]	@ (80039b8 <HAL_GPIO_Init+0x314>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d031      	beq.n	80038c4 <HAL_GPIO_Init+0x220>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a56      	ldr	r2, [pc, #344]	@ (80039bc <HAL_GPIO_Init+0x318>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d02b      	beq.n	80038c0 <HAL_GPIO_Init+0x21c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a55      	ldr	r2, [pc, #340]	@ (80039c0 <HAL_GPIO_Init+0x31c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d025      	beq.n	80038bc <HAL_GPIO_Init+0x218>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a54      	ldr	r2, [pc, #336]	@ (80039c4 <HAL_GPIO_Init+0x320>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d01f      	beq.n	80038b8 <HAL_GPIO_Init+0x214>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a53      	ldr	r2, [pc, #332]	@ (80039c8 <HAL_GPIO_Init+0x324>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d019      	beq.n	80038b4 <HAL_GPIO_Init+0x210>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a52      	ldr	r2, [pc, #328]	@ (80039cc <HAL_GPIO_Init+0x328>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d013      	beq.n	80038b0 <HAL_GPIO_Init+0x20c>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a51      	ldr	r2, [pc, #324]	@ (80039d0 <HAL_GPIO_Init+0x32c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d00d      	beq.n	80038ac <HAL_GPIO_Init+0x208>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a50      	ldr	r2, [pc, #320]	@ (80039d4 <HAL_GPIO_Init+0x330>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d007      	beq.n	80038a8 <HAL_GPIO_Init+0x204>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a4f      	ldr	r2, [pc, #316]	@ (80039d8 <HAL_GPIO_Init+0x334>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d101      	bne.n	80038a4 <HAL_GPIO_Init+0x200>
 80038a0:	2308      	movs	r3, #8
 80038a2:	e010      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038a4:	2309      	movs	r3, #9
 80038a6:	e00e      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038a8:	2307      	movs	r3, #7
 80038aa:	e00c      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038ac:	2306      	movs	r3, #6
 80038ae:	e00a      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038b0:	2305      	movs	r3, #5
 80038b2:	e008      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038b4:	2304      	movs	r3, #4
 80038b6:	e006      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038b8:	2303      	movs	r3, #3
 80038ba:	e004      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038bc:	2302      	movs	r3, #2
 80038be:	e002      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <HAL_GPIO_Init+0x222>
 80038c4:	2300      	movs	r3, #0
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	f002 0203 	and.w	r2, r2, #3
 80038cc:	0092      	lsls	r2, r2, #2
 80038ce:	4093      	lsls	r3, r2
 80038d0:	461a      	mov	r2, r3
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038d8:	4936      	ldr	r1, [pc, #216]	@ (80039b4 <HAL_GPIO_Init+0x310>)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	089b      	lsrs	r3, r3, #2
 80038de:	3302      	adds	r3, #2
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038e6:	4b3d      	ldr	r3, [pc, #244]	@ (80039dc <HAL_GPIO_Init+0x338>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4013      	ands	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4313      	orrs	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800390a:	4a34      	ldr	r2, [pc, #208]	@ (80039dc <HAL_GPIO_Init+0x338>)
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003910:	4b32      	ldr	r3, [pc, #200]	@ (80039dc <HAL_GPIO_Init+0x338>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	43db      	mvns	r3, r3
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003934:	4a29      	ldr	r2, [pc, #164]	@ (80039dc <HAL_GPIO_Init+0x338>)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800393a:	4b28      	ldr	r3, [pc, #160]	@ (80039dc <HAL_GPIO_Init+0x338>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	43db      	mvns	r3, r3
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800395e:	4a1f      	ldr	r2, [pc, #124]	@ (80039dc <HAL_GPIO_Init+0x338>)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003964:	4b1d      	ldr	r3, [pc, #116]	@ (80039dc <HAL_GPIO_Init+0x338>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	43db      	mvns	r3, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4013      	ands	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003988:	4a14      	ldr	r2, [pc, #80]	@ (80039dc <HAL_GPIO_Init+0x338>)
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	3301      	adds	r3, #1
 8003992:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa22 f303 	lsr.w	r3, r2, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f47f ae88 	bne.w	80036b4 <HAL_GPIO_Init+0x10>
  }
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40013800 	.word	0x40013800
 80039b8:	40020000 	.word	0x40020000
 80039bc:	40020400 	.word	0x40020400
 80039c0:	40020800 	.word	0x40020800
 80039c4:	40020c00 	.word	0x40020c00
 80039c8:	40021000 	.word	0x40021000
 80039cc:	40021400 	.word	0x40021400
 80039d0:	40021800 	.word	0x40021800
 80039d4:	40021c00 	.word	0x40021c00
 80039d8:	40022000 	.word	0x40022000
 80039dc:	40013c00 	.word	0x40013c00

080039e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	807b      	strh	r3, [r7, #2]
 80039ec:	4613      	mov	r3, r2
 80039ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f0:	787b      	ldrb	r3, [r7, #1]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039fc:	e003      	b.n	8003a06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039fe:	887b      	ldrh	r3, [r7, #2]
 8003a00:	041a      	lsls	r2, r3, #16
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	619a      	str	r2, [r3, #24]
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr

08003a10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a22:	887a      	ldrh	r2, [r7, #2]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	041a      	lsls	r2, r3, #16
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	43d9      	mvns	r1, r3
 8003a2e:	887b      	ldrh	r3, [r7, #2]
 8003a30:	400b      	ands	r3, r1
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	619a      	str	r2, [r3, #24]
}
 8003a38:	bf00      	nop
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bc80      	pop	{r7}
 8003a40:	4770      	bx	lr

08003a42 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a44:	b08f      	sub	sp, #60	@ 0x3c
 8003a46:	af0a      	add	r7, sp, #40	@ 0x28
 8003a48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e10f      	b.n	8003c74 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fe fe7c 	bl	800276c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2203      	movs	r2, #3
 8003a78:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d102      	bne.n	8003a8e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f001 ff2f 	bl	80058f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	603b      	str	r3, [r7, #0]
 8003a9e:	687e      	ldr	r6, [r7, #4]
 8003aa0:	466d      	mov	r5, sp
 8003aa2:	f106 0410 	add.w	r4, r6, #16
 8003aa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ab2:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ab6:	1d33      	adds	r3, r6, #4
 8003ab8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aba:	6838      	ldr	r0, [r7, #0]
 8003abc:	f001 fec4 	bl	8005848 <USB_CoreInit>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d005      	beq.n	8003ad2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2202      	movs	r2, #2
 8003aca:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e0d0      	b.n	8003c74 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f001 ff1c 	bl	8005916 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ade:	2300      	movs	r3, #0
 8003ae0:	73fb      	strb	r3, [r7, #15]
 8003ae2:	e04a      	b.n	8003b7a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ae4:	7bfa      	ldrb	r2, [r7, #15]
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	333d      	adds	r3, #61	@ 0x3d
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003af8:	7bfa      	ldrb	r2, [r7, #15]
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	333c      	adds	r3, #60	@ 0x3c
 8003b08:	7bfa      	ldrb	r2, [r7, #15]
 8003b0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	b298      	uxth	r0, r3
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4413      	add	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	3356      	adds	r3, #86	@ 0x56
 8003b20:	4602      	mov	r2, r0
 8003b22:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b24:	7bfa      	ldrb	r2, [r7, #15]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3340      	adds	r3, #64	@ 0x40
 8003b34:	2200      	movs	r2, #0
 8003b36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b38:	7bfa      	ldrb	r2, [r7, #15]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	4413      	add	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	3344      	adds	r3, #68	@ 0x44
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003b4c:	7bfa      	ldrb	r2, [r7, #15]
 8003b4e:	6879      	ldr	r1, [r7, #4]
 8003b50:	4613      	mov	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	4413      	add	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	440b      	add	r3, r1
 8003b5a:	3348      	adds	r3, #72	@ 0x48
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003b60:	7bfa      	ldrb	r2, [r7, #15]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	334c      	adds	r3, #76	@ 0x4c
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b74:	7bfb      	ldrb	r3, [r7, #15]
 8003b76:	3301      	adds	r3, #1
 8003b78:	73fb      	strb	r3, [r7, #15]
 8003b7a:	7bfa      	ldrb	r2, [r7, #15]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d3af      	bcc.n	8003ae4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b84:	2300      	movs	r3, #0
 8003b86:	73fb      	strb	r3, [r7, #15]
 8003b88:	e044      	b.n	8003c14 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b8a:	7bfa      	ldrb	r2, [r7, #15]
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4413      	add	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	440b      	add	r3, r1
 8003b98:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ba0:	7bfa      	ldrb	r2, [r7, #15]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003bb2:	7bfa      	ldrb	r2, [r7, #15]
 8003bb4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003bb6:	7bfa      	ldrb	r2, [r7, #15]
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003be2:	7bfa      	ldrb	r2, [r7, #15]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003bf8:	7bfa      	ldrb	r2, [r7, #15]
 8003bfa:	6879      	ldr	r1, [r7, #4]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	3301      	adds	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
 8003c14:	7bfa      	ldrb	r2, [r7, #15]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d3b5      	bcc.n	8003b8a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	603b      	str	r3, [r7, #0]
 8003c24:	687e      	ldr	r6, [r7, #4]
 8003c26:	466d      	mov	r5, sp
 8003c28:	f106 0410 	add.w	r4, r6, #16
 8003c2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c34:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c38:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c3c:	1d33      	adds	r3, r6, #4
 8003c3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c40:	6838      	ldr	r0, [r7, #0]
 8003c42:	f001 feb5 	bl	80059b0 <USB_DevInit>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e00d      	b.n	8003c74 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f002 f875 	bl	8005d5c <USB_DevDisconnect>

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b08a      	sub	sp, #40	@ 0x28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e23b      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d050      	beq.n	8003d3c <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c9a:	4b9e      	ldr	r3, [pc, #632]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d00c      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ca6:	4b9b      	ldr	r3, [pc, #620]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cae:	2b08      	cmp	r3, #8
 8003cb0:	d112      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cb2:	4b98      	ldr	r3, [pc, #608]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cbe:	d10b      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc0:	4b94      	ldr	r3, [pc, #592]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d036      	beq.n	8003d3a <HAL_RCC_OscConfig+0xbe>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d132      	bne.n	8003d3a <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e216      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	4b8e      	ldr	r3, [pc, #568]	@ (8003f18 <HAL_RCC_OscConfig+0x29c>)
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d013      	beq.n	8003d12 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cea:	f7fe fe27 	bl	800293c <HAL_GetTick>
 8003cee:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cf2:	f7fe fe23 	bl	800293c <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b64      	cmp	r3, #100	@ 0x64
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e200      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d04:	4b83      	ldr	r3, [pc, #524]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x76>
 8003d10:	e014      	b.n	8003d3c <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d12:	f7fe fe13 	bl	800293c <HAL_GetTick>
 8003d16:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d18:	e008      	b.n	8003d2c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d1a:	f7fe fe0f 	bl	800293c <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b64      	cmp	r3, #100	@ 0x64
 8003d26:	d901      	bls.n	8003d2c <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e1ec      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2c:	4b79      	ldr	r3, [pc, #484]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1f0      	bne.n	8003d1a <HAL_RCC_OscConfig+0x9e>
 8003d38:	e000      	b.n	8003d3c <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d077      	beq.n	8003e38 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d48:	4b72      	ldr	r3, [pc, #456]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 030c 	and.w	r3, r3, #12
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00b      	beq.n	8003d6c <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d54:	4b6f      	ldr	r3, [pc, #444]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d126      	bne.n	8003dae <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d60:	4b6c      	ldr	r3, [pc, #432]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d120      	bne.n	8003dae <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d6c:	4b69      	ldr	r3, [pc, #420]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <HAL_RCC_OscConfig+0x108>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d001      	beq.n	8003d84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e1c0      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d84:	4b63      	ldr	r3, [pc, #396]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	21f8      	movs	r1, #248	@ 0xf8
 8003d92:	61b9      	str	r1, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d94:	69b9      	ldr	r1, [r7, #24]
 8003d96:	fa91 f1a1 	rbit	r1, r1
 8003d9a:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d9c:	6979      	ldr	r1, [r7, #20]
 8003d9e:	fab1 f181 	clz	r1, r1
 8003da2:	b2c9      	uxtb	r1, r1
 8003da4:	408b      	lsls	r3, r1
 8003da6:	495b      	ldr	r1, [pc, #364]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dac:	e044      	b.n	8003e38 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d02a      	beq.n	8003e0c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db6:	4b59      	ldr	r3, [pc, #356]	@ (8003f1c <HAL_RCC_OscConfig+0x2a0>)
 8003db8:	2201      	movs	r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbc:	f7fe fdbe 	bl	800293c <HAL_GetTick>
 8003dc0:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc2:	e008      	b.n	8003dd6 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc4:	f7fe fdba 	bl	800293c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	6a3b      	ldr	r3, [r7, #32]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d901      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e197      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd6:	4b4f      	ldr	r3, [pc, #316]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0f0      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de2:	4b4c      	ldr	r3, [pc, #304]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	21f8      	movs	r1, #248	@ 0xf8
 8003df0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df2:	6939      	ldr	r1, [r7, #16]
 8003df4:	fa91 f1a1 	rbit	r1, r1
 8003df8:	60f9      	str	r1, [r7, #12]
  return result;
 8003dfa:	68f9      	ldr	r1, [r7, #12]
 8003dfc:	fab1 f181 	clz	r1, r1
 8003e00:	b2c9      	uxtb	r1, r1
 8003e02:	408b      	lsls	r3, r1
 8003e04:	4943      	ldr	r1, [pc, #268]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	600b      	str	r3, [r1, #0]
 8003e0a:	e015      	b.n	8003e38 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e0c:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_RCC_OscConfig+0x2a0>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e12:	f7fe fd93 	bl	800293c <HAL_GetTick>
 8003e16:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e18:	e008      	b.n	8003e2c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e1a:	f7fe fd8f 	bl	800293c <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e16c      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2c:	4b39      	ldr	r3, [pc, #228]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f0      	bne.n	8003e1a <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d030      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d016      	beq.n	8003e7a <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e4c:	4b34      	ldr	r3, [pc, #208]	@ (8003f20 <HAL_RCC_OscConfig+0x2a4>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e52:	f7fe fd73 	bl	800293c <HAL_GetTick>
 8003e56:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e5a:	f7fe fd6f 	bl	800293c <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e14c      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6c:	4b29      	ldr	r3, [pc, #164]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x1de>
 8003e78:	e015      	b.n	8003ea6 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e7a:	4b29      	ldr	r3, [pc, #164]	@ (8003f20 <HAL_RCC_OscConfig+0x2a4>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e80:	f7fe fd5c 	bl	800293c <HAL_GetTick>
 8003e84:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e88:	f7fe fd58 	bl	800293c <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6a3b      	ldr	r3, [r7, #32]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e135      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	f000 8087 	beq.w	8003fc2 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eba:	4b16      	ldr	r3, [pc, #88]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d110      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60bb      	str	r3, [r7, #8]
 8003eca:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	4a11      	ldr	r2, [pc, #68]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8003f14 <HAL_RCC_OscConfig+0x298>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8003f24 <HAL_RCC_OscConfig+0x2a8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a0d      	ldr	r2, [pc, #52]	@ (8003f24 <HAL_RCC_OscConfig+0x2a8>)
 8003eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef2:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_RCC_OscConfig+0x2a8>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d122      	bne.n	8003f46 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f00:	4b08      	ldr	r3, [pc, #32]	@ (8003f24 <HAL_RCC_OscConfig+0x2a8>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a07      	ldr	r2, [pc, #28]	@ (8003f24 <HAL_RCC_OscConfig+0x2a8>)
 8003f06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f0c:	f7fe fd16 	bl	800293c <HAL_GetTick>
 8003f10:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f12:	e012      	b.n	8003f3a <HAL_RCC_OscConfig+0x2be>
 8003f14:	40023800 	.word	0x40023800
 8003f18:	40023802 	.word	0x40023802
 8003f1c:	42470000 	.word	0x42470000
 8003f20:	42470e80 	.word	0x42470e80
 8003f24:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f28:	f7fe fd08 	bl	800293c <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e0e5      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3a:	4b75      	ldr	r3, [pc, #468]	@ (8004110 <HAL_RCC_OscConfig+0x494>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0f0      	beq.n	8003f28 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	4b72      	ldr	r3, [pc, #456]	@ (8004114 <HAL_RCC_OscConfig+0x498>)
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d015      	beq.n	8003f84 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f58:	f7fe fcf0 	bl	800293c <HAL_GetTick>
 8003f5c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f5e:	e00a      	b.n	8003f76 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f60:	f7fe fcec 	bl	800293c <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e0c7      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f76:	4b68      	ldr	r3, [pc, #416]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8003f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0ee      	beq.n	8003f60 <HAL_RCC_OscConfig+0x2e4>
 8003f82:	e014      	b.n	8003fae <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f84:	f7fe fcda 	bl	800293c <HAL_GetTick>
 8003f88:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8a:	e00a      	b.n	8003fa2 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f8c:	f7fe fcd6 	bl	800293c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e0b1      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa2:	4b5d      	ldr	r3, [pc, #372]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1ee      	bne.n	8003f8c <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d105      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb6:	4b58      	ldr	r3, [pc, #352]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fba:	4a57      	ldr	r2, [pc, #348]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8003fbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 809c 	beq.w	8004104 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fcc:	4b52      	ldr	r3, [pc, #328]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f003 030c 	and.w	r3, r3, #12
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d061      	beq.n	800409c <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d146      	bne.n	800406e <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe0:	4b4e      	ldr	r3, [pc, #312]	@ (800411c <HAL_RCC_OscConfig+0x4a0>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe6:	f7fe fca9 	bl	800293c <HAL_GetTick>
 8003fea:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fe fca5 	bl	800293c <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b64      	cmp	r3, #100	@ 0x64
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e082      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004000:	4b45      	ldr	r3, [pc, #276]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800400c:	4b42      	ldr	r3, [pc, #264]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	4b43      	ldr	r3, [pc, #268]	@ (8004120 <HAL_RCC_OscConfig+0x4a4>)
 8004012:	4013      	ands	r3, r2
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	69d1      	ldr	r1, [r2, #28]
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6a12      	ldr	r2, [r2, #32]
 800401c:	4311      	orrs	r1, r2
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004022:	0192      	lsls	r2, r2, #6
 8004024:	4311      	orrs	r1, r2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800402a:	0612      	lsls	r2, r2, #24
 800402c:	4311      	orrs	r1, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004032:	0852      	lsrs	r2, r2, #1
 8004034:	3a01      	subs	r2, #1
 8004036:	0412      	lsls	r2, r2, #16
 8004038:	430a      	orrs	r2, r1
 800403a:	4937      	ldr	r1, [pc, #220]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	4b36      	ldr	r3, [pc, #216]	@ (800411c <HAL_RCC_OscConfig+0x4a0>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004046:	f7fe fc79 	bl	800293c <HAL_GetTick>
 800404a:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800404e:	f7fe fc75 	bl	800293c <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b64      	cmp	r3, #100	@ 0x64
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e052      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004060:	4b2d      	ldr	r3, [pc, #180]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x3d2>
 800406c:	e04a      	b.n	8004104 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406e:	4b2b      	ldr	r3, [pc, #172]	@ (800411c <HAL_RCC_OscConfig+0x4a0>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7fe fc62 	bl	800293c <HAL_GetTick>
 8004078:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800407c:	f7fe fc5e 	bl	800293c <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b64      	cmp	r3, #100	@ 0x64
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e03b      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	4b22      	ldr	r3, [pc, #136]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x400>
 800409a:	e033      	b.n	8004104 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e02e      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80040a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004118 <HAL_RCC_OscConfig+0x49c>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69db      	ldr	r3, [r3, #28]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d121      	bne.n	8004100 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d11a      	bne.n	8004100 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040d0:	4013      	ands	r3, r2
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040d6:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040d8:	4293      	cmp	r3, r2
 80040da:	d111      	bne.n	8004100 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e6:	085b      	lsrs	r3, r3, #1
 80040e8:	3b01      	subs	r3, #1
 80040ea:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d107      	bne.n	8004100 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fa:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d001      	beq.n	8004104 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e000      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3728      	adds	r7, #40	@ 0x28
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	40007000 	.word	0x40007000
 8004114:	40023870 	.word	0x40023870
 8004118:	40023800 	.word	0x40023800
 800411c:	42470060 	.word	0x42470060
 8004120:	f0bc8000 	.word	0xf0bc8000

08004124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e0d2      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004138:	4b6b      	ldr	r3, [pc, #428]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d90c      	bls.n	8004160 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004146:	4b68      	ldr	r3, [pc, #416]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414e:	4b66      	ldr	r3, [pc, #408]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	429a      	cmp	r2, r3
 800415a:	d001      	beq.n	8004160 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e0be      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d020      	beq.n	80041ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0304 	and.w	r3, r3, #4
 8004174:	2b00      	cmp	r3, #0
 8004176:	d005      	beq.n	8004184 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004178:	4b5c      	ldr	r3, [pc, #368]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	4a5b      	ldr	r2, [pc, #364]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800417e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004182:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0308 	and.w	r3, r3, #8
 800418c:	2b00      	cmp	r3, #0
 800418e:	d005      	beq.n	800419c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004190:	4b56      	ldr	r3, [pc, #344]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	4a55      	ldr	r2, [pc, #340]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 8004196:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800419a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800419c:	4b53      	ldr	r3, [pc, #332]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	4950      	ldr	r1, [pc, #320]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d040      	beq.n	800423c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d107      	bne.n	80041d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	4b4a      	ldr	r3, [pc, #296]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d115      	bne.n	80041fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e085      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d107      	bne.n	80041ea <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041da:	4b44      	ldr	r3, [pc, #272]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d109      	bne.n	80041fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e079      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ea:	4b40      	ldr	r3, [pc, #256]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e071      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041fa:	4b3c      	ldr	r3, [pc, #240]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f023 0203 	bic.w	r2, r3, #3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	4939      	ldr	r1, [pc, #228]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 8004208:	4313      	orrs	r3, r2
 800420a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800420c:	f7fe fb96 	bl	800293c <HAL_GetTick>
 8004210:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004212:	e00a      	b.n	800422a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004214:	f7fe fb92 	bl	800293c <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e059      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422a:	4b30      	ldr	r3, [pc, #192]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 020c 	and.w	r2, r3, #12
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	429a      	cmp	r2, r3
 800423a:	d1eb      	bne.n	8004214 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800423c:	4b2a      	ldr	r3, [pc, #168]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d20c      	bcs.n	8004264 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b27      	ldr	r3, [pc, #156]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004252:	4b25      	ldr	r3, [pc, #148]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 030f 	and.w	r3, r3, #15
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d001      	beq.n	8004264 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e03c      	b.n	80042de <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	d008      	beq.n	8004282 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004270:	4b1e      	ldr	r3, [pc, #120]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	491b      	ldr	r1, [pc, #108]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800427e:	4313      	orrs	r3, r2
 8004280:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d009      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800428e:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	4913      	ldr	r1, [pc, #76]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80042a2:	f000 f82b 	bl	80042fc <HAL_RCC_GetSysClockFreq>
 80042a6:	4601      	mov	r1, r0
 80042a8:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <HAL_RCC_ClockConfig+0x1c8>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b0:	22f0      	movs	r2, #240	@ 0xf0
 80042b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	fa92 f2a2 	rbit	r2, r2
 80042ba:	60fa      	str	r2, [r7, #12]
  return result;
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	fab2 f282 	clz	r2, r2
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	40d3      	lsrs	r3, r2
 80042c6:	4a0a      	ldr	r2, [pc, #40]	@ (80042f0 <HAL_RCC_ClockConfig+0x1cc>)
 80042c8:	5cd3      	ldrb	r3, [r2, r3]
 80042ca:	fa21 f303 	lsr.w	r3, r1, r3
 80042ce:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <HAL_RCC_ClockConfig+0x1d0>)
 80042d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042d2:	4b09      	ldr	r3, [pc, #36]	@ (80042f8 <HAL_RCC_ClockConfig+0x1d4>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fe faee 	bl	80028b8 <HAL_InitTick>

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40023c00 	.word	0x40023c00
 80042ec:	40023800 	.word	0x40023800
 80042f0:	08008fb4 	.word	0x08008fb4
 80042f4:	20000060 	.word	0x20000060
 80042f8:	20000064 	.word	0x20000064

080042fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004300:	b090      	sub	sp, #64	@ 0x40
 8004302:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	637b      	str	r3, [r7, #52]	@ 0x34
 8004308:	2300      	movs	r3, #0
 800430a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800430c:	2300      	movs	r3, #0
 800430e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004314:	4b59      	ldr	r3, [pc, #356]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f003 030c 	and.w	r3, r3, #12
 800431c:	2b08      	cmp	r3, #8
 800431e:	d00d      	beq.n	800433c <HAL_RCC_GetSysClockFreq+0x40>
 8004320:	2b08      	cmp	r3, #8
 8004322:	f200 80a2 	bhi.w	800446a <HAL_RCC_GetSysClockFreq+0x16e>
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <HAL_RCC_GetSysClockFreq+0x34>
 800432a:	2b04      	cmp	r3, #4
 800432c:	d003      	beq.n	8004336 <HAL_RCC_GetSysClockFreq+0x3a>
 800432e:	e09c      	b.n	800446a <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004330:	4b53      	ldr	r3, [pc, #332]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x184>)
 8004332:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004334:	e09c      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004336:	4b53      	ldr	r3, [pc, #332]	@ (8004484 <HAL_RCC_GetSysClockFreq+0x188>)
 8004338:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800433a:	e099      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800433c:	4b4f      	ldr	r3, [pc, #316]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004344:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004346:	4b4d      	ldr	r3, [pc, #308]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d027      	beq.n	80043a2 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004352:	4b4a      	ldr	r3, [pc, #296]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	2200      	movs	r2, #0
 800435a:	623b      	str	r3, [r7, #32]
 800435c:	627a      	str	r2, [r7, #36]	@ 0x24
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004364:	2100      	movs	r1, #0
 8004366:	4b47      	ldr	r3, [pc, #284]	@ (8004484 <HAL_RCC_GetSysClockFreq+0x188>)
 8004368:	fb03 f201 	mul.w	r2, r3, r1
 800436c:	2300      	movs	r3, #0
 800436e:	fb00 f303 	mul.w	r3, r0, r3
 8004372:	4413      	add	r3, r2
 8004374:	4a43      	ldr	r2, [pc, #268]	@ (8004484 <HAL_RCC_GetSysClockFreq+0x188>)
 8004376:	fba0 2102 	umull	r2, r1, r0, r2
 800437a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800437c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800437e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004380:	4413      	add	r3, r2
 8004382:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004386:	2200      	movs	r2, #0
 8004388:	61bb      	str	r3, [r7, #24]
 800438a:	61fa      	str	r2, [r7, #28]
 800438c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004390:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004394:	f7fc fbd4 	bl	8000b40 <__aeabi_uldivmod>
 8004398:	4602      	mov	r2, r0
 800439a:	460b      	mov	r3, r1
 800439c:	4613      	mov	r3, r2
 800439e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043a0:	e055      	b.n	800444e <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043a2:	4b36      	ldr	r3, [pc, #216]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	099b      	lsrs	r3, r3, #6
 80043a8:	2200      	movs	r2, #0
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	617a      	str	r2, [r7, #20]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80043b4:	f04f 0b00 	mov.w	fp, #0
 80043b8:	4652      	mov	r2, sl
 80043ba:	465b      	mov	r3, fp
 80043bc:	f04f 0000 	mov.w	r0, #0
 80043c0:	f04f 0100 	mov.w	r1, #0
 80043c4:	0159      	lsls	r1, r3, #5
 80043c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043ca:	0150      	lsls	r0, r2, #5
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	ebb2 080a 	subs.w	r8, r2, sl
 80043d4:	eb63 090b 	sbc.w	r9, r3, fp
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80043e4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80043e8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80043ec:	ebb2 0408 	subs.w	r4, r2, r8
 80043f0:	eb63 0509 	sbc.w	r5, r3, r9
 80043f4:	f04f 0200 	mov.w	r2, #0
 80043f8:	f04f 0300 	mov.w	r3, #0
 80043fc:	00eb      	lsls	r3, r5, #3
 80043fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004402:	00e2      	lsls	r2, r4, #3
 8004404:	4614      	mov	r4, r2
 8004406:	461d      	mov	r5, r3
 8004408:	eb14 030a 	adds.w	r3, r4, sl
 800440c:	603b      	str	r3, [r7, #0]
 800440e:	eb45 030b 	adc.w	r3, r5, fp
 8004412:	607b      	str	r3, [r7, #4]
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	f04f 0300 	mov.w	r3, #0
 800441c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004420:	4629      	mov	r1, r5
 8004422:	028b      	lsls	r3, r1, #10
 8004424:	4620      	mov	r0, r4
 8004426:	4629      	mov	r1, r5
 8004428:	4604      	mov	r4, r0
 800442a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800442e:	4601      	mov	r1, r0
 8004430:	028a      	lsls	r2, r1, #10
 8004432:	4610      	mov	r0, r2
 8004434:	4619      	mov	r1, r3
 8004436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004438:	2200      	movs	r2, #0
 800443a:	60bb      	str	r3, [r7, #8]
 800443c:	60fa      	str	r2, [r7, #12]
 800443e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004442:	f7fc fb7d 	bl	8000b40 <__aeabi_uldivmod>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4613      	mov	r3, r2
 800444c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800444e:	4b0b      	ldr	r3, [pc, #44]	@ (800447c <HAL_RCC_GetSysClockFreq+0x180>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	0c1b      	lsrs	r3, r3, #16
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	3301      	adds	r3, #1
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800445e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004462:	fbb2 f3f3 	udiv	r3, r2, r3
 8004466:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004468:	e002      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800446a:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <HAL_RCC_GetSysClockFreq+0x184>)
 800446c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800446e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004472:	4618      	mov	r0, r3
 8004474:	3740      	adds	r7, #64	@ 0x40
 8004476:	46bd      	mov	sp, r7
 8004478:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800447c:	40023800 	.word	0x40023800
 8004480:	00f42400 	.word	0x00f42400
 8004484:	017d7840 	.word	0x017d7840

08004488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e07b      	b.n	8004592 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d108      	bne.n	80044b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044aa:	d009      	beq.n	80044c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	61da      	str	r2, [r3, #28]
 80044b2:	e005      	b.n	80044c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d106      	bne.n	80044e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7fd fefa 	bl	80022d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004508:	431a      	orrs	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004512:	431a      	orrs	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004544:	ea42 0103 	orr.w	r1, r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	0c1b      	lsrs	r3, r3, #16
 800455e:	f003 0104 	and.w	r1, r3, #4
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	f003 0210 	and.w	r2, r3, #16
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69da      	ldr	r2, [r3, #28]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004580:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b088      	sub	sp, #32
 800459e:	af00      	add	r7, sp, #0
 80045a0:	60f8      	str	r0, [r7, #12]
 80045a2:	60b9      	str	r1, [r7, #8]
 80045a4:	603b      	str	r3, [r7, #0]
 80045a6:	4613      	mov	r3, r2
 80045a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_SPI_Transmit+0x22>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e12d      	b.n	8004818 <HAL_SPI_Transmit+0x27e>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045c4:	f7fe f9ba 	bl	800293c <HAL_GetTick>
 80045c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045ca:	88fb      	ldrh	r3, [r7, #6]
 80045cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d002      	beq.n	80045e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80045da:	2302      	movs	r3, #2
 80045dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045de:	e116      	b.n	800480e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d002      	beq.n	80045ec <HAL_SPI_Transmit+0x52>
 80045e6:	88fb      	ldrh	r3, [r7, #6]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d102      	bne.n	80045f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045f0:	e10d      	b.n	800480e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2203      	movs	r2, #3
 80045f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	88fa      	ldrh	r2, [r7, #6]
 800460a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	88fa      	ldrh	r2, [r7, #6]
 8004610:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004638:	d10f      	bne.n	800465a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004648:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004658:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004664:	2b40      	cmp	r3, #64	@ 0x40
 8004666:	d007      	beq.n	8004678 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004676:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004680:	d14f      	bne.n	8004722 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d002      	beq.n	8004690 <HAL_SPI_Transmit+0xf6>
 800468a:	8afb      	ldrh	r3, [r7, #22]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d142      	bne.n	8004716 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004694:	881a      	ldrh	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a0:	1c9a      	adds	r2, r3, #2
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046b4:	e02f      	b.n	8004716 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d112      	bne.n	80046ea <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046c8:	881a      	ldrh	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d4:	1c9a      	adds	r2, r3, #2
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29a      	uxth	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80046e8:	e015      	b.n	8004716 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ea:	f7fe f927 	bl	800293c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d803      	bhi.n	8004702 <HAL_SPI_Transmit+0x168>
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d102      	bne.n	8004708 <HAL_SPI_Transmit+0x16e>
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d106      	bne.n	8004716 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004714:	e07b      	b.n	800480e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1ca      	bne.n	80046b6 <HAL_SPI_Transmit+0x11c>
 8004720:	e050      	b.n	80047c4 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d002      	beq.n	8004730 <HAL_SPI_Transmit+0x196>
 800472a:	8afb      	ldrh	r3, [r7, #22]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d144      	bne.n	80047ba <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	330c      	adds	r3, #12
 800473a:	7812      	ldrb	r2, [r2, #0]
 800473c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800474c:	b29b      	uxth	r3, r3
 800474e:	3b01      	subs	r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004756:	e030      	b.n	80047ba <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b02      	cmp	r3, #2
 8004764:	d113      	bne.n	800478e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	330c      	adds	r3, #12
 8004770:	7812      	ldrb	r2, [r2, #0]
 8004772:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800478c:	e015      	b.n	80047ba <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800478e:	f7fe f8d5 	bl	800293c <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d803      	bhi.n	80047a6 <HAL_SPI_Transmit+0x20c>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a4:	d102      	bne.n	80047ac <HAL_SPI_Transmit+0x212>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d106      	bne.n	80047ba <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80047b8:	e029      	b.n	800480e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1c9      	bne.n	8004758 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	6839      	ldr	r1, [r7, #0]
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 fbae 	bl	8004f2a <SPI_EndRxTxTransaction>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d002      	beq.n	80047da <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2220      	movs	r2, #32
 80047d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10a      	bne.n	80047f8 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047e2:	2300      	movs	r3, #0
 80047e4:	613b      	str	r3, [r7, #16]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	613b      	str	r3, [r7, #16]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	613b      	str	r3, [r7, #16]
 80047f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	77fb      	strb	r3, [r7, #31]
 8004804:	e003      	b.n	800480e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004816:	7ffb      	ldrb	r3, [r7, #31]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3720      	adds	r7, #32
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af02      	add	r7, sp, #8
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	603b      	str	r3, [r7, #0]
 800482c:	4613      	mov	r3, r2
 800482e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b01      	cmp	r3, #1
 800483e:	d002      	beq.n	8004846 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004840:	2302      	movs	r3, #2
 8004842:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004844:	e0fb      	b.n	8004a3e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800484e:	d112      	bne.n	8004876 <HAL_SPI_Receive+0x56>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10e      	bne.n	8004876 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2204      	movs	r2, #4
 800485c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004860:	88fa      	ldrh	r2, [r7, #6]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	4613      	mov	r3, r2
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 f8ef 	bl	8004a50 <HAL_SPI_TransmitReceive>
 8004872:	4603      	mov	r3, r0
 8004874:	e0e8      	b.n	8004a48 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_SPI_Receive+0x64>
 8004880:	2302      	movs	r3, #2
 8004882:	e0e1      	b.n	8004a48 <HAL_SPI_Receive+0x228>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800488c:	f7fe f856 	bl	800293c <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_SPI_Receive+0x7e>
 8004898:	88fb      	ldrh	r3, [r7, #6]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048a2:	e0cc      	b.n	8004a3e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2204      	movs	r2, #4
 80048a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	88fa      	ldrh	r2, [r7, #6]
 80048bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	88fa      	ldrh	r2, [r7, #6]
 80048c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ea:	d10f      	bne.n	800490c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800490a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004916:	2b40      	cmp	r3, #64	@ 0x40
 8004918:	d007      	beq.n	800492a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004928:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d16a      	bne.n	8004a08 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004932:	e032      	b.n	800499a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d115      	bne.n	800496e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f103 020c 	add.w	r2, r3, #12
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	7812      	ldrb	r2, [r2, #0]
 8004950:	b2d2      	uxtb	r2, r2
 8004952:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800496c:	e015      	b.n	800499a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800496e:	f7fd ffe5 	bl	800293c <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d803      	bhi.n	8004986 <HAL_SPI_Receive+0x166>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d102      	bne.n	800498c <HAL_SPI_Receive+0x16c>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d106      	bne.n	800499a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004998:	e051      	b.n	8004a3e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800499e:	b29b      	uxth	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d1c7      	bne.n	8004934 <HAL_SPI_Receive+0x114>
 80049a4:	e035      	b.n	8004a12 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d113      	bne.n	80049dc <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049be:	b292      	uxth	r2, r2
 80049c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	1c9a      	adds	r2, r3, #2
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049da:	e015      	b.n	8004a08 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049dc:	f7fd ffae 	bl	800293c <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d803      	bhi.n	80049f4 <HAL_SPI_Receive+0x1d4>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d102      	bne.n	80049fa <HAL_SPI_Receive+0x1da>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d106      	bne.n	8004a08 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004a06:	e01a      	b.n	8004a3e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1c9      	bne.n	80049a6 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	6839      	ldr	r1, [r7, #0]
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 fa52 	bl	8004ec0 <SPI_EndRxTransaction>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2220      	movs	r2, #32
 8004a26:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d002      	beq.n	8004a36 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	75fb      	strb	r3, [r7, #23]
 8004a34:	e003      	b.n	8004a3e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b08c      	sub	sp, #48	@ 0x30
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004a62:	2300      	movs	r3, #0
 8004a64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d101      	bne.n	8004a76 <HAL_SPI_TransmitReceive+0x26>
 8004a72:	2302      	movs	r3, #2
 8004a74:	e198      	b.n	8004da8 <HAL_SPI_TransmitReceive+0x358>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a7e:	f7fd ff5d 	bl	800293c <HAL_GetTick>
 8004a82:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004a94:	887b      	ldrh	r3, [r7, #2]
 8004a96:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d00f      	beq.n	8004ac0 <HAL_SPI_TransmitReceive+0x70>
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aa6:	d107      	bne.n	8004ab8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d103      	bne.n	8004ab8 <HAL_SPI_TransmitReceive+0x68>
 8004ab0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d003      	beq.n	8004ac0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004ab8:	2302      	movs	r3, #2
 8004aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004abe:	e16d      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d005      	beq.n	8004ad2 <HAL_SPI_TransmitReceive+0x82>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d002      	beq.n	8004ad2 <HAL_SPI_TransmitReceive+0x82>
 8004acc:	887b      	ldrh	r3, [r7, #2]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d103      	bne.n	8004ada <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004ad8:	e160      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d003      	beq.n	8004aee <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2205      	movs	r2, #5
 8004aea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	887a      	ldrh	r2, [r7, #2]
 8004afe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	887a      	ldrh	r2, [r7, #2]
 8004b04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	887a      	ldrh	r2, [r7, #2]
 8004b10:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	887a      	ldrh	r2, [r7, #2]
 8004b16:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2e:	2b40      	cmp	r3, #64	@ 0x40
 8004b30:	d007      	beq.n	8004b42 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b4a:	d17c      	bne.n	8004c46 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <HAL_SPI_TransmitReceive+0x10a>
 8004b54:	8b7b      	ldrh	r3, [r7, #26]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d16a      	bne.n	8004c30 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	881a      	ldrh	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	1c9a      	adds	r2, r3, #2
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	3b01      	subs	r3, #1
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b7e:	e057      	b.n	8004c30 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d11b      	bne.n	8004bc6 <HAL_SPI_TransmitReceive+0x176>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d016      	beq.n	8004bc6 <HAL_SPI_TransmitReceive+0x176>
 8004b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d113      	bne.n	8004bc6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba2:	881a      	ldrh	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bae:	1c9a      	adds	r2, r3, #2
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d119      	bne.n	8004c08 <HAL_SPI_TransmitReceive+0x1b8>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d014      	beq.n	8004c08 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68da      	ldr	r2, [r3, #12]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be8:	b292      	uxth	r2, r2
 8004bea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	1c9a      	adds	r2, r3, #2
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c04:	2301      	movs	r3, #1
 8004c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004c08:	f7fd fe98 	bl	800293c <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d80b      	bhi.n	8004c30 <HAL_SPI_TransmitReceive+0x1e0>
 8004c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c1e:	d007      	beq.n	8004c30 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004c2e:	e0b5      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1a2      	bne.n	8004b80 <HAL_SPI_TransmitReceive+0x130>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d19d      	bne.n	8004b80 <HAL_SPI_TransmitReceive+0x130>
 8004c44:	e080      	b.n	8004d48 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <HAL_SPI_TransmitReceive+0x204>
 8004c4e:	8b7b      	ldrh	r3, [r7, #26]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d16f      	bne.n	8004d34 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	330c      	adds	r3, #12
 8004c5e:	7812      	ldrb	r2, [r2, #0]
 8004c60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c66:	1c5a      	adds	r2, r3, #1
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c7a:	e05b      	b.n	8004d34 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d11c      	bne.n	8004cc4 <HAL_SPI_TransmitReceive+0x274>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d017      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x274>
 8004c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d114      	bne.n	8004cc4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	330c      	adds	r3, #12
 8004ca4:	7812      	ldrb	r2, [r2, #0]
 8004ca6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d119      	bne.n	8004d06 <HAL_SPI_TransmitReceive+0x2b6>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d014      	beq.n	8004d06 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	b2d2      	uxtb	r2, r2
 8004ce8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d02:	2301      	movs	r3, #1
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d06:	f7fd fe19 	bl	800293c <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d803      	bhi.n	8004d1e <HAL_SPI_TransmitReceive+0x2ce>
 8004d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1c:	d102      	bne.n	8004d24 <HAL_SPI_TransmitReceive+0x2d4>
 8004d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d107      	bne.n	8004d34 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8004d32:	e033      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d19e      	bne.n	8004c7c <HAL_SPI_TransmitReceive+0x22c>
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d199      	bne.n	8004c7c <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 f8ec 	bl	8004f2a <SPI_EndRxTxTransaction>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d006      	beq.n	8004d66 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2220      	movs	r2, #32
 8004d62:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004d64:	e01a      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10a      	bne.n	8004d84 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d6e:	2300      	movs	r3, #0
 8004d70:	617b      	str	r3, [r7, #20]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d92:	e003      	b.n	8004d9c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004da4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3730      	adds	r7, #48	@ 0x30
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b088      	sub	sp, #32
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	603b      	str	r3, [r7, #0]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004dc0:	f7fd fdbc 	bl	800293c <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc8:	1a9b      	subs	r3, r3, r2
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	4413      	add	r3, r2
 8004dce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004dd0:	f7fd fdb4 	bl	800293c <HAL_GetTick>
 8004dd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004dd6:	4b39      	ldr	r3, [pc, #228]	@ (8004ebc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	015b      	lsls	r3, r3, #5
 8004ddc:	0d1b      	lsrs	r3, r3, #20
 8004dde:	69fa      	ldr	r2, [r7, #28]
 8004de0:	fb02 f303 	mul.w	r3, r2, r3
 8004de4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004de6:	e054      	b.n	8004e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dee:	d050      	beq.n	8004e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004df0:	f7fd fda4 	bl	800293c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	69fa      	ldr	r2, [r7, #28]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d902      	bls.n	8004e06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d13d      	bne.n	8004e82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e1e:	d111      	bne.n	8004e44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e28:	d004      	beq.n	8004e34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e32:	d107      	bne.n	8004e44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e4c:	d10f      	bne.n	8004e6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e017      	b.n	8004eb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	bf0c      	ite	eq
 8004ea2:	2301      	moveq	r3, #1
 8004ea4:	2300      	movne	r3, #0
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d19b      	bne.n	8004de8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3720      	adds	r7, #32
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20000060 	.word	0x20000060

08004ec0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ed4:	d111      	bne.n	8004efa <SPI_EndRxTransaction+0x3a>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ede:	d004      	beq.n	8004eea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee8:	d107      	bne.n	8004efa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ef8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2180      	movs	r1, #128	@ 0x80
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f7ff ff53 	bl	8004db0 <SPI_WaitFlagStateUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d007      	beq.n	8004f20 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f14:	f043 0220 	orr.w	r2, r3, #32
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e000      	b.n	8004f22 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3710      	adds	r7, #16
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b086      	sub	sp, #24
 8004f2e:	af02      	add	r7, sp, #8
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2180      	movs	r1, #128	@ 0x80
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f7ff ff35 	bl	8004db0 <SPI_WaitFlagStateUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f50:	f043 0220 	orr.w	r2, r3, #32
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e000      	b.n	8004f5e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b082      	sub	sp, #8
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e041      	b.n	8004ffc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d106      	bne.n	8004f92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7fd fb9d 	bl	80026cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2202      	movs	r2, #2
 8004f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	f000 fa8f 	bl	80054c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b01      	cmp	r3, #1
 8005016:	d001      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e04e      	b.n	80050ba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0201 	orr.w	r2, r2, #1
 8005032:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a22      	ldr	r2, [pc, #136]	@ (80050c4 <HAL_TIM_Base_Start_IT+0xc0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d022      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005046:	d01d      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a1e      	ldr	r2, [pc, #120]	@ (80050c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d018      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1d      	ldr	r2, [pc, #116]	@ (80050cc <HAL_TIM_Base_Start_IT+0xc8>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d013      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a1b      	ldr	r2, [pc, #108]	@ (80050d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d00e      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a1a      	ldr	r2, [pc, #104]	@ (80050d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d009      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a18      	ldr	r2, [pc, #96]	@ (80050d8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d004      	beq.n	8005084 <HAL_TIM_Base_Start_IT+0x80>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a17      	ldr	r2, [pc, #92]	@ (80050dc <HAL_TIM_Base_Start_IT+0xd8>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d111      	bne.n	80050a8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 0307 	and.w	r3, r3, #7
 800508e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b06      	cmp	r3, #6
 8005094:	d010      	beq.n	80050b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f042 0201 	orr.w	r2, r2, #1
 80050a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050a6:	e007      	b.n	80050b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3714      	adds	r7, #20
 80050be:	46bd      	mov	sp, r7
 80050c0:	bc80      	pop	{r7}
 80050c2:	4770      	bx	lr
 80050c4:	40010000 	.word	0x40010000
 80050c8:	40000400 	.word	0x40000400
 80050cc:	40000800 	.word	0x40000800
 80050d0:	40000c00 	.word	0x40000c00
 80050d4:	40010400 	.word	0x40010400
 80050d8:	40014000 	.word	0x40014000
 80050dc:	40001800 	.word	0x40001800

080050e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d122      	bne.n	800513c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b02      	cmp	r3, #2
 8005102:	d11b      	bne.n	800513c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f06f 0202 	mvn.w	r2, #2
 800510c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	f003 0303 	and.w	r3, r3, #3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f9b4 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 8005128:	e005      	b.n	8005136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f9a7 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 f9b6 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b04      	cmp	r3, #4
 8005148:	d122      	bne.n	8005190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f003 0304 	and.w	r3, r3, #4
 8005154:	2b04      	cmp	r3, #4
 8005156:	d11b      	bne.n	8005190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f06f 0204 	mvn.w	r2, #4
 8005160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f98a 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 800517c:	e005      	b.n	800518a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f97d 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f98c 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f003 0308 	and.w	r3, r3, #8
 800519a:	2b08      	cmp	r3, #8
 800519c:	d122      	bne.n	80051e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d11b      	bne.n	80051e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0208 	mvn.w	r2, #8
 80051b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2204      	movs	r2, #4
 80051ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	f003 0303 	and.w	r3, r3, #3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f960 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 80051d0:	e005      	b.n	80051de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f953 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f962 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f003 0310 	and.w	r3, r3, #16
 80051ee:	2b10      	cmp	r3, #16
 80051f0:	d122      	bne.n	8005238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b10      	cmp	r3, #16
 80051fe:	d11b      	bne.n	8005238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f06f 0210 	mvn.w	r2, #16
 8005208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2208      	movs	r2, #8
 800520e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f936 	bl	8005490 <HAL_TIM_IC_CaptureCallback>
 8005224:	e005      	b.n	8005232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f929 	bl	800547e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 f938 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10e      	bne.n	8005264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b01      	cmp	r3, #1
 8005252:	d107      	bne.n	8005264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f06f 0201 	mvn.w	r2, #1
 800525c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fc f9d6 	bl	8001610 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800526e:	2b80      	cmp	r3, #128	@ 0x80
 8005270:	d10e      	bne.n	8005290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800527c:	2b80      	cmp	r3, #128	@ 0x80
 800527e:	d107      	bne.n	8005290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fad3 	bl	8005836 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529a:	2b40      	cmp	r3, #64	@ 0x40
 800529c:	d10e      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a8:	2b40      	cmp	r3, #64	@ 0x40
 80052aa:	d107      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f8fc 	bl	80054b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d10e      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0320 	and.w	r3, r3, #32
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d107      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0220 	mvn.w	r2, #32
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fa9e 	bl	8005824 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052e8:	bf00      	nop
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_TIM_ConfigClockSource+0x1c>
 8005308:	2302      	movs	r3, #2
 800530a:	e0b4      	b.n	8005476 <HAL_TIM_ConfigClockSource+0x186>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800532a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005332:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005344:	d03e      	beq.n	80053c4 <HAL_TIM_ConfigClockSource+0xd4>
 8005346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800534a:	f200 8087 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800534e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005352:	f000 8086 	beq.w	8005462 <HAL_TIM_ConfigClockSource+0x172>
 8005356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800535a:	d87f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800535c:	2b70      	cmp	r3, #112	@ 0x70
 800535e:	d01a      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0xa6>
 8005360:	2b70      	cmp	r3, #112	@ 0x70
 8005362:	d87b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005364:	2b60      	cmp	r3, #96	@ 0x60
 8005366:	d050      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x11a>
 8005368:	2b60      	cmp	r3, #96	@ 0x60
 800536a:	d877      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800536c:	2b50      	cmp	r3, #80	@ 0x50
 800536e:	d03c      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0xfa>
 8005370:	2b50      	cmp	r3, #80	@ 0x50
 8005372:	d873      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b40      	cmp	r3, #64	@ 0x40
 8005376:	d058      	beq.n	800542a <HAL_TIM_ConfigClockSource+0x13a>
 8005378:	2b40      	cmp	r3, #64	@ 0x40
 800537a:	d86f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b30      	cmp	r3, #48	@ 0x30
 800537e:	d064      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005380:	2b30      	cmp	r3, #48	@ 0x30
 8005382:	d86b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b20      	cmp	r3, #32
 8005386:	d060      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005388:	2b20      	cmp	r3, #32
 800538a:	d867      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05c      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005390:	2b10      	cmp	r3, #16
 8005392:	d05a      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005394:	e062      	b.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053a6:	f000 f9a4 	bl	80056f2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	609a      	str	r2, [r3, #8]
      break;
 80053c2:	e04f      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053d4:	f000 f98d 	bl	80056f2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053e6:	609a      	str	r2, [r3, #8]
      break;
 80053e8:	e03c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053f6:	461a      	mov	r2, r3
 80053f8:	f000 f904 	bl	8005604 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2150      	movs	r1, #80	@ 0x50
 8005402:	4618      	mov	r0, r3
 8005404:	f000 f95b 	bl	80056be <TIM_ITRx_SetConfig>
      break;
 8005408:	e02c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005416:	461a      	mov	r2, r3
 8005418:	f000 f922 	bl	8005660 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2160      	movs	r1, #96	@ 0x60
 8005422:	4618      	mov	r0, r3
 8005424:	f000 f94b 	bl	80056be <TIM_ITRx_SetConfig>
      break;
 8005428:	e01c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005436:	461a      	mov	r2, r3
 8005438:	f000 f8e4 	bl	8005604 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2140      	movs	r1, #64	@ 0x40
 8005442:	4618      	mov	r0, r3
 8005444:	f000 f93b 	bl	80056be <TIM_ITRx_SetConfig>
      break;
 8005448:	e00c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f000 f932 	bl	80056be <TIM_ITRx_SetConfig>
      break;
 800545a:	e003      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e000      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800547e:	b480      	push	{r7}
 8005480:	b083      	sub	sp, #12
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr

08005490 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr

080054a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bc80      	pop	{r7}
 80054b2:	4770      	bx	lr

080054b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr
	...

080054c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a3f      	ldr	r2, [pc, #252]	@ (80055d8 <TIM_Base_SetConfig+0x110>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d013      	beq.n	8005508 <TIM_Base_SetConfig+0x40>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054e6:	d00f      	beq.n	8005508 <TIM_Base_SetConfig+0x40>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a3c      	ldr	r2, [pc, #240]	@ (80055dc <TIM_Base_SetConfig+0x114>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d00b      	beq.n	8005508 <TIM_Base_SetConfig+0x40>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a3b      	ldr	r2, [pc, #236]	@ (80055e0 <TIM_Base_SetConfig+0x118>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d007      	beq.n	8005508 <TIM_Base_SetConfig+0x40>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a3a      	ldr	r2, [pc, #232]	@ (80055e4 <TIM_Base_SetConfig+0x11c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d003      	beq.n	8005508 <TIM_Base_SetConfig+0x40>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a39      	ldr	r2, [pc, #228]	@ (80055e8 <TIM_Base_SetConfig+0x120>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d108      	bne.n	800551a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800550e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a2e      	ldr	r2, [pc, #184]	@ (80055d8 <TIM_Base_SetConfig+0x110>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d02b      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005528:	d027      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a2b      	ldr	r2, [pc, #172]	@ (80055dc <TIM_Base_SetConfig+0x114>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d023      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a2a      	ldr	r2, [pc, #168]	@ (80055e0 <TIM_Base_SetConfig+0x118>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d01f      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a29      	ldr	r2, [pc, #164]	@ (80055e4 <TIM_Base_SetConfig+0x11c>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d01b      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a28      	ldr	r2, [pc, #160]	@ (80055e8 <TIM_Base_SetConfig+0x120>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d017      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a27      	ldr	r2, [pc, #156]	@ (80055ec <TIM_Base_SetConfig+0x124>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d013      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a26      	ldr	r2, [pc, #152]	@ (80055f0 <TIM_Base_SetConfig+0x128>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00f      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a25      	ldr	r2, [pc, #148]	@ (80055f4 <TIM_Base_SetConfig+0x12c>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d00b      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a24      	ldr	r2, [pc, #144]	@ (80055f8 <TIM_Base_SetConfig+0x130>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d007      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a23      	ldr	r2, [pc, #140]	@ (80055fc <TIM_Base_SetConfig+0x134>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d003      	beq.n	800557a <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a22      	ldr	r2, [pc, #136]	@ (8005600 <TIM_Base_SetConfig+0x138>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d108      	bne.n	800558c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4313      	orrs	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a09      	ldr	r2, [pc, #36]	@ (80055d8 <TIM_Base_SetConfig+0x110>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d003      	beq.n	80055c0 <TIM_Base_SetConfig+0xf8>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a0b      	ldr	r2, [pc, #44]	@ (80055e8 <TIM_Base_SetConfig+0x120>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d103      	bne.n	80055c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	691a      	ldr	r2, [r3, #16]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	615a      	str	r2, [r3, #20]
}
 80055ce:	bf00      	nop
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bc80      	pop	{r7}
 80055d6:	4770      	bx	lr
 80055d8:	40010000 	.word	0x40010000
 80055dc:	40000400 	.word	0x40000400
 80055e0:	40000800 	.word	0x40000800
 80055e4:	40000c00 	.word	0x40000c00
 80055e8:	40010400 	.word	0x40010400
 80055ec:	40014000 	.word	0x40014000
 80055f0:	40014400 	.word	0x40014400
 80055f4:	40014800 	.word	0x40014800
 80055f8:	40001800 	.word	0x40001800
 80055fc:	40001c00 	.word	0x40001c00
 8005600:	40002000 	.word	0x40002000

08005604 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	f023 0201 	bic.w	r2, r3, #1
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800562e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	011b      	lsls	r3, r3, #4
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	4313      	orrs	r3, r2
 8005638:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f023 030a 	bic.w	r3, r3, #10
 8005640:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	621a      	str	r2, [r3, #32]
}
 8005656:	bf00      	nop
 8005658:	371c      	adds	r7, #28
 800565a:	46bd      	mov	sp, r7
 800565c:	bc80      	pop	{r7}
 800565e:	4770      	bx	lr

08005660 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005660:	b480      	push	{r7}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	f023 0210 	bic.w	r2, r3, #16
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800568a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	031b      	lsls	r3, r3, #12
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800569c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	621a      	str	r2, [r3, #32]
}
 80056b4:	bf00      	nop
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr

080056be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056be:	b480      	push	{r7}
 80056c0:	b085      	sub	sp, #20
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
 80056c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056d6:	683a      	ldr	r2, [r7, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	f043 0307 	orr.w	r3, r3, #7
 80056e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	68fa      	ldr	r2, [r7, #12]
 80056e6:	609a      	str	r2, [r3, #8]
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr

080056f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b087      	sub	sp, #28
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	60f8      	str	r0, [r7, #12]
 80056fa:	60b9      	str	r1, [r7, #8]
 80056fc:	607a      	str	r2, [r7, #4]
 80056fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800570c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	021a      	lsls	r2, r3, #8
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	431a      	orrs	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	4313      	orrs	r3, r2
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	4313      	orrs	r3, r2
 800571e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	609a      	str	r2, [r3, #8]
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	bc80      	pop	{r7}
 800572e:	4770      	bx	lr

08005730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005744:	2302      	movs	r3, #2
 8005746:	e05a      	b.n	80057fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800576e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a20      	ldr	r2, [pc, #128]	@ (8005808 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d022      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005794:	d01d      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a1c      	ldr	r2, [pc, #112]	@ (800580c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d018      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005810 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d013      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a19      	ldr	r2, [pc, #100]	@ (8005814 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d00e      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a17      	ldr	r2, [pc, #92]	@ (8005818 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d009      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a16      	ldr	r2, [pc, #88]	@ (800581c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d004      	beq.n	80057d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a14      	ldr	r2, [pc, #80]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d10c      	bne.n	80057ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr
 8005808:	40010000 	.word	0x40010000
 800580c:	40000400 	.word	0x40000400
 8005810:	40000800 	.word	0x40000800
 8005814:	40000c00 	.word	0x40000c00
 8005818:	40010400 	.word	0x40010400
 800581c:	40014000 	.word	0x40014000
 8005820:	40001800 	.word	0x40001800

08005824 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	bc80      	pop	{r7}
 8005834:	4770      	bx	lr

08005836 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005848:	b084      	sub	sp, #16
 800584a:	b580      	push	{r7, lr}
 800584c:	b084      	sub	sp, #16
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	f107 001c 	add.w	r0, r7, #28
 8005856:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	2b01      	cmp	r3, #1
 800585e:	d122      	bne.n	80058a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005864:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005874:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005888:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800588a:	2b01      	cmp	r3, #1
 800588c:	d105      	bne.n	800589a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 fa8c 	bl	8005db8 <USB_CoreReset>
 80058a0:	4603      	mov	r3, r0
 80058a2:	73fb      	strb	r3, [r7, #15]
 80058a4:	e010      	b.n	80058c8 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fa80 	bl	8005db8 <USB_CoreReset>
 80058b8:	4603      	mov	r3, r0
 80058ba:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d10b      	bne.n	80058e6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f043 0206 	orr.w	r2, r3, #6
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f043 0220 	orr.w	r2, r3, #32
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058f2:	b004      	add	sp, #16
 80058f4:	4770      	bx	lr

080058f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f023 0201 	bic.w	r2, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	bc80      	pop	{r7}
 8005914:	4770      	bx	lr

08005916 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	460b      	mov	r3, r1
 8005920:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005932:	78fb      	ldrb	r3, [r7, #3]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d115      	bne.n	8005964 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005944:	2001      	movs	r0, #1
 8005946:	f7fd f803 	bl	8002950 <HAL_Delay>
      ms++;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	3301      	adds	r3, #1
 800594e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 fa23 	bl	8005d9c <USB_GetMode>
 8005956:	4603      	mov	r3, r0
 8005958:	2b01      	cmp	r3, #1
 800595a:	d01e      	beq.n	800599a <USB_SetCurrentMode+0x84>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b31      	cmp	r3, #49	@ 0x31
 8005960:	d9f0      	bls.n	8005944 <USB_SetCurrentMode+0x2e>
 8005962:	e01a      	b.n	800599a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d115      	bne.n	8005996 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005976:	2001      	movs	r0, #1
 8005978:	f7fc ffea 	bl	8002950 <HAL_Delay>
      ms++;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	3301      	adds	r3, #1
 8005980:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 fa0a 	bl	8005d9c <USB_GetMode>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d005      	beq.n	800599a <USB_SetCurrentMode+0x84>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2b31      	cmp	r3, #49	@ 0x31
 8005992:	d9f0      	bls.n	8005976 <USB_SetCurrentMode+0x60>
 8005994:	e001      	b.n	800599a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e005      	b.n	80059a6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b32      	cmp	r3, #50	@ 0x32
 800599e:	d101      	bne.n	80059a4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
	...

080059b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059b0:	b084      	sub	sp, #16
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b086      	sub	sp, #24
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80059be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]
 80059ce:	e009      	b.n	80059e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	3340      	adds	r3, #64	@ 0x40
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	4413      	add	r3, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	3301      	adds	r3, #1
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	2b0e      	cmp	r3, #14
 80059e8:	d9f2      	bls.n	80059d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80059ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d11c      	bne.n	8005a2a <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059fe:	f043 0302 	orr.w	r3, r3, #2
 8005a02:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a08:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a28:	e00b      	b.n	8005a42 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a48:	461a      	mov	r2, r3
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d10c      	bne.n	8005a6e <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d104      	bne.n	8005a64 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f965 	bl	8005d2c <USB_SetDevSpeed>
 8005a62:	e008      	b.n	8005a76 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005a64:	2101      	movs	r1, #1
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f960 	bl	8005d2c <USB_SetDevSpeed>
 8005a6c:	e003      	b.n	8005a76 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a6e:	2103      	movs	r1, #3
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f95b 	bl	8005d2c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a76:	2110      	movs	r1, #16
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 f8f3 	bl	8005c64 <USB_FlushTxFifo>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f91f 	bl	8005ccc <USB_FlushRxFifo>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aaa:	461a      	mov	r2, r3
 8005aac:	2300      	movs	r3, #0
 8005aae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	2300      	movs	r3, #0
 8005aba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005abc:	2300      	movs	r3, #0
 8005abe:	613b      	str	r3, [r7, #16]
 8005ac0:	e043      	b.n	8005b4a <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	015a      	lsls	r2, r3, #5
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	4413      	add	r3, r2
 8005aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ad8:	d118      	bne.n	8005b0c <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10a      	bne.n	8005af6 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aec:	461a      	mov	r2, r3
 8005aee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005af2:	6013      	str	r3, [r2, #0]
 8005af4:	e013      	b.n	8005b1e <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b02:	461a      	mov	r2, r3
 8005b04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	e008      	b.n	8005b1e <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b18:	461a      	mov	r2, r3
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	015a      	lsls	r2, r3, #5
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	4413      	add	r3, r2
 8005b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	015a      	lsls	r2, r3, #5
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	4413      	add	r3, r2
 8005b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	3301      	adds	r3, #1
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d3b7      	bcc.n	8005ac2 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b52:	2300      	movs	r3, #0
 8005b54:	613b      	str	r3, [r7, #16]
 8005b56:	e043      	b.n	8005be0 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	015a      	lsls	r2, r3, #5
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4413      	add	r3, r2
 8005b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b6e:	d118      	bne.n	8005ba2 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10a      	bne.n	8005b8c <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b82:	461a      	mov	r2, r3
 8005b84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	e013      	b.n	8005bb4 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	015a      	lsls	r2, r3, #5
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	4413      	add	r3, r2
 8005b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b98:	461a      	mov	r2, r3
 8005b9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	e008      	b.n	8005bb4 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bae:	461a      	mov	r2, r3
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005bd8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	613b      	str	r3, [r7, #16]
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d3b7      	bcc.n	8005b58 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bf6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bfa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005c08:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	f043 0210 	orr.w	r2, r3, #16
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699a      	ldr	r2, [r3, #24]
 8005c20:	4b0f      	ldr	r3, [pc, #60]	@ (8005c60 <USB_DevInit+0x2b0>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d005      	beq.n	8005c3a <USB_DevInit+0x28a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	f043 0208 	orr.w	r2, r3, #8
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d107      	bne.n	8005c50 <USB_DevInit+0x2a0>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c48:	f043 0304 	orr.w	r3, r3, #4
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3718      	adds	r7, #24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c5c:	b004      	add	sp, #16
 8005c5e:	4770      	bx	lr
 8005c60:	803c3800 	.word	0x803c3800

08005c64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	3301      	adds	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4a13      	ldr	r2, [pc, #76]	@ (8005cc8 <USB_FlushTxFifo+0x64>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d901      	bls.n	8005c84 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e01b      	b.n	8005cbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	daf2      	bge.n	8005c72 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	019b      	lsls	r3, r3, #6
 8005c94:	f043 0220 	orr.w	r2, r3, #32
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	4a08      	ldr	r2, [pc, #32]	@ (8005cc8 <USB_FlushTxFifo+0x64>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d901      	bls.n	8005cae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e006      	b.n	8005cbc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b20      	cmp	r3, #32
 8005cb8:	d0f0      	beq.n	8005c9c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	00030d40 	.word	0x00030d40

08005ccc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	4a11      	ldr	r2, [pc, #68]	@ (8005d28 <USB_FlushRxFifo+0x5c>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d901      	bls.n	8005cea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e018      	b.n	8005d1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	daf2      	bge.n	8005cd8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2210      	movs	r2, #16
 8005cfa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4a08      	ldr	r2, [pc, #32]	@ (8005d28 <USB_FlushRxFifo+0x5c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d901      	bls.n	8005d0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e006      	b.n	8005d1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	f003 0310 	and.w	r3, r3, #16
 8005d16:	2b10      	cmp	r3, #16
 8005d18:	d0f0      	beq.n	8005cfc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bc80      	pop	{r7}
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	00030d40 	.word	0x00030d40

08005d2c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	460b      	mov	r3, r1
 8005d36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	78fb      	ldrb	r3, [r7, #3]
 8005d46:	68f9      	ldr	r1, [r7, #12]
 8005d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bc80      	pop	{r7}
 8005d5a:	4770      	bx	lr

08005d5c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005d76:	f023 0303 	bic.w	r3, r3, #3
 8005d7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d8a:	f043 0302 	orr.w	r3, r3, #2
 8005d8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bc80      	pop	{r7}
 8005d9a:	4770      	bx	lr

08005d9c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	f003 0301 	and.w	r3, r3, #1
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bc80      	pop	{r7}
 8005db4:	4770      	bx	lr
	...

08005db8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4a12      	ldr	r2, [pc, #72]	@ (8005e18 <USB_CoreReset+0x60>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d901      	bls.n	8005dd6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e01b      	b.n	8005e0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	daf2      	bge.n	8005dc4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f043 0201 	orr.w	r2, r3, #1
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	3301      	adds	r3, #1
 8005df2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	4a08      	ldr	r2, [pc, #32]	@ (8005e18 <USB_CoreReset+0x60>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d901      	bls.n	8005e00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e006      	b.n	8005e0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d0f0      	beq.n	8005dee <USB_CoreReset+0x36>

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bc80      	pop	{r7}
 8005e16:	4770      	bx	lr
 8005e18:	00030d40 	.word	0x00030d40

08005e1c <malloc>:
 8005e1c:	4b02      	ldr	r3, [pc, #8]	@ (8005e28 <malloc+0xc>)
 8005e1e:	4601      	mov	r1, r0
 8005e20:	6818      	ldr	r0, [r3, #0]
 8005e22:	f000 b82d 	b.w	8005e80 <_malloc_r>
 8005e26:	bf00      	nop
 8005e28:	20000078 	.word	0x20000078

08005e2c <free>:
 8005e2c:	4b02      	ldr	r3, [pc, #8]	@ (8005e38 <free+0xc>)
 8005e2e:	4601      	mov	r1, r0
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	f001 bd15 	b.w	8007860 <_free_r>
 8005e36:	bf00      	nop
 8005e38:	20000078 	.word	0x20000078

08005e3c <sbrk_aligned>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005e7c <sbrk_aligned+0x40>)
 8005e40:	460c      	mov	r4, r1
 8005e42:	6831      	ldr	r1, [r6, #0]
 8005e44:	4605      	mov	r5, r0
 8005e46:	b911      	cbnz	r1, 8005e4e <sbrk_aligned+0x12>
 8005e48:	f000 fe5a 	bl	8006b00 <_sbrk_r>
 8005e4c:	6030      	str	r0, [r6, #0]
 8005e4e:	4621      	mov	r1, r4
 8005e50:	4628      	mov	r0, r5
 8005e52:	f000 fe55 	bl	8006b00 <_sbrk_r>
 8005e56:	1c43      	adds	r3, r0, #1
 8005e58:	d103      	bne.n	8005e62 <sbrk_aligned+0x26>
 8005e5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005e5e:	4620      	mov	r0, r4
 8005e60:	bd70      	pop	{r4, r5, r6, pc}
 8005e62:	1cc4      	adds	r4, r0, #3
 8005e64:	f024 0403 	bic.w	r4, r4, #3
 8005e68:	42a0      	cmp	r0, r4
 8005e6a:	d0f8      	beq.n	8005e5e <sbrk_aligned+0x22>
 8005e6c:	1a21      	subs	r1, r4, r0
 8005e6e:	4628      	mov	r0, r5
 8005e70:	f000 fe46 	bl	8006b00 <_sbrk_r>
 8005e74:	3001      	adds	r0, #1
 8005e76:	d1f2      	bne.n	8005e5e <sbrk_aligned+0x22>
 8005e78:	e7ef      	b.n	8005e5a <sbrk_aligned+0x1e>
 8005e7a:	bf00      	nop
 8005e7c:	200008e8 	.word	0x200008e8

08005e80 <_malloc_r>:
 8005e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e84:	1ccd      	adds	r5, r1, #3
 8005e86:	f025 0503 	bic.w	r5, r5, #3
 8005e8a:	3508      	adds	r5, #8
 8005e8c:	2d0c      	cmp	r5, #12
 8005e8e:	bf38      	it	cc
 8005e90:	250c      	movcc	r5, #12
 8005e92:	2d00      	cmp	r5, #0
 8005e94:	4606      	mov	r6, r0
 8005e96:	db01      	blt.n	8005e9c <_malloc_r+0x1c>
 8005e98:	42a9      	cmp	r1, r5
 8005e9a:	d904      	bls.n	8005ea6 <_malloc_r+0x26>
 8005e9c:	230c      	movs	r3, #12
 8005e9e:	6033      	str	r3, [r6, #0]
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f7c <_malloc_r+0xfc>
 8005eaa:	f000 f869 	bl	8005f80 <__malloc_lock>
 8005eae:	f8d8 3000 	ldr.w	r3, [r8]
 8005eb2:	461c      	mov	r4, r3
 8005eb4:	bb44      	cbnz	r4, 8005f08 <_malloc_r+0x88>
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	4630      	mov	r0, r6
 8005eba:	f7ff ffbf 	bl	8005e3c <sbrk_aligned>
 8005ebe:	1c43      	adds	r3, r0, #1
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	d158      	bne.n	8005f76 <_malloc_r+0xf6>
 8005ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ec8:	4627      	mov	r7, r4
 8005eca:	2f00      	cmp	r7, #0
 8005ecc:	d143      	bne.n	8005f56 <_malloc_r+0xd6>
 8005ece:	2c00      	cmp	r4, #0
 8005ed0:	d04b      	beq.n	8005f6a <_malloc_r+0xea>
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	4639      	mov	r1, r7
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	eb04 0903 	add.w	r9, r4, r3
 8005edc:	f000 fe10 	bl	8006b00 <_sbrk_r>
 8005ee0:	4581      	cmp	r9, r0
 8005ee2:	d142      	bne.n	8005f6a <_malloc_r+0xea>
 8005ee4:	6821      	ldr	r1, [r4, #0]
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	1a6d      	subs	r5, r5, r1
 8005eea:	4629      	mov	r1, r5
 8005eec:	f7ff ffa6 	bl	8005e3c <sbrk_aligned>
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d03a      	beq.n	8005f6a <_malloc_r+0xea>
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	442b      	add	r3, r5
 8005ef8:	6023      	str	r3, [r4, #0]
 8005efa:	f8d8 3000 	ldr.w	r3, [r8]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	bb62      	cbnz	r2, 8005f5c <_malloc_r+0xdc>
 8005f02:	f8c8 7000 	str.w	r7, [r8]
 8005f06:	e00f      	b.n	8005f28 <_malloc_r+0xa8>
 8005f08:	6822      	ldr	r2, [r4, #0]
 8005f0a:	1b52      	subs	r2, r2, r5
 8005f0c:	d420      	bmi.n	8005f50 <_malloc_r+0xd0>
 8005f0e:	2a0b      	cmp	r2, #11
 8005f10:	d917      	bls.n	8005f42 <_malloc_r+0xc2>
 8005f12:	1961      	adds	r1, r4, r5
 8005f14:	42a3      	cmp	r3, r4
 8005f16:	6025      	str	r5, [r4, #0]
 8005f18:	bf18      	it	ne
 8005f1a:	6059      	strne	r1, [r3, #4]
 8005f1c:	6863      	ldr	r3, [r4, #4]
 8005f1e:	bf08      	it	eq
 8005f20:	f8c8 1000 	streq.w	r1, [r8]
 8005f24:	5162      	str	r2, [r4, r5]
 8005f26:	604b      	str	r3, [r1, #4]
 8005f28:	4630      	mov	r0, r6
 8005f2a:	f000 f82f 	bl	8005f8c <__malloc_unlock>
 8005f2e:	f104 000b 	add.w	r0, r4, #11
 8005f32:	1d23      	adds	r3, r4, #4
 8005f34:	f020 0007 	bic.w	r0, r0, #7
 8005f38:	1ac2      	subs	r2, r0, r3
 8005f3a:	bf1c      	itt	ne
 8005f3c:	1a1b      	subne	r3, r3, r0
 8005f3e:	50a3      	strne	r3, [r4, r2]
 8005f40:	e7af      	b.n	8005ea2 <_malloc_r+0x22>
 8005f42:	6862      	ldr	r2, [r4, #4]
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	bf0c      	ite	eq
 8005f48:	f8c8 2000 	streq.w	r2, [r8]
 8005f4c:	605a      	strne	r2, [r3, #4]
 8005f4e:	e7eb      	b.n	8005f28 <_malloc_r+0xa8>
 8005f50:	4623      	mov	r3, r4
 8005f52:	6864      	ldr	r4, [r4, #4]
 8005f54:	e7ae      	b.n	8005eb4 <_malloc_r+0x34>
 8005f56:	463c      	mov	r4, r7
 8005f58:	687f      	ldr	r7, [r7, #4]
 8005f5a:	e7b6      	b.n	8005eca <_malloc_r+0x4a>
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	42a3      	cmp	r3, r4
 8005f62:	d1fb      	bne.n	8005f5c <_malloc_r+0xdc>
 8005f64:	2300      	movs	r3, #0
 8005f66:	6053      	str	r3, [r2, #4]
 8005f68:	e7de      	b.n	8005f28 <_malloc_r+0xa8>
 8005f6a:	230c      	movs	r3, #12
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	6033      	str	r3, [r6, #0]
 8005f70:	f000 f80c 	bl	8005f8c <__malloc_unlock>
 8005f74:	e794      	b.n	8005ea0 <_malloc_r+0x20>
 8005f76:	6005      	str	r5, [r0, #0]
 8005f78:	e7d6      	b.n	8005f28 <_malloc_r+0xa8>
 8005f7a:	bf00      	nop
 8005f7c:	200008ec 	.word	0x200008ec

08005f80 <__malloc_lock>:
 8005f80:	4801      	ldr	r0, [pc, #4]	@ (8005f88 <__malloc_lock+0x8>)
 8005f82:	f000 be0a 	b.w	8006b9a <__retarget_lock_acquire_recursive>
 8005f86:	bf00      	nop
 8005f88:	20000a30 	.word	0x20000a30

08005f8c <__malloc_unlock>:
 8005f8c:	4801      	ldr	r0, [pc, #4]	@ (8005f94 <__malloc_unlock+0x8>)
 8005f8e:	f000 be05 	b.w	8006b9c <__retarget_lock_release_recursive>
 8005f92:	bf00      	nop
 8005f94:	20000a30 	.word	0x20000a30

08005f98 <__cvt>:
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9e:	461d      	mov	r5, r3
 8005fa0:	bfbb      	ittet	lt
 8005fa2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005fa6:	461d      	movlt	r5, r3
 8005fa8:	2300      	movge	r3, #0
 8005faa:	232d      	movlt	r3, #45	@ 0x2d
 8005fac:	b088      	sub	sp, #32
 8005fae:	4614      	mov	r4, r2
 8005fb0:	bfb8      	it	lt
 8005fb2:	4614      	movlt	r4, r2
 8005fb4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005fb6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005fb8:	7013      	strb	r3, [r2, #0]
 8005fba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fbc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005fc0:	f023 0820 	bic.w	r8, r3, #32
 8005fc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fc8:	d005      	beq.n	8005fd6 <__cvt+0x3e>
 8005fca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005fce:	d100      	bne.n	8005fd2 <__cvt+0x3a>
 8005fd0:	3601      	adds	r6, #1
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e000      	b.n	8005fd8 <__cvt+0x40>
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	aa07      	add	r2, sp, #28
 8005fda:	9204      	str	r2, [sp, #16]
 8005fdc:	aa06      	add	r2, sp, #24
 8005fde:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005fe2:	e9cd 3600 	strd	r3, r6, [sp]
 8005fe6:	4622      	mov	r2, r4
 8005fe8:	462b      	mov	r3, r5
 8005fea:	f000 fe71 	bl	8006cd0 <_dtoa_r>
 8005fee:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ff2:	4607      	mov	r7, r0
 8005ff4:	d119      	bne.n	800602a <__cvt+0x92>
 8005ff6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005ff8:	07db      	lsls	r3, r3, #31
 8005ffa:	d50e      	bpl.n	800601a <__cvt+0x82>
 8005ffc:	eb00 0906 	add.w	r9, r0, r6
 8006000:	2200      	movs	r2, #0
 8006002:	2300      	movs	r3, #0
 8006004:	4620      	mov	r0, r4
 8006006:	4629      	mov	r1, r5
 8006008:	f7fa fd0a 	bl	8000a20 <__aeabi_dcmpeq>
 800600c:	b108      	cbz	r0, 8006012 <__cvt+0x7a>
 800600e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006012:	2230      	movs	r2, #48	@ 0x30
 8006014:	9b07      	ldr	r3, [sp, #28]
 8006016:	454b      	cmp	r3, r9
 8006018:	d31e      	bcc.n	8006058 <__cvt+0xc0>
 800601a:	4638      	mov	r0, r7
 800601c:	9b07      	ldr	r3, [sp, #28]
 800601e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006020:	1bdb      	subs	r3, r3, r7
 8006022:	6013      	str	r3, [r2, #0]
 8006024:	b008      	add	sp, #32
 8006026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800602a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800602e:	eb00 0906 	add.w	r9, r0, r6
 8006032:	d1e5      	bne.n	8006000 <__cvt+0x68>
 8006034:	7803      	ldrb	r3, [r0, #0]
 8006036:	2b30      	cmp	r3, #48	@ 0x30
 8006038:	d10a      	bne.n	8006050 <__cvt+0xb8>
 800603a:	2200      	movs	r2, #0
 800603c:	2300      	movs	r3, #0
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	f7fa fced 	bl	8000a20 <__aeabi_dcmpeq>
 8006046:	b918      	cbnz	r0, 8006050 <__cvt+0xb8>
 8006048:	f1c6 0601 	rsb	r6, r6, #1
 800604c:	f8ca 6000 	str.w	r6, [sl]
 8006050:	f8da 3000 	ldr.w	r3, [sl]
 8006054:	4499      	add	r9, r3
 8006056:	e7d3      	b.n	8006000 <__cvt+0x68>
 8006058:	1c59      	adds	r1, r3, #1
 800605a:	9107      	str	r1, [sp, #28]
 800605c:	701a      	strb	r2, [r3, #0]
 800605e:	e7d9      	b.n	8006014 <__cvt+0x7c>

08006060 <__exponent>:
 8006060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006062:	2900      	cmp	r1, #0
 8006064:	bfb6      	itet	lt
 8006066:	232d      	movlt	r3, #45	@ 0x2d
 8006068:	232b      	movge	r3, #43	@ 0x2b
 800606a:	4249      	neglt	r1, r1
 800606c:	2909      	cmp	r1, #9
 800606e:	7002      	strb	r2, [r0, #0]
 8006070:	7043      	strb	r3, [r0, #1]
 8006072:	dd29      	ble.n	80060c8 <__exponent+0x68>
 8006074:	f10d 0307 	add.w	r3, sp, #7
 8006078:	461d      	mov	r5, r3
 800607a:	270a      	movs	r7, #10
 800607c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006080:	461a      	mov	r2, r3
 8006082:	fb07 1416 	mls	r4, r7, r6, r1
 8006086:	3430      	adds	r4, #48	@ 0x30
 8006088:	f802 4c01 	strb.w	r4, [r2, #-1]
 800608c:	460c      	mov	r4, r1
 800608e:	2c63      	cmp	r4, #99	@ 0x63
 8006090:	4631      	mov	r1, r6
 8006092:	f103 33ff 	add.w	r3, r3, #4294967295
 8006096:	dcf1      	bgt.n	800607c <__exponent+0x1c>
 8006098:	3130      	adds	r1, #48	@ 0x30
 800609a:	1e94      	subs	r4, r2, #2
 800609c:	f803 1c01 	strb.w	r1, [r3, #-1]
 80060a0:	4623      	mov	r3, r4
 80060a2:	1c41      	adds	r1, r0, #1
 80060a4:	42ab      	cmp	r3, r5
 80060a6:	d30a      	bcc.n	80060be <__exponent+0x5e>
 80060a8:	f10d 0309 	add.w	r3, sp, #9
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	42ac      	cmp	r4, r5
 80060b0:	bf88      	it	hi
 80060b2:	2300      	movhi	r3, #0
 80060b4:	3302      	adds	r3, #2
 80060b6:	4403      	add	r3, r0
 80060b8:	1a18      	subs	r0, r3, r0
 80060ba:	b003      	add	sp, #12
 80060bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060be:	f813 6b01 	ldrb.w	r6, [r3], #1
 80060c2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80060c6:	e7ed      	b.n	80060a4 <__exponent+0x44>
 80060c8:	2330      	movs	r3, #48	@ 0x30
 80060ca:	3130      	adds	r1, #48	@ 0x30
 80060cc:	7083      	strb	r3, [r0, #2]
 80060ce:	70c1      	strb	r1, [r0, #3]
 80060d0:	1d03      	adds	r3, r0, #4
 80060d2:	e7f1      	b.n	80060b8 <__exponent+0x58>

080060d4 <_printf_float>:
 80060d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d8:	b091      	sub	sp, #68	@ 0x44
 80060da:	460c      	mov	r4, r1
 80060dc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80060e0:	4616      	mov	r6, r2
 80060e2:	461f      	mov	r7, r3
 80060e4:	4605      	mov	r5, r0
 80060e6:	f000 fcd3 	bl	8006a90 <_localeconv_r>
 80060ea:	6803      	ldr	r3, [r0, #0]
 80060ec:	4618      	mov	r0, r3
 80060ee:	9308      	str	r3, [sp, #32]
 80060f0:	f7fa f86a 	bl	80001c8 <strlen>
 80060f4:	2300      	movs	r3, #0
 80060f6:	930e      	str	r3, [sp, #56]	@ 0x38
 80060f8:	f8d8 3000 	ldr.w	r3, [r8]
 80060fc:	9009      	str	r0, [sp, #36]	@ 0x24
 80060fe:	3307      	adds	r3, #7
 8006100:	f023 0307 	bic.w	r3, r3, #7
 8006104:	f103 0208 	add.w	r2, r3, #8
 8006108:	f894 a018 	ldrb.w	sl, [r4, #24]
 800610c:	f8d4 b000 	ldr.w	fp, [r4]
 8006110:	f8c8 2000 	str.w	r2, [r8]
 8006114:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006118:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800611c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800611e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006122:	f04f 32ff 	mov.w	r2, #4294967295
 8006126:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800612a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800612e:	4b9c      	ldr	r3, [pc, #624]	@ (80063a0 <_printf_float+0x2cc>)
 8006130:	f7fa fca8 	bl	8000a84 <__aeabi_dcmpun>
 8006134:	bb70      	cbnz	r0, 8006194 <_printf_float+0xc0>
 8006136:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800613a:	f04f 32ff 	mov.w	r2, #4294967295
 800613e:	4b98      	ldr	r3, [pc, #608]	@ (80063a0 <_printf_float+0x2cc>)
 8006140:	f7fa fc82 	bl	8000a48 <__aeabi_dcmple>
 8006144:	bb30      	cbnz	r0, 8006194 <_printf_float+0xc0>
 8006146:	2200      	movs	r2, #0
 8006148:	2300      	movs	r3, #0
 800614a:	4640      	mov	r0, r8
 800614c:	4649      	mov	r1, r9
 800614e:	f7fa fc71 	bl	8000a34 <__aeabi_dcmplt>
 8006152:	b110      	cbz	r0, 800615a <_printf_float+0x86>
 8006154:	232d      	movs	r3, #45	@ 0x2d
 8006156:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800615a:	4a92      	ldr	r2, [pc, #584]	@ (80063a4 <_printf_float+0x2d0>)
 800615c:	4b92      	ldr	r3, [pc, #584]	@ (80063a8 <_printf_float+0x2d4>)
 800615e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006162:	bf94      	ite	ls
 8006164:	4690      	movls	r8, r2
 8006166:	4698      	movhi	r8, r3
 8006168:	2303      	movs	r3, #3
 800616a:	f04f 0900 	mov.w	r9, #0
 800616e:	6123      	str	r3, [r4, #16]
 8006170:	f02b 0304 	bic.w	r3, fp, #4
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	4633      	mov	r3, r6
 8006178:	4621      	mov	r1, r4
 800617a:	4628      	mov	r0, r5
 800617c:	9700      	str	r7, [sp, #0]
 800617e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006180:	f000 f9d4 	bl	800652c <_printf_common>
 8006184:	3001      	adds	r0, #1
 8006186:	f040 8090 	bne.w	80062aa <_printf_float+0x1d6>
 800618a:	f04f 30ff 	mov.w	r0, #4294967295
 800618e:	b011      	add	sp, #68	@ 0x44
 8006190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006194:	4642      	mov	r2, r8
 8006196:	464b      	mov	r3, r9
 8006198:	4640      	mov	r0, r8
 800619a:	4649      	mov	r1, r9
 800619c:	f7fa fc72 	bl	8000a84 <__aeabi_dcmpun>
 80061a0:	b148      	cbz	r0, 80061b6 <_printf_float+0xe2>
 80061a2:	464b      	mov	r3, r9
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	bfb8      	it	lt
 80061a8:	232d      	movlt	r3, #45	@ 0x2d
 80061aa:	4a80      	ldr	r2, [pc, #512]	@ (80063ac <_printf_float+0x2d8>)
 80061ac:	bfb8      	it	lt
 80061ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80061b2:	4b7f      	ldr	r3, [pc, #508]	@ (80063b0 <_printf_float+0x2dc>)
 80061b4:	e7d3      	b.n	800615e <_printf_float+0x8a>
 80061b6:	6863      	ldr	r3, [r4, #4]
 80061b8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80061bc:	1c5a      	adds	r2, r3, #1
 80061be:	d13f      	bne.n	8006240 <_printf_float+0x16c>
 80061c0:	2306      	movs	r3, #6
 80061c2:	6063      	str	r3, [r4, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80061ca:	6023      	str	r3, [r4, #0]
 80061cc:	9206      	str	r2, [sp, #24]
 80061ce:	aa0e      	add	r2, sp, #56	@ 0x38
 80061d0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80061d4:	aa0d      	add	r2, sp, #52	@ 0x34
 80061d6:	9203      	str	r2, [sp, #12]
 80061d8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80061dc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80061e0:	6863      	ldr	r3, [r4, #4]
 80061e2:	4642      	mov	r2, r8
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	4628      	mov	r0, r5
 80061e8:	464b      	mov	r3, r9
 80061ea:	910a      	str	r1, [sp, #40]	@ 0x28
 80061ec:	f7ff fed4 	bl	8005f98 <__cvt>
 80061f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061f2:	4680      	mov	r8, r0
 80061f4:	2947      	cmp	r1, #71	@ 0x47
 80061f6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80061f8:	d128      	bne.n	800624c <_printf_float+0x178>
 80061fa:	1cc8      	adds	r0, r1, #3
 80061fc:	db02      	blt.n	8006204 <_printf_float+0x130>
 80061fe:	6863      	ldr	r3, [r4, #4]
 8006200:	4299      	cmp	r1, r3
 8006202:	dd40      	ble.n	8006286 <_printf_float+0x1b2>
 8006204:	f1aa 0a02 	sub.w	sl, sl, #2
 8006208:	fa5f fa8a 	uxtb.w	sl, sl
 800620c:	4652      	mov	r2, sl
 800620e:	3901      	subs	r1, #1
 8006210:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006214:	910d      	str	r1, [sp, #52]	@ 0x34
 8006216:	f7ff ff23 	bl	8006060 <__exponent>
 800621a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800621c:	4681      	mov	r9, r0
 800621e:	1813      	adds	r3, r2, r0
 8006220:	2a01      	cmp	r2, #1
 8006222:	6123      	str	r3, [r4, #16]
 8006224:	dc02      	bgt.n	800622c <_printf_float+0x158>
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	07d2      	lsls	r2, r2, #31
 800622a:	d501      	bpl.n	8006230 <_printf_float+0x15c>
 800622c:	3301      	adds	r3, #1
 800622e:	6123      	str	r3, [r4, #16]
 8006230:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006234:	2b00      	cmp	r3, #0
 8006236:	d09e      	beq.n	8006176 <_printf_float+0xa2>
 8006238:	232d      	movs	r3, #45	@ 0x2d
 800623a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800623e:	e79a      	b.n	8006176 <_printf_float+0xa2>
 8006240:	2947      	cmp	r1, #71	@ 0x47
 8006242:	d1bf      	bne.n	80061c4 <_printf_float+0xf0>
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1bd      	bne.n	80061c4 <_printf_float+0xf0>
 8006248:	2301      	movs	r3, #1
 800624a:	e7ba      	b.n	80061c2 <_printf_float+0xee>
 800624c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006250:	d9dc      	bls.n	800620c <_printf_float+0x138>
 8006252:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006256:	d118      	bne.n	800628a <_printf_float+0x1b6>
 8006258:	2900      	cmp	r1, #0
 800625a:	6863      	ldr	r3, [r4, #4]
 800625c:	dd0b      	ble.n	8006276 <_printf_float+0x1a2>
 800625e:	6121      	str	r1, [r4, #16]
 8006260:	b913      	cbnz	r3, 8006268 <_printf_float+0x194>
 8006262:	6822      	ldr	r2, [r4, #0]
 8006264:	07d0      	lsls	r0, r2, #31
 8006266:	d502      	bpl.n	800626e <_printf_float+0x19a>
 8006268:	3301      	adds	r3, #1
 800626a:	440b      	add	r3, r1
 800626c:	6123      	str	r3, [r4, #16]
 800626e:	f04f 0900 	mov.w	r9, #0
 8006272:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006274:	e7dc      	b.n	8006230 <_printf_float+0x15c>
 8006276:	b913      	cbnz	r3, 800627e <_printf_float+0x1aa>
 8006278:	6822      	ldr	r2, [r4, #0]
 800627a:	07d2      	lsls	r2, r2, #31
 800627c:	d501      	bpl.n	8006282 <_printf_float+0x1ae>
 800627e:	3302      	adds	r3, #2
 8006280:	e7f4      	b.n	800626c <_printf_float+0x198>
 8006282:	2301      	movs	r3, #1
 8006284:	e7f2      	b.n	800626c <_printf_float+0x198>
 8006286:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800628a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800628c:	4299      	cmp	r1, r3
 800628e:	db05      	blt.n	800629c <_printf_float+0x1c8>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	6121      	str	r1, [r4, #16]
 8006294:	07d8      	lsls	r0, r3, #31
 8006296:	d5ea      	bpl.n	800626e <_printf_float+0x19a>
 8006298:	1c4b      	adds	r3, r1, #1
 800629a:	e7e7      	b.n	800626c <_printf_float+0x198>
 800629c:	2900      	cmp	r1, #0
 800629e:	bfcc      	ite	gt
 80062a0:	2201      	movgt	r2, #1
 80062a2:	f1c1 0202 	rsble	r2, r1, #2
 80062a6:	4413      	add	r3, r2
 80062a8:	e7e0      	b.n	800626c <_printf_float+0x198>
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	055a      	lsls	r2, r3, #21
 80062ae:	d407      	bmi.n	80062c0 <_printf_float+0x1ec>
 80062b0:	6923      	ldr	r3, [r4, #16]
 80062b2:	4642      	mov	r2, r8
 80062b4:	4631      	mov	r1, r6
 80062b6:	4628      	mov	r0, r5
 80062b8:	47b8      	blx	r7
 80062ba:	3001      	adds	r0, #1
 80062bc:	d12b      	bne.n	8006316 <_printf_float+0x242>
 80062be:	e764      	b.n	800618a <_printf_float+0xb6>
 80062c0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062c4:	f240 80dc 	bls.w	8006480 <_printf_float+0x3ac>
 80062c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062cc:	2200      	movs	r2, #0
 80062ce:	2300      	movs	r3, #0
 80062d0:	f7fa fba6 	bl	8000a20 <__aeabi_dcmpeq>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d033      	beq.n	8006340 <_printf_float+0x26c>
 80062d8:	2301      	movs	r3, #1
 80062da:	4631      	mov	r1, r6
 80062dc:	4628      	mov	r0, r5
 80062de:	4a35      	ldr	r2, [pc, #212]	@ (80063b4 <_printf_float+0x2e0>)
 80062e0:	47b8      	blx	r7
 80062e2:	3001      	adds	r0, #1
 80062e4:	f43f af51 	beq.w	800618a <_printf_float+0xb6>
 80062e8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80062ec:	4543      	cmp	r3, r8
 80062ee:	db02      	blt.n	80062f6 <_printf_float+0x222>
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	07d8      	lsls	r0, r3, #31
 80062f4:	d50f      	bpl.n	8006316 <_printf_float+0x242>
 80062f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f af42 	beq.w	800618a <_printf_float+0xb6>
 8006306:	f04f 0900 	mov.w	r9, #0
 800630a:	f108 38ff 	add.w	r8, r8, #4294967295
 800630e:	f104 0a1a 	add.w	sl, r4, #26
 8006312:	45c8      	cmp	r8, r9
 8006314:	dc09      	bgt.n	800632a <_printf_float+0x256>
 8006316:	6823      	ldr	r3, [r4, #0]
 8006318:	079b      	lsls	r3, r3, #30
 800631a:	f100 8102 	bmi.w	8006522 <_printf_float+0x44e>
 800631e:	68e0      	ldr	r0, [r4, #12]
 8006320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006322:	4298      	cmp	r0, r3
 8006324:	bfb8      	it	lt
 8006326:	4618      	movlt	r0, r3
 8006328:	e731      	b.n	800618e <_printf_float+0xba>
 800632a:	2301      	movs	r3, #1
 800632c:	4652      	mov	r2, sl
 800632e:	4631      	mov	r1, r6
 8006330:	4628      	mov	r0, r5
 8006332:	47b8      	blx	r7
 8006334:	3001      	adds	r0, #1
 8006336:	f43f af28 	beq.w	800618a <_printf_float+0xb6>
 800633a:	f109 0901 	add.w	r9, r9, #1
 800633e:	e7e8      	b.n	8006312 <_printf_float+0x23e>
 8006340:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006342:	2b00      	cmp	r3, #0
 8006344:	dc38      	bgt.n	80063b8 <_printf_float+0x2e4>
 8006346:	2301      	movs	r3, #1
 8006348:	4631      	mov	r1, r6
 800634a:	4628      	mov	r0, r5
 800634c:	4a19      	ldr	r2, [pc, #100]	@ (80063b4 <_printf_float+0x2e0>)
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	f43f af1a 	beq.w	800618a <_printf_float+0xb6>
 8006356:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800635a:	ea59 0303 	orrs.w	r3, r9, r3
 800635e:	d102      	bne.n	8006366 <_printf_float+0x292>
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	07d9      	lsls	r1, r3, #31
 8006364:	d5d7      	bpl.n	8006316 <_printf_float+0x242>
 8006366:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800636a:	4631      	mov	r1, r6
 800636c:	4628      	mov	r0, r5
 800636e:	47b8      	blx	r7
 8006370:	3001      	adds	r0, #1
 8006372:	f43f af0a 	beq.w	800618a <_printf_float+0xb6>
 8006376:	f04f 0a00 	mov.w	sl, #0
 800637a:	f104 0b1a 	add.w	fp, r4, #26
 800637e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006380:	425b      	negs	r3, r3
 8006382:	4553      	cmp	r3, sl
 8006384:	dc01      	bgt.n	800638a <_printf_float+0x2b6>
 8006386:	464b      	mov	r3, r9
 8006388:	e793      	b.n	80062b2 <_printf_float+0x1de>
 800638a:	2301      	movs	r3, #1
 800638c:	465a      	mov	r2, fp
 800638e:	4631      	mov	r1, r6
 8006390:	4628      	mov	r0, r5
 8006392:	47b8      	blx	r7
 8006394:	3001      	adds	r0, #1
 8006396:	f43f aef8 	beq.w	800618a <_printf_float+0xb6>
 800639a:	f10a 0a01 	add.w	sl, sl, #1
 800639e:	e7ee      	b.n	800637e <_printf_float+0x2aa>
 80063a0:	7fefffff 	.word	0x7fefffff
 80063a4:	08008fc4 	.word	0x08008fc4
 80063a8:	08008fc8 	.word	0x08008fc8
 80063ac:	08008fcc 	.word	0x08008fcc
 80063b0:	08008fd0 	.word	0x08008fd0
 80063b4:	08008fd4 	.word	0x08008fd4
 80063b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063ba:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80063be:	4553      	cmp	r3, sl
 80063c0:	bfa8      	it	ge
 80063c2:	4653      	movge	r3, sl
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	4699      	mov	r9, r3
 80063c8:	dc36      	bgt.n	8006438 <_printf_float+0x364>
 80063ca:	f04f 0b00 	mov.w	fp, #0
 80063ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063d2:	f104 021a 	add.w	r2, r4, #26
 80063d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80063da:	eba3 0309 	sub.w	r3, r3, r9
 80063de:	455b      	cmp	r3, fp
 80063e0:	dc31      	bgt.n	8006446 <_printf_float+0x372>
 80063e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063e4:	459a      	cmp	sl, r3
 80063e6:	dc3a      	bgt.n	800645e <_printf_float+0x38a>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	07da      	lsls	r2, r3, #31
 80063ec:	d437      	bmi.n	800645e <_printf_float+0x38a>
 80063ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063f0:	ebaa 0903 	sub.w	r9, sl, r3
 80063f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063f6:	ebaa 0303 	sub.w	r3, sl, r3
 80063fa:	4599      	cmp	r9, r3
 80063fc:	bfa8      	it	ge
 80063fe:	4699      	movge	r9, r3
 8006400:	f1b9 0f00 	cmp.w	r9, #0
 8006404:	dc33      	bgt.n	800646e <_printf_float+0x39a>
 8006406:	f04f 0800 	mov.w	r8, #0
 800640a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800640e:	f104 0b1a 	add.w	fp, r4, #26
 8006412:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006414:	ebaa 0303 	sub.w	r3, sl, r3
 8006418:	eba3 0309 	sub.w	r3, r3, r9
 800641c:	4543      	cmp	r3, r8
 800641e:	f77f af7a 	ble.w	8006316 <_printf_float+0x242>
 8006422:	2301      	movs	r3, #1
 8006424:	465a      	mov	r2, fp
 8006426:	4631      	mov	r1, r6
 8006428:	4628      	mov	r0, r5
 800642a:	47b8      	blx	r7
 800642c:	3001      	adds	r0, #1
 800642e:	f43f aeac 	beq.w	800618a <_printf_float+0xb6>
 8006432:	f108 0801 	add.w	r8, r8, #1
 8006436:	e7ec      	b.n	8006412 <_printf_float+0x33e>
 8006438:	4642      	mov	r2, r8
 800643a:	4631      	mov	r1, r6
 800643c:	4628      	mov	r0, r5
 800643e:	47b8      	blx	r7
 8006440:	3001      	adds	r0, #1
 8006442:	d1c2      	bne.n	80063ca <_printf_float+0x2f6>
 8006444:	e6a1      	b.n	800618a <_printf_float+0xb6>
 8006446:	2301      	movs	r3, #1
 8006448:	4631      	mov	r1, r6
 800644a:	4628      	mov	r0, r5
 800644c:	920a      	str	r2, [sp, #40]	@ 0x28
 800644e:	47b8      	blx	r7
 8006450:	3001      	adds	r0, #1
 8006452:	f43f ae9a 	beq.w	800618a <_printf_float+0xb6>
 8006456:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006458:	f10b 0b01 	add.w	fp, fp, #1
 800645c:	e7bb      	b.n	80063d6 <_printf_float+0x302>
 800645e:	4631      	mov	r1, r6
 8006460:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006464:	4628      	mov	r0, r5
 8006466:	47b8      	blx	r7
 8006468:	3001      	adds	r0, #1
 800646a:	d1c0      	bne.n	80063ee <_printf_float+0x31a>
 800646c:	e68d      	b.n	800618a <_printf_float+0xb6>
 800646e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006470:	464b      	mov	r3, r9
 8006472:	4631      	mov	r1, r6
 8006474:	4628      	mov	r0, r5
 8006476:	4442      	add	r2, r8
 8006478:	47b8      	blx	r7
 800647a:	3001      	adds	r0, #1
 800647c:	d1c3      	bne.n	8006406 <_printf_float+0x332>
 800647e:	e684      	b.n	800618a <_printf_float+0xb6>
 8006480:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006484:	f1ba 0f01 	cmp.w	sl, #1
 8006488:	dc01      	bgt.n	800648e <_printf_float+0x3ba>
 800648a:	07db      	lsls	r3, r3, #31
 800648c:	d536      	bpl.n	80064fc <_printf_float+0x428>
 800648e:	2301      	movs	r3, #1
 8006490:	4642      	mov	r2, r8
 8006492:	4631      	mov	r1, r6
 8006494:	4628      	mov	r0, r5
 8006496:	47b8      	blx	r7
 8006498:	3001      	adds	r0, #1
 800649a:	f43f ae76 	beq.w	800618a <_printf_float+0xb6>
 800649e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	f43f ae6e 	beq.w	800618a <_printf_float+0xb6>
 80064ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80064b2:	2200      	movs	r2, #0
 80064b4:	2300      	movs	r3, #0
 80064b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064ba:	f7fa fab1 	bl	8000a20 <__aeabi_dcmpeq>
 80064be:	b9c0      	cbnz	r0, 80064f2 <_printf_float+0x41e>
 80064c0:	4653      	mov	r3, sl
 80064c2:	f108 0201 	add.w	r2, r8, #1
 80064c6:	4631      	mov	r1, r6
 80064c8:	4628      	mov	r0, r5
 80064ca:	47b8      	blx	r7
 80064cc:	3001      	adds	r0, #1
 80064ce:	d10c      	bne.n	80064ea <_printf_float+0x416>
 80064d0:	e65b      	b.n	800618a <_printf_float+0xb6>
 80064d2:	2301      	movs	r3, #1
 80064d4:	465a      	mov	r2, fp
 80064d6:	4631      	mov	r1, r6
 80064d8:	4628      	mov	r0, r5
 80064da:	47b8      	blx	r7
 80064dc:	3001      	adds	r0, #1
 80064de:	f43f ae54 	beq.w	800618a <_printf_float+0xb6>
 80064e2:	f108 0801 	add.w	r8, r8, #1
 80064e6:	45d0      	cmp	r8, sl
 80064e8:	dbf3      	blt.n	80064d2 <_printf_float+0x3fe>
 80064ea:	464b      	mov	r3, r9
 80064ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80064f0:	e6e0      	b.n	80062b4 <_printf_float+0x1e0>
 80064f2:	f04f 0800 	mov.w	r8, #0
 80064f6:	f104 0b1a 	add.w	fp, r4, #26
 80064fa:	e7f4      	b.n	80064e6 <_printf_float+0x412>
 80064fc:	2301      	movs	r3, #1
 80064fe:	4642      	mov	r2, r8
 8006500:	e7e1      	b.n	80064c6 <_printf_float+0x3f2>
 8006502:	2301      	movs	r3, #1
 8006504:	464a      	mov	r2, r9
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	47b8      	blx	r7
 800650c:	3001      	adds	r0, #1
 800650e:	f43f ae3c 	beq.w	800618a <_printf_float+0xb6>
 8006512:	f108 0801 	add.w	r8, r8, #1
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800651a:	1a5b      	subs	r3, r3, r1
 800651c:	4543      	cmp	r3, r8
 800651e:	dcf0      	bgt.n	8006502 <_printf_float+0x42e>
 8006520:	e6fd      	b.n	800631e <_printf_float+0x24a>
 8006522:	f04f 0800 	mov.w	r8, #0
 8006526:	f104 0919 	add.w	r9, r4, #25
 800652a:	e7f4      	b.n	8006516 <_printf_float+0x442>

0800652c <_printf_common>:
 800652c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006530:	4616      	mov	r6, r2
 8006532:	4698      	mov	r8, r3
 8006534:	688a      	ldr	r2, [r1, #8]
 8006536:	690b      	ldr	r3, [r1, #16]
 8006538:	4607      	mov	r7, r0
 800653a:	4293      	cmp	r3, r2
 800653c:	bfb8      	it	lt
 800653e:	4613      	movlt	r3, r2
 8006540:	6033      	str	r3, [r6, #0]
 8006542:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006546:	460c      	mov	r4, r1
 8006548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800654c:	b10a      	cbz	r2, 8006552 <_printf_common+0x26>
 800654e:	3301      	adds	r3, #1
 8006550:	6033      	str	r3, [r6, #0]
 8006552:	6823      	ldr	r3, [r4, #0]
 8006554:	0699      	lsls	r1, r3, #26
 8006556:	bf42      	ittt	mi
 8006558:	6833      	ldrmi	r3, [r6, #0]
 800655a:	3302      	addmi	r3, #2
 800655c:	6033      	strmi	r3, [r6, #0]
 800655e:	6825      	ldr	r5, [r4, #0]
 8006560:	f015 0506 	ands.w	r5, r5, #6
 8006564:	d106      	bne.n	8006574 <_printf_common+0x48>
 8006566:	f104 0a19 	add.w	sl, r4, #25
 800656a:	68e3      	ldr	r3, [r4, #12]
 800656c:	6832      	ldr	r2, [r6, #0]
 800656e:	1a9b      	subs	r3, r3, r2
 8006570:	42ab      	cmp	r3, r5
 8006572:	dc2b      	bgt.n	80065cc <_printf_common+0xa0>
 8006574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006578:	6822      	ldr	r2, [r4, #0]
 800657a:	3b00      	subs	r3, #0
 800657c:	bf18      	it	ne
 800657e:	2301      	movne	r3, #1
 8006580:	0692      	lsls	r2, r2, #26
 8006582:	d430      	bmi.n	80065e6 <_printf_common+0xba>
 8006584:	4641      	mov	r1, r8
 8006586:	4638      	mov	r0, r7
 8006588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800658c:	47c8      	blx	r9
 800658e:	3001      	adds	r0, #1
 8006590:	d023      	beq.n	80065da <_printf_common+0xae>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	6922      	ldr	r2, [r4, #16]
 8006596:	f003 0306 	and.w	r3, r3, #6
 800659a:	2b04      	cmp	r3, #4
 800659c:	bf14      	ite	ne
 800659e:	2500      	movne	r5, #0
 80065a0:	6833      	ldreq	r3, [r6, #0]
 80065a2:	f04f 0600 	mov.w	r6, #0
 80065a6:	bf08      	it	eq
 80065a8:	68e5      	ldreq	r5, [r4, #12]
 80065aa:	f104 041a 	add.w	r4, r4, #26
 80065ae:	bf08      	it	eq
 80065b0:	1aed      	subeq	r5, r5, r3
 80065b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80065b6:	bf08      	it	eq
 80065b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065bc:	4293      	cmp	r3, r2
 80065be:	bfc4      	itt	gt
 80065c0:	1a9b      	subgt	r3, r3, r2
 80065c2:	18ed      	addgt	r5, r5, r3
 80065c4:	42b5      	cmp	r5, r6
 80065c6:	d11a      	bne.n	80065fe <_printf_common+0xd2>
 80065c8:	2000      	movs	r0, #0
 80065ca:	e008      	b.n	80065de <_printf_common+0xb2>
 80065cc:	2301      	movs	r3, #1
 80065ce:	4652      	mov	r2, sl
 80065d0:	4641      	mov	r1, r8
 80065d2:	4638      	mov	r0, r7
 80065d4:	47c8      	blx	r9
 80065d6:	3001      	adds	r0, #1
 80065d8:	d103      	bne.n	80065e2 <_printf_common+0xb6>
 80065da:	f04f 30ff 	mov.w	r0, #4294967295
 80065de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e2:	3501      	adds	r5, #1
 80065e4:	e7c1      	b.n	800656a <_printf_common+0x3e>
 80065e6:	2030      	movs	r0, #48	@ 0x30
 80065e8:	18e1      	adds	r1, r4, r3
 80065ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065f4:	4422      	add	r2, r4
 80065f6:	3302      	adds	r3, #2
 80065f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065fc:	e7c2      	b.n	8006584 <_printf_common+0x58>
 80065fe:	2301      	movs	r3, #1
 8006600:	4622      	mov	r2, r4
 8006602:	4641      	mov	r1, r8
 8006604:	4638      	mov	r0, r7
 8006606:	47c8      	blx	r9
 8006608:	3001      	adds	r0, #1
 800660a:	d0e6      	beq.n	80065da <_printf_common+0xae>
 800660c:	3601      	adds	r6, #1
 800660e:	e7d9      	b.n	80065c4 <_printf_common+0x98>

08006610 <_printf_i>:
 8006610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006614:	7e0f      	ldrb	r7, [r1, #24]
 8006616:	4691      	mov	r9, r2
 8006618:	2f78      	cmp	r7, #120	@ 0x78
 800661a:	4680      	mov	r8, r0
 800661c:	460c      	mov	r4, r1
 800661e:	469a      	mov	sl, r3
 8006620:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006622:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006626:	d807      	bhi.n	8006638 <_printf_i+0x28>
 8006628:	2f62      	cmp	r7, #98	@ 0x62
 800662a:	d80a      	bhi.n	8006642 <_printf_i+0x32>
 800662c:	2f00      	cmp	r7, #0
 800662e:	f000 80d3 	beq.w	80067d8 <_printf_i+0x1c8>
 8006632:	2f58      	cmp	r7, #88	@ 0x58
 8006634:	f000 80ba 	beq.w	80067ac <_printf_i+0x19c>
 8006638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800663c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006640:	e03a      	b.n	80066b8 <_printf_i+0xa8>
 8006642:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006646:	2b15      	cmp	r3, #21
 8006648:	d8f6      	bhi.n	8006638 <_printf_i+0x28>
 800664a:	a101      	add	r1, pc, #4	@ (adr r1, 8006650 <_printf_i+0x40>)
 800664c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006650:	080066a9 	.word	0x080066a9
 8006654:	080066bd 	.word	0x080066bd
 8006658:	08006639 	.word	0x08006639
 800665c:	08006639 	.word	0x08006639
 8006660:	08006639 	.word	0x08006639
 8006664:	08006639 	.word	0x08006639
 8006668:	080066bd 	.word	0x080066bd
 800666c:	08006639 	.word	0x08006639
 8006670:	08006639 	.word	0x08006639
 8006674:	08006639 	.word	0x08006639
 8006678:	08006639 	.word	0x08006639
 800667c:	080067bf 	.word	0x080067bf
 8006680:	080066e7 	.word	0x080066e7
 8006684:	08006779 	.word	0x08006779
 8006688:	08006639 	.word	0x08006639
 800668c:	08006639 	.word	0x08006639
 8006690:	080067e1 	.word	0x080067e1
 8006694:	08006639 	.word	0x08006639
 8006698:	080066e7 	.word	0x080066e7
 800669c:	08006639 	.word	0x08006639
 80066a0:	08006639 	.word	0x08006639
 80066a4:	08006781 	.word	0x08006781
 80066a8:	6833      	ldr	r3, [r6, #0]
 80066aa:	1d1a      	adds	r2, r3, #4
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6032      	str	r2, [r6, #0]
 80066b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066b8:	2301      	movs	r3, #1
 80066ba:	e09e      	b.n	80067fa <_printf_i+0x1ea>
 80066bc:	6833      	ldr	r3, [r6, #0]
 80066be:	6820      	ldr	r0, [r4, #0]
 80066c0:	1d19      	adds	r1, r3, #4
 80066c2:	6031      	str	r1, [r6, #0]
 80066c4:	0606      	lsls	r6, r0, #24
 80066c6:	d501      	bpl.n	80066cc <_printf_i+0xbc>
 80066c8:	681d      	ldr	r5, [r3, #0]
 80066ca:	e003      	b.n	80066d4 <_printf_i+0xc4>
 80066cc:	0645      	lsls	r5, r0, #25
 80066ce:	d5fb      	bpl.n	80066c8 <_printf_i+0xb8>
 80066d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80066d4:	2d00      	cmp	r5, #0
 80066d6:	da03      	bge.n	80066e0 <_printf_i+0xd0>
 80066d8:	232d      	movs	r3, #45	@ 0x2d
 80066da:	426d      	negs	r5, r5
 80066dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066e0:	230a      	movs	r3, #10
 80066e2:	4859      	ldr	r0, [pc, #356]	@ (8006848 <_printf_i+0x238>)
 80066e4:	e011      	b.n	800670a <_printf_i+0xfa>
 80066e6:	6821      	ldr	r1, [r4, #0]
 80066e8:	6833      	ldr	r3, [r6, #0]
 80066ea:	0608      	lsls	r0, r1, #24
 80066ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80066f0:	d402      	bmi.n	80066f8 <_printf_i+0xe8>
 80066f2:	0649      	lsls	r1, r1, #25
 80066f4:	bf48      	it	mi
 80066f6:	b2ad      	uxthmi	r5, r5
 80066f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80066fa:	6033      	str	r3, [r6, #0]
 80066fc:	bf14      	ite	ne
 80066fe:	230a      	movne	r3, #10
 8006700:	2308      	moveq	r3, #8
 8006702:	4851      	ldr	r0, [pc, #324]	@ (8006848 <_printf_i+0x238>)
 8006704:	2100      	movs	r1, #0
 8006706:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800670a:	6866      	ldr	r6, [r4, #4]
 800670c:	2e00      	cmp	r6, #0
 800670e:	bfa8      	it	ge
 8006710:	6821      	ldrge	r1, [r4, #0]
 8006712:	60a6      	str	r6, [r4, #8]
 8006714:	bfa4      	itt	ge
 8006716:	f021 0104 	bicge.w	r1, r1, #4
 800671a:	6021      	strge	r1, [r4, #0]
 800671c:	b90d      	cbnz	r5, 8006722 <_printf_i+0x112>
 800671e:	2e00      	cmp	r6, #0
 8006720:	d04b      	beq.n	80067ba <_printf_i+0x1aa>
 8006722:	4616      	mov	r6, r2
 8006724:	fbb5 f1f3 	udiv	r1, r5, r3
 8006728:	fb03 5711 	mls	r7, r3, r1, r5
 800672c:	5dc7      	ldrb	r7, [r0, r7]
 800672e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006732:	462f      	mov	r7, r5
 8006734:	42bb      	cmp	r3, r7
 8006736:	460d      	mov	r5, r1
 8006738:	d9f4      	bls.n	8006724 <_printf_i+0x114>
 800673a:	2b08      	cmp	r3, #8
 800673c:	d10b      	bne.n	8006756 <_printf_i+0x146>
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	07df      	lsls	r7, r3, #31
 8006742:	d508      	bpl.n	8006756 <_printf_i+0x146>
 8006744:	6923      	ldr	r3, [r4, #16]
 8006746:	6861      	ldr	r1, [r4, #4]
 8006748:	4299      	cmp	r1, r3
 800674a:	bfde      	ittt	le
 800674c:	2330      	movle	r3, #48	@ 0x30
 800674e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006752:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006756:	1b92      	subs	r2, r2, r6
 8006758:	6122      	str	r2, [r4, #16]
 800675a:	464b      	mov	r3, r9
 800675c:	4621      	mov	r1, r4
 800675e:	4640      	mov	r0, r8
 8006760:	f8cd a000 	str.w	sl, [sp]
 8006764:	aa03      	add	r2, sp, #12
 8006766:	f7ff fee1 	bl	800652c <_printf_common>
 800676a:	3001      	adds	r0, #1
 800676c:	d14a      	bne.n	8006804 <_printf_i+0x1f4>
 800676e:	f04f 30ff 	mov.w	r0, #4294967295
 8006772:	b004      	add	sp, #16
 8006774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	f043 0320 	orr.w	r3, r3, #32
 800677e:	6023      	str	r3, [r4, #0]
 8006780:	2778      	movs	r7, #120	@ 0x78
 8006782:	4832      	ldr	r0, [pc, #200]	@ (800684c <_printf_i+0x23c>)
 8006784:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	6831      	ldr	r1, [r6, #0]
 800678c:	061f      	lsls	r7, r3, #24
 800678e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006792:	d402      	bmi.n	800679a <_printf_i+0x18a>
 8006794:	065f      	lsls	r7, r3, #25
 8006796:	bf48      	it	mi
 8006798:	b2ad      	uxthmi	r5, r5
 800679a:	6031      	str	r1, [r6, #0]
 800679c:	07d9      	lsls	r1, r3, #31
 800679e:	bf44      	itt	mi
 80067a0:	f043 0320 	orrmi.w	r3, r3, #32
 80067a4:	6023      	strmi	r3, [r4, #0]
 80067a6:	b11d      	cbz	r5, 80067b0 <_printf_i+0x1a0>
 80067a8:	2310      	movs	r3, #16
 80067aa:	e7ab      	b.n	8006704 <_printf_i+0xf4>
 80067ac:	4826      	ldr	r0, [pc, #152]	@ (8006848 <_printf_i+0x238>)
 80067ae:	e7e9      	b.n	8006784 <_printf_i+0x174>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	f023 0320 	bic.w	r3, r3, #32
 80067b6:	6023      	str	r3, [r4, #0]
 80067b8:	e7f6      	b.n	80067a8 <_printf_i+0x198>
 80067ba:	4616      	mov	r6, r2
 80067bc:	e7bd      	b.n	800673a <_printf_i+0x12a>
 80067be:	6833      	ldr	r3, [r6, #0]
 80067c0:	6825      	ldr	r5, [r4, #0]
 80067c2:	1d18      	adds	r0, r3, #4
 80067c4:	6961      	ldr	r1, [r4, #20]
 80067c6:	6030      	str	r0, [r6, #0]
 80067c8:	062e      	lsls	r6, r5, #24
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	d501      	bpl.n	80067d2 <_printf_i+0x1c2>
 80067ce:	6019      	str	r1, [r3, #0]
 80067d0:	e002      	b.n	80067d8 <_printf_i+0x1c8>
 80067d2:	0668      	lsls	r0, r5, #25
 80067d4:	d5fb      	bpl.n	80067ce <_printf_i+0x1be>
 80067d6:	8019      	strh	r1, [r3, #0]
 80067d8:	2300      	movs	r3, #0
 80067da:	4616      	mov	r6, r2
 80067dc:	6123      	str	r3, [r4, #16]
 80067de:	e7bc      	b.n	800675a <_printf_i+0x14a>
 80067e0:	6833      	ldr	r3, [r6, #0]
 80067e2:	2100      	movs	r1, #0
 80067e4:	1d1a      	adds	r2, r3, #4
 80067e6:	6032      	str	r2, [r6, #0]
 80067e8:	681e      	ldr	r6, [r3, #0]
 80067ea:	6862      	ldr	r2, [r4, #4]
 80067ec:	4630      	mov	r0, r6
 80067ee:	f000 f9d6 	bl	8006b9e <memchr>
 80067f2:	b108      	cbz	r0, 80067f8 <_printf_i+0x1e8>
 80067f4:	1b80      	subs	r0, r0, r6
 80067f6:	6060      	str	r0, [r4, #4]
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	6123      	str	r3, [r4, #16]
 80067fc:	2300      	movs	r3, #0
 80067fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006802:	e7aa      	b.n	800675a <_printf_i+0x14a>
 8006804:	4632      	mov	r2, r6
 8006806:	4649      	mov	r1, r9
 8006808:	4640      	mov	r0, r8
 800680a:	6923      	ldr	r3, [r4, #16]
 800680c:	47d0      	blx	sl
 800680e:	3001      	adds	r0, #1
 8006810:	d0ad      	beq.n	800676e <_printf_i+0x15e>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	079b      	lsls	r3, r3, #30
 8006816:	d413      	bmi.n	8006840 <_printf_i+0x230>
 8006818:	68e0      	ldr	r0, [r4, #12]
 800681a:	9b03      	ldr	r3, [sp, #12]
 800681c:	4298      	cmp	r0, r3
 800681e:	bfb8      	it	lt
 8006820:	4618      	movlt	r0, r3
 8006822:	e7a6      	b.n	8006772 <_printf_i+0x162>
 8006824:	2301      	movs	r3, #1
 8006826:	4632      	mov	r2, r6
 8006828:	4649      	mov	r1, r9
 800682a:	4640      	mov	r0, r8
 800682c:	47d0      	blx	sl
 800682e:	3001      	adds	r0, #1
 8006830:	d09d      	beq.n	800676e <_printf_i+0x15e>
 8006832:	3501      	adds	r5, #1
 8006834:	68e3      	ldr	r3, [r4, #12]
 8006836:	9903      	ldr	r1, [sp, #12]
 8006838:	1a5b      	subs	r3, r3, r1
 800683a:	42ab      	cmp	r3, r5
 800683c:	dcf2      	bgt.n	8006824 <_printf_i+0x214>
 800683e:	e7eb      	b.n	8006818 <_printf_i+0x208>
 8006840:	2500      	movs	r5, #0
 8006842:	f104 0619 	add.w	r6, r4, #25
 8006846:	e7f5      	b.n	8006834 <_printf_i+0x224>
 8006848:	08008fd6 	.word	0x08008fd6
 800684c:	08008fe7 	.word	0x08008fe7

08006850 <std>:
 8006850:	2300      	movs	r3, #0
 8006852:	b510      	push	{r4, lr}
 8006854:	4604      	mov	r4, r0
 8006856:	e9c0 3300 	strd	r3, r3, [r0]
 800685a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800685e:	6083      	str	r3, [r0, #8]
 8006860:	8181      	strh	r1, [r0, #12]
 8006862:	6643      	str	r3, [r0, #100]	@ 0x64
 8006864:	81c2      	strh	r2, [r0, #14]
 8006866:	6183      	str	r3, [r0, #24]
 8006868:	4619      	mov	r1, r3
 800686a:	2208      	movs	r2, #8
 800686c:	305c      	adds	r0, #92	@ 0x5c
 800686e:	f000 f906 	bl	8006a7e <memset>
 8006872:	4b0d      	ldr	r3, [pc, #52]	@ (80068a8 <std+0x58>)
 8006874:	6224      	str	r4, [r4, #32]
 8006876:	6263      	str	r3, [r4, #36]	@ 0x24
 8006878:	4b0c      	ldr	r3, [pc, #48]	@ (80068ac <std+0x5c>)
 800687a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800687c:	4b0c      	ldr	r3, [pc, #48]	@ (80068b0 <std+0x60>)
 800687e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006880:	4b0c      	ldr	r3, [pc, #48]	@ (80068b4 <std+0x64>)
 8006882:	6323      	str	r3, [r4, #48]	@ 0x30
 8006884:	4b0c      	ldr	r3, [pc, #48]	@ (80068b8 <std+0x68>)
 8006886:	429c      	cmp	r4, r3
 8006888:	d006      	beq.n	8006898 <std+0x48>
 800688a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800688e:	4294      	cmp	r4, r2
 8006890:	d002      	beq.n	8006898 <std+0x48>
 8006892:	33d0      	adds	r3, #208	@ 0xd0
 8006894:	429c      	cmp	r4, r3
 8006896:	d105      	bne.n	80068a4 <std+0x54>
 8006898:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800689c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a0:	f000 b97a 	b.w	8006b98 <__retarget_lock_init_recursive>
 80068a4:	bd10      	pop	{r4, pc}
 80068a6:	bf00      	nop
 80068a8:	080069f9 	.word	0x080069f9
 80068ac:	08006a1b 	.word	0x08006a1b
 80068b0:	08006a53 	.word	0x08006a53
 80068b4:	08006a77 	.word	0x08006a77
 80068b8:	200008f0 	.word	0x200008f0

080068bc <stdio_exit_handler>:
 80068bc:	4a02      	ldr	r2, [pc, #8]	@ (80068c8 <stdio_exit_handler+0xc>)
 80068be:	4903      	ldr	r1, [pc, #12]	@ (80068cc <stdio_exit_handler+0x10>)
 80068c0:	4803      	ldr	r0, [pc, #12]	@ (80068d0 <stdio_exit_handler+0x14>)
 80068c2:	f000 b869 	b.w	8006998 <_fwalk_sglue>
 80068c6:	bf00      	nop
 80068c8:	2000006c 	.word	0x2000006c
 80068cc:	08008371 	.word	0x08008371
 80068d0:	2000007c 	.word	0x2000007c

080068d4 <cleanup_stdio>:
 80068d4:	6841      	ldr	r1, [r0, #4]
 80068d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006908 <cleanup_stdio+0x34>)
 80068d8:	b510      	push	{r4, lr}
 80068da:	4299      	cmp	r1, r3
 80068dc:	4604      	mov	r4, r0
 80068de:	d001      	beq.n	80068e4 <cleanup_stdio+0x10>
 80068e0:	f001 fd46 	bl	8008370 <_fflush_r>
 80068e4:	68a1      	ldr	r1, [r4, #8]
 80068e6:	4b09      	ldr	r3, [pc, #36]	@ (800690c <cleanup_stdio+0x38>)
 80068e8:	4299      	cmp	r1, r3
 80068ea:	d002      	beq.n	80068f2 <cleanup_stdio+0x1e>
 80068ec:	4620      	mov	r0, r4
 80068ee:	f001 fd3f 	bl	8008370 <_fflush_r>
 80068f2:	68e1      	ldr	r1, [r4, #12]
 80068f4:	4b06      	ldr	r3, [pc, #24]	@ (8006910 <cleanup_stdio+0x3c>)
 80068f6:	4299      	cmp	r1, r3
 80068f8:	d004      	beq.n	8006904 <cleanup_stdio+0x30>
 80068fa:	4620      	mov	r0, r4
 80068fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006900:	f001 bd36 	b.w	8008370 <_fflush_r>
 8006904:	bd10      	pop	{r4, pc}
 8006906:	bf00      	nop
 8006908:	200008f0 	.word	0x200008f0
 800690c:	20000958 	.word	0x20000958
 8006910:	200009c0 	.word	0x200009c0

08006914 <global_stdio_init.part.0>:
 8006914:	b510      	push	{r4, lr}
 8006916:	4b0b      	ldr	r3, [pc, #44]	@ (8006944 <global_stdio_init.part.0+0x30>)
 8006918:	4c0b      	ldr	r4, [pc, #44]	@ (8006948 <global_stdio_init.part.0+0x34>)
 800691a:	4a0c      	ldr	r2, [pc, #48]	@ (800694c <global_stdio_init.part.0+0x38>)
 800691c:	4620      	mov	r0, r4
 800691e:	601a      	str	r2, [r3, #0]
 8006920:	2104      	movs	r1, #4
 8006922:	2200      	movs	r2, #0
 8006924:	f7ff ff94 	bl	8006850 <std>
 8006928:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800692c:	2201      	movs	r2, #1
 800692e:	2109      	movs	r1, #9
 8006930:	f7ff ff8e 	bl	8006850 <std>
 8006934:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006938:	2202      	movs	r2, #2
 800693a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800693e:	2112      	movs	r1, #18
 8006940:	f7ff bf86 	b.w	8006850 <std>
 8006944:	20000a28 	.word	0x20000a28
 8006948:	200008f0 	.word	0x200008f0
 800694c:	080068bd 	.word	0x080068bd

08006950 <__sfp_lock_acquire>:
 8006950:	4801      	ldr	r0, [pc, #4]	@ (8006958 <__sfp_lock_acquire+0x8>)
 8006952:	f000 b922 	b.w	8006b9a <__retarget_lock_acquire_recursive>
 8006956:	bf00      	nop
 8006958:	20000a31 	.word	0x20000a31

0800695c <__sfp_lock_release>:
 800695c:	4801      	ldr	r0, [pc, #4]	@ (8006964 <__sfp_lock_release+0x8>)
 800695e:	f000 b91d 	b.w	8006b9c <__retarget_lock_release_recursive>
 8006962:	bf00      	nop
 8006964:	20000a31 	.word	0x20000a31

08006968 <__sinit>:
 8006968:	b510      	push	{r4, lr}
 800696a:	4604      	mov	r4, r0
 800696c:	f7ff fff0 	bl	8006950 <__sfp_lock_acquire>
 8006970:	6a23      	ldr	r3, [r4, #32]
 8006972:	b11b      	cbz	r3, 800697c <__sinit+0x14>
 8006974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006978:	f7ff bff0 	b.w	800695c <__sfp_lock_release>
 800697c:	4b04      	ldr	r3, [pc, #16]	@ (8006990 <__sinit+0x28>)
 800697e:	6223      	str	r3, [r4, #32]
 8006980:	4b04      	ldr	r3, [pc, #16]	@ (8006994 <__sinit+0x2c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1f5      	bne.n	8006974 <__sinit+0xc>
 8006988:	f7ff ffc4 	bl	8006914 <global_stdio_init.part.0>
 800698c:	e7f2      	b.n	8006974 <__sinit+0xc>
 800698e:	bf00      	nop
 8006990:	080068d5 	.word	0x080068d5
 8006994:	20000a28 	.word	0x20000a28

08006998 <_fwalk_sglue>:
 8006998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800699c:	4607      	mov	r7, r0
 800699e:	4688      	mov	r8, r1
 80069a0:	4614      	mov	r4, r2
 80069a2:	2600      	movs	r6, #0
 80069a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069a8:	f1b9 0901 	subs.w	r9, r9, #1
 80069ac:	d505      	bpl.n	80069ba <_fwalk_sglue+0x22>
 80069ae:	6824      	ldr	r4, [r4, #0]
 80069b0:	2c00      	cmp	r4, #0
 80069b2:	d1f7      	bne.n	80069a4 <_fwalk_sglue+0xc>
 80069b4:	4630      	mov	r0, r6
 80069b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ba:	89ab      	ldrh	r3, [r5, #12]
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d907      	bls.n	80069d0 <_fwalk_sglue+0x38>
 80069c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069c4:	3301      	adds	r3, #1
 80069c6:	d003      	beq.n	80069d0 <_fwalk_sglue+0x38>
 80069c8:	4629      	mov	r1, r5
 80069ca:	4638      	mov	r0, r7
 80069cc:	47c0      	blx	r8
 80069ce:	4306      	orrs	r6, r0
 80069d0:	3568      	adds	r5, #104	@ 0x68
 80069d2:	e7e9      	b.n	80069a8 <_fwalk_sglue+0x10>

080069d4 <iprintf>:
 80069d4:	b40f      	push	{r0, r1, r2, r3}
 80069d6:	b507      	push	{r0, r1, r2, lr}
 80069d8:	4906      	ldr	r1, [pc, #24]	@ (80069f4 <iprintf+0x20>)
 80069da:	ab04      	add	r3, sp, #16
 80069dc:	6808      	ldr	r0, [r1, #0]
 80069de:	f853 2b04 	ldr.w	r2, [r3], #4
 80069e2:	6881      	ldr	r1, [r0, #8]
 80069e4:	9301      	str	r3, [sp, #4]
 80069e6:	f001 fb2b 	bl	8008040 <_vfiprintf_r>
 80069ea:	b003      	add	sp, #12
 80069ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80069f0:	b004      	add	sp, #16
 80069f2:	4770      	bx	lr
 80069f4:	20000078 	.word	0x20000078

080069f8 <__sread>:
 80069f8:	b510      	push	{r4, lr}
 80069fa:	460c      	mov	r4, r1
 80069fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a00:	f000 f86c 	bl	8006adc <_read_r>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	bfab      	itete	ge
 8006a08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a0c:	181b      	addge	r3, r3, r0
 8006a0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a12:	bfac      	ite	ge
 8006a14:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a16:	81a3      	strhlt	r3, [r4, #12]
 8006a18:	bd10      	pop	{r4, pc}

08006a1a <__swrite>:
 8006a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1e:	461f      	mov	r7, r3
 8006a20:	898b      	ldrh	r3, [r1, #12]
 8006a22:	4605      	mov	r5, r0
 8006a24:	05db      	lsls	r3, r3, #23
 8006a26:	460c      	mov	r4, r1
 8006a28:	4616      	mov	r6, r2
 8006a2a:	d505      	bpl.n	8006a38 <__swrite+0x1e>
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a34:	f000 f840 	bl	8006ab8 <_lseek_r>
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	4632      	mov	r2, r6
 8006a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a40:	81a3      	strh	r3, [r4, #12]
 8006a42:	4628      	mov	r0, r5
 8006a44:	463b      	mov	r3, r7
 8006a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4e:	f000 b867 	b.w	8006b20 <_write_r>

08006a52 <__sseek>:
 8006a52:	b510      	push	{r4, lr}
 8006a54:	460c      	mov	r4, r1
 8006a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5a:	f000 f82d 	bl	8006ab8 <_lseek_r>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	89a3      	ldrh	r3, [r4, #12]
 8006a62:	bf15      	itete	ne
 8006a64:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a66:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a6a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a6e:	81a3      	strheq	r3, [r4, #12]
 8006a70:	bf18      	it	ne
 8006a72:	81a3      	strhne	r3, [r4, #12]
 8006a74:	bd10      	pop	{r4, pc}

08006a76 <__sclose>:
 8006a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a7a:	f000 b80d 	b.w	8006a98 <_close_r>

08006a7e <memset>:
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4402      	add	r2, r0
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d100      	bne.n	8006a88 <memset+0xa>
 8006a86:	4770      	bx	lr
 8006a88:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8c:	e7f9      	b.n	8006a82 <memset+0x4>
	...

08006a90 <_localeconv_r>:
 8006a90:	4800      	ldr	r0, [pc, #0]	@ (8006a94 <_localeconv_r+0x4>)
 8006a92:	4770      	bx	lr
 8006a94:	200001b8 	.word	0x200001b8

08006a98 <_close_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4d05      	ldr	r5, [pc, #20]	@ (8006ab4 <_close_r+0x1c>)
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	4608      	mov	r0, r1
 8006aa2:	602b      	str	r3, [r5, #0]
 8006aa4:	f7fb fd59 	bl	800255a <_close>
 8006aa8:	1c43      	adds	r3, r0, #1
 8006aaa:	d102      	bne.n	8006ab2 <_close_r+0x1a>
 8006aac:	682b      	ldr	r3, [r5, #0]
 8006aae:	b103      	cbz	r3, 8006ab2 <_close_r+0x1a>
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	20000a2c 	.word	0x20000a2c

08006ab8 <_lseek_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	4604      	mov	r4, r0
 8006abc:	4608      	mov	r0, r1
 8006abe:	4611      	mov	r1, r2
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	4d05      	ldr	r5, [pc, #20]	@ (8006ad8 <_lseek_r+0x20>)
 8006ac4:	602a      	str	r2, [r5, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f7fb fd6b 	bl	80025a2 <_lseek>
 8006acc:	1c43      	adds	r3, r0, #1
 8006ace:	d102      	bne.n	8006ad6 <_lseek_r+0x1e>
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	b103      	cbz	r3, 8006ad6 <_lseek_r+0x1e>
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	20000a2c 	.word	0x20000a2c

08006adc <_read_r>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4604      	mov	r4, r0
 8006ae0:	4608      	mov	r0, r1
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	4d05      	ldr	r5, [pc, #20]	@ (8006afc <_read_r+0x20>)
 8006ae8:	602a      	str	r2, [r5, #0]
 8006aea:	461a      	mov	r2, r3
 8006aec:	f7fb fcfc 	bl	80024e8 <_read>
 8006af0:	1c43      	adds	r3, r0, #1
 8006af2:	d102      	bne.n	8006afa <_read_r+0x1e>
 8006af4:	682b      	ldr	r3, [r5, #0]
 8006af6:	b103      	cbz	r3, 8006afa <_read_r+0x1e>
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	bd38      	pop	{r3, r4, r5, pc}
 8006afc:	20000a2c 	.word	0x20000a2c

08006b00 <_sbrk_r>:
 8006b00:	b538      	push	{r3, r4, r5, lr}
 8006b02:	2300      	movs	r3, #0
 8006b04:	4d05      	ldr	r5, [pc, #20]	@ (8006b1c <_sbrk_r+0x1c>)
 8006b06:	4604      	mov	r4, r0
 8006b08:	4608      	mov	r0, r1
 8006b0a:	602b      	str	r3, [r5, #0]
 8006b0c:	f7fb fd56 	bl	80025bc <_sbrk>
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d102      	bne.n	8006b1a <_sbrk_r+0x1a>
 8006b14:	682b      	ldr	r3, [r5, #0]
 8006b16:	b103      	cbz	r3, 8006b1a <_sbrk_r+0x1a>
 8006b18:	6023      	str	r3, [r4, #0]
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	20000a2c 	.word	0x20000a2c

08006b20 <_write_r>:
 8006b20:	b538      	push	{r3, r4, r5, lr}
 8006b22:	4604      	mov	r4, r0
 8006b24:	4608      	mov	r0, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	2200      	movs	r2, #0
 8006b2a:	4d05      	ldr	r5, [pc, #20]	@ (8006b40 <_write_r+0x20>)
 8006b2c:	602a      	str	r2, [r5, #0]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	f7fb fcf7 	bl	8002522 <_write>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d102      	bne.n	8006b3e <_write_r+0x1e>
 8006b38:	682b      	ldr	r3, [r5, #0]
 8006b3a:	b103      	cbz	r3, 8006b3e <_write_r+0x1e>
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	bd38      	pop	{r3, r4, r5, pc}
 8006b40:	20000a2c 	.word	0x20000a2c

08006b44 <__errno>:
 8006b44:	4b01      	ldr	r3, [pc, #4]	@ (8006b4c <__errno+0x8>)
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	20000078 	.word	0x20000078

08006b50 <__libc_init_array>:
 8006b50:	b570      	push	{r4, r5, r6, lr}
 8006b52:	2600      	movs	r6, #0
 8006b54:	4d0c      	ldr	r5, [pc, #48]	@ (8006b88 <__libc_init_array+0x38>)
 8006b56:	4c0d      	ldr	r4, [pc, #52]	@ (8006b8c <__libc_init_array+0x3c>)
 8006b58:	1b64      	subs	r4, r4, r5
 8006b5a:	10a4      	asrs	r4, r4, #2
 8006b5c:	42a6      	cmp	r6, r4
 8006b5e:	d109      	bne.n	8006b74 <__libc_init_array+0x24>
 8006b60:	f001 fff0 	bl	8008b44 <_init>
 8006b64:	2600      	movs	r6, #0
 8006b66:	4d0a      	ldr	r5, [pc, #40]	@ (8006b90 <__libc_init_array+0x40>)
 8006b68:	4c0a      	ldr	r4, [pc, #40]	@ (8006b94 <__libc_init_array+0x44>)
 8006b6a:	1b64      	subs	r4, r4, r5
 8006b6c:	10a4      	asrs	r4, r4, #2
 8006b6e:	42a6      	cmp	r6, r4
 8006b70:	d105      	bne.n	8006b7e <__libc_init_array+0x2e>
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b78:	4798      	blx	r3
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7ee      	b.n	8006b5c <__libc_init_array+0xc>
 8006b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b82:	4798      	blx	r3
 8006b84:	3601      	adds	r6, #1
 8006b86:	e7f2      	b.n	8006b6e <__libc_init_array+0x1e>
 8006b88:	08009340 	.word	0x08009340
 8006b8c:	08009340 	.word	0x08009340
 8006b90:	08009340 	.word	0x08009340
 8006b94:	08009344 	.word	0x08009344

08006b98 <__retarget_lock_init_recursive>:
 8006b98:	4770      	bx	lr

08006b9a <__retarget_lock_acquire_recursive>:
 8006b9a:	4770      	bx	lr

08006b9c <__retarget_lock_release_recursive>:
 8006b9c:	4770      	bx	lr

08006b9e <memchr>:
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	b510      	push	{r4, lr}
 8006ba2:	b2c9      	uxtb	r1, r1
 8006ba4:	4402      	add	r2, r0
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	4618      	mov	r0, r3
 8006baa:	d101      	bne.n	8006bb0 <memchr+0x12>
 8006bac:	2000      	movs	r0, #0
 8006bae:	e003      	b.n	8006bb8 <memchr+0x1a>
 8006bb0:	7804      	ldrb	r4, [r0, #0]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	428c      	cmp	r4, r1
 8006bb6:	d1f6      	bne.n	8006ba6 <memchr+0x8>
 8006bb8:	bd10      	pop	{r4, pc}

08006bba <quorem>:
 8006bba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbe:	6903      	ldr	r3, [r0, #16]
 8006bc0:	690c      	ldr	r4, [r1, #16]
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	42a3      	cmp	r3, r4
 8006bc6:	db7e      	blt.n	8006cc6 <quorem+0x10c>
 8006bc8:	3c01      	subs	r4, #1
 8006bca:	00a3      	lsls	r3, r4, #2
 8006bcc:	f100 0514 	add.w	r5, r0, #20
 8006bd0:	f101 0814 	add.w	r8, r1, #20
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bda:	9301      	str	r3, [sp, #4]
 8006bdc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006be0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006be4:	3301      	adds	r3, #1
 8006be6:	429a      	cmp	r2, r3
 8006be8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bf0:	d32e      	bcc.n	8006c50 <quorem+0x96>
 8006bf2:	f04f 0a00 	mov.w	sl, #0
 8006bf6:	46c4      	mov	ip, r8
 8006bf8:	46ae      	mov	lr, r5
 8006bfa:	46d3      	mov	fp, sl
 8006bfc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c00:	b298      	uxth	r0, r3
 8006c02:	fb06 a000 	mla	r0, r6, r0, sl
 8006c06:	0c1b      	lsrs	r3, r3, #16
 8006c08:	0c02      	lsrs	r2, r0, #16
 8006c0a:	fb06 2303 	mla	r3, r6, r3, r2
 8006c0e:	f8de 2000 	ldr.w	r2, [lr]
 8006c12:	b280      	uxth	r0, r0
 8006c14:	b292      	uxth	r2, r2
 8006c16:	1a12      	subs	r2, r2, r0
 8006c18:	445a      	add	r2, fp
 8006c1a:	f8de 0000 	ldr.w	r0, [lr]
 8006c1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c28:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c2c:	b292      	uxth	r2, r2
 8006c2e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c32:	45e1      	cmp	r9, ip
 8006c34:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c38:	f84e 2b04 	str.w	r2, [lr], #4
 8006c3c:	d2de      	bcs.n	8006bfc <quorem+0x42>
 8006c3e:	9b00      	ldr	r3, [sp, #0]
 8006c40:	58eb      	ldr	r3, [r5, r3]
 8006c42:	b92b      	cbnz	r3, 8006c50 <quorem+0x96>
 8006c44:	9b01      	ldr	r3, [sp, #4]
 8006c46:	3b04      	subs	r3, #4
 8006c48:	429d      	cmp	r5, r3
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	d32f      	bcc.n	8006cae <quorem+0xf4>
 8006c4e:	613c      	str	r4, [r7, #16]
 8006c50:	4638      	mov	r0, r7
 8006c52:	f001 f8c5 	bl	8007de0 <__mcmp>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	db25      	blt.n	8006ca6 <quorem+0xec>
 8006c5a:	4629      	mov	r1, r5
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c62:	f8d1 c000 	ldr.w	ip, [r1]
 8006c66:	fa1f fe82 	uxth.w	lr, r2
 8006c6a:	fa1f f38c 	uxth.w	r3, ip
 8006c6e:	eba3 030e 	sub.w	r3, r3, lr
 8006c72:	4403      	add	r3, r0
 8006c74:	0c12      	lsrs	r2, r2, #16
 8006c76:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c7a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c84:	45c1      	cmp	r9, r8
 8006c86:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c8a:	f841 3b04 	str.w	r3, [r1], #4
 8006c8e:	d2e6      	bcs.n	8006c5e <quorem+0xa4>
 8006c90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c98:	b922      	cbnz	r2, 8006ca4 <quorem+0xea>
 8006c9a:	3b04      	subs	r3, #4
 8006c9c:	429d      	cmp	r5, r3
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	d30b      	bcc.n	8006cba <quorem+0x100>
 8006ca2:	613c      	str	r4, [r7, #16]
 8006ca4:	3601      	adds	r6, #1
 8006ca6:	4630      	mov	r0, r6
 8006ca8:	b003      	add	sp, #12
 8006caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cae:	6812      	ldr	r2, [r2, #0]
 8006cb0:	3b04      	subs	r3, #4
 8006cb2:	2a00      	cmp	r2, #0
 8006cb4:	d1cb      	bne.n	8006c4e <quorem+0x94>
 8006cb6:	3c01      	subs	r4, #1
 8006cb8:	e7c6      	b.n	8006c48 <quorem+0x8e>
 8006cba:	6812      	ldr	r2, [r2, #0]
 8006cbc:	3b04      	subs	r3, #4
 8006cbe:	2a00      	cmp	r2, #0
 8006cc0:	d1ef      	bne.n	8006ca2 <quorem+0xe8>
 8006cc2:	3c01      	subs	r4, #1
 8006cc4:	e7ea      	b.n	8006c9c <quorem+0xe2>
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	e7ee      	b.n	8006ca8 <quorem+0xee>
 8006cca:	0000      	movs	r0, r0
 8006ccc:	0000      	movs	r0, r0
	...

08006cd0 <_dtoa_r>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	4614      	mov	r4, r2
 8006cd6:	461d      	mov	r5, r3
 8006cd8:	69c7      	ldr	r7, [r0, #28]
 8006cda:	b097      	sub	sp, #92	@ 0x5c
 8006cdc:	4683      	mov	fp, r0
 8006cde:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006ce2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006ce4:	b97f      	cbnz	r7, 8006d06 <_dtoa_r+0x36>
 8006ce6:	2010      	movs	r0, #16
 8006ce8:	f7ff f898 	bl	8005e1c <malloc>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f8cb 001c 	str.w	r0, [fp, #28]
 8006cf2:	b920      	cbnz	r0, 8006cfe <_dtoa_r+0x2e>
 8006cf4:	21ef      	movs	r1, #239	@ 0xef
 8006cf6:	4ba8      	ldr	r3, [pc, #672]	@ (8006f98 <_dtoa_r+0x2c8>)
 8006cf8:	48a8      	ldr	r0, [pc, #672]	@ (8006f9c <_dtoa_r+0x2cc>)
 8006cfa:	f001 fc03 	bl	8008504 <__assert_func>
 8006cfe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d02:	6007      	str	r7, [r0, #0]
 8006d04:	60c7      	str	r7, [r0, #12]
 8006d06:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d0a:	6819      	ldr	r1, [r3, #0]
 8006d0c:	b159      	cbz	r1, 8006d26 <_dtoa_r+0x56>
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	2301      	movs	r3, #1
 8006d12:	4093      	lsls	r3, r2
 8006d14:	604a      	str	r2, [r1, #4]
 8006d16:	608b      	str	r3, [r1, #8]
 8006d18:	4658      	mov	r0, fp
 8006d1a:	f000 fe29 	bl	8007970 <_Bfree>
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	1e2b      	subs	r3, r5, #0
 8006d28:	bfaf      	iteee	ge
 8006d2a:	2300      	movge	r3, #0
 8006d2c:	2201      	movlt	r2, #1
 8006d2e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d32:	9303      	strlt	r3, [sp, #12]
 8006d34:	bfa8      	it	ge
 8006d36:	6033      	strge	r3, [r6, #0]
 8006d38:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006d3c:	4b98      	ldr	r3, [pc, #608]	@ (8006fa0 <_dtoa_r+0x2d0>)
 8006d3e:	bfb8      	it	lt
 8006d40:	6032      	strlt	r2, [r6, #0]
 8006d42:	ea33 0308 	bics.w	r3, r3, r8
 8006d46:	d112      	bne.n	8006d6e <_dtoa_r+0x9e>
 8006d48:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d4c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d54:	4323      	orrs	r3, r4
 8006d56:	f000 8550 	beq.w	80077fa <_dtoa_r+0xb2a>
 8006d5a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d5c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006fa4 <_dtoa_r+0x2d4>
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f000 8552 	beq.w	800780a <_dtoa_r+0xb3a>
 8006d66:	f10a 0303 	add.w	r3, sl, #3
 8006d6a:	f000 bd4c 	b.w	8007806 <_dtoa_r+0xb36>
 8006d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006d76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f7f9 fe4f 	bl	8000a20 <__aeabi_dcmpeq>
 8006d82:	4607      	mov	r7, r0
 8006d84:	b158      	cbz	r0, 8006d9e <_dtoa_r+0xce>
 8006d86:	2301      	movs	r3, #1
 8006d88:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006d8a:	6013      	str	r3, [r2, #0]
 8006d8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d8e:	b113      	cbz	r3, 8006d96 <_dtoa_r+0xc6>
 8006d90:	4b85      	ldr	r3, [pc, #532]	@ (8006fa8 <_dtoa_r+0x2d8>)
 8006d92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006fac <_dtoa_r+0x2dc>
 8006d9a:	f000 bd36 	b.w	800780a <_dtoa_r+0xb3a>
 8006d9e:	ab14      	add	r3, sp, #80	@ 0x50
 8006da0:	9301      	str	r3, [sp, #4]
 8006da2:	ab15      	add	r3, sp, #84	@ 0x54
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	4658      	mov	r0, fp
 8006da8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006dac:	f001 f8c8 	bl	8007f40 <__d2b>
 8006db0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006db4:	4681      	mov	r9, r0
 8006db6:	2e00      	cmp	r6, #0
 8006db8:	d077      	beq.n	8006eaa <_dtoa_r+0x1da>
 8006dba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006dc0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006dc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dc8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006dcc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006dd0:	9712      	str	r7, [sp, #72]	@ 0x48
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4b76      	ldr	r3, [pc, #472]	@ (8006fb0 <_dtoa_r+0x2e0>)
 8006dd8:	f7f9 fa02 	bl	80001e0 <__aeabi_dsub>
 8006ddc:	a368      	add	r3, pc, #416	@ (adr r3, 8006f80 <_dtoa_r+0x2b0>)
 8006dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de2:	f7f9 fbb5 	bl	8000550 <__aeabi_dmul>
 8006de6:	a368      	add	r3, pc, #416	@ (adr r3, 8006f88 <_dtoa_r+0x2b8>)
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f7f9 f9fa 	bl	80001e4 <__adddf3>
 8006df0:	4604      	mov	r4, r0
 8006df2:	4630      	mov	r0, r6
 8006df4:	460d      	mov	r5, r1
 8006df6:	f7f9 fb41 	bl	800047c <__aeabi_i2d>
 8006dfa:	a365      	add	r3, pc, #404	@ (adr r3, 8006f90 <_dtoa_r+0x2c0>)
 8006dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e00:	f7f9 fba6 	bl	8000550 <__aeabi_dmul>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4620      	mov	r0, r4
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	f7f9 f9ea 	bl	80001e4 <__adddf3>
 8006e10:	4604      	mov	r4, r0
 8006e12:	460d      	mov	r5, r1
 8006e14:	f7f9 fe4c 	bl	8000ab0 <__aeabi_d2iz>
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4607      	mov	r7, r0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4620      	mov	r0, r4
 8006e20:	4629      	mov	r1, r5
 8006e22:	f7f9 fe07 	bl	8000a34 <__aeabi_dcmplt>
 8006e26:	b140      	cbz	r0, 8006e3a <_dtoa_r+0x16a>
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f7f9 fb27 	bl	800047c <__aeabi_i2d>
 8006e2e:	4622      	mov	r2, r4
 8006e30:	462b      	mov	r3, r5
 8006e32:	f7f9 fdf5 	bl	8000a20 <__aeabi_dcmpeq>
 8006e36:	b900      	cbnz	r0, 8006e3a <_dtoa_r+0x16a>
 8006e38:	3f01      	subs	r7, #1
 8006e3a:	2f16      	cmp	r7, #22
 8006e3c:	d853      	bhi.n	8006ee6 <_dtoa_r+0x216>
 8006e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e42:	4b5c      	ldr	r3, [pc, #368]	@ (8006fb4 <_dtoa_r+0x2e4>)
 8006e44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4c:	f7f9 fdf2 	bl	8000a34 <__aeabi_dcmplt>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d04a      	beq.n	8006eea <_dtoa_r+0x21a>
 8006e54:	2300      	movs	r3, #0
 8006e56:	3f01      	subs	r7, #1
 8006e58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e5c:	1b9b      	subs	r3, r3, r6
 8006e5e:	1e5a      	subs	r2, r3, #1
 8006e60:	bf46      	itte	mi
 8006e62:	f1c3 0801 	rsbmi	r8, r3, #1
 8006e66:	2300      	movmi	r3, #0
 8006e68:	f04f 0800 	movpl.w	r8, #0
 8006e6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e6e:	bf48      	it	mi
 8006e70:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006e72:	2f00      	cmp	r7, #0
 8006e74:	db3b      	blt.n	8006eee <_dtoa_r+0x21e>
 8006e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e78:	970e      	str	r7, [sp, #56]	@ 0x38
 8006e7a:	443b      	add	r3, r7
 8006e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e7e:	2300      	movs	r3, #0
 8006e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e82:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e84:	2b09      	cmp	r3, #9
 8006e86:	d866      	bhi.n	8006f56 <_dtoa_r+0x286>
 8006e88:	2b05      	cmp	r3, #5
 8006e8a:	bfc4      	itt	gt
 8006e8c:	3b04      	subgt	r3, #4
 8006e8e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006e90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e92:	bfc8      	it	gt
 8006e94:	2400      	movgt	r4, #0
 8006e96:	f1a3 0302 	sub.w	r3, r3, #2
 8006e9a:	bfd8      	it	le
 8006e9c:	2401      	movle	r4, #1
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d864      	bhi.n	8006f6c <_dtoa_r+0x29c>
 8006ea2:	e8df f003 	tbb	[pc, r3]
 8006ea6:	382b      	.short	0x382b
 8006ea8:	5636      	.short	0x5636
 8006eaa:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006eae:	441e      	add	r6, r3
 8006eb0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006eb4:	2b20      	cmp	r3, #32
 8006eb6:	bfc1      	itttt	gt
 8006eb8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ebc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ec0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ec4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ec8:	bfd6      	itet	le
 8006eca:	f1c3 0320 	rsble	r3, r3, #32
 8006ece:	ea48 0003 	orrgt.w	r0, r8, r3
 8006ed2:	fa04 f003 	lslle.w	r0, r4, r3
 8006ed6:	f7f9 fac1 	bl	800045c <__aeabi_ui2d>
 8006eda:	2201      	movs	r2, #1
 8006edc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ee0:	3e01      	subs	r6, #1
 8006ee2:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ee4:	e775      	b.n	8006dd2 <_dtoa_r+0x102>
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e7b6      	b.n	8006e58 <_dtoa_r+0x188>
 8006eea:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006eec:	e7b5      	b.n	8006e5a <_dtoa_r+0x18a>
 8006eee:	427b      	negs	r3, r7
 8006ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	eba8 0807 	sub.w	r8, r8, r7
 8006ef8:	930e      	str	r3, [sp, #56]	@ 0x38
 8006efa:	e7c2      	b.n	8006e82 <_dtoa_r+0x1b2>
 8006efc:	2300      	movs	r3, #0
 8006efe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	dc35      	bgt.n	8006f72 <_dtoa_r+0x2a2>
 8006f06:	2301      	movs	r3, #1
 8006f08:	461a      	mov	r2, r3
 8006f0a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006f0e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006f10:	e00b      	b.n	8006f2a <_dtoa_r+0x25a>
 8006f12:	2301      	movs	r3, #1
 8006f14:	e7f3      	b.n	8006efe <_dtoa_r+0x22e>
 8006f16:	2300      	movs	r3, #0
 8006f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f1c:	18fb      	adds	r3, r7, r3
 8006f1e:	9308      	str	r3, [sp, #32]
 8006f20:	3301      	adds	r3, #1
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	9307      	str	r3, [sp, #28]
 8006f26:	bfb8      	it	lt
 8006f28:	2301      	movlt	r3, #1
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	2204      	movs	r2, #4
 8006f2e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006f32:	f102 0514 	add.w	r5, r2, #20
 8006f36:	429d      	cmp	r5, r3
 8006f38:	d91f      	bls.n	8006f7a <_dtoa_r+0x2aa>
 8006f3a:	6041      	str	r1, [r0, #4]
 8006f3c:	4658      	mov	r0, fp
 8006f3e:	f000 fcd7 	bl	80078f0 <_Balloc>
 8006f42:	4682      	mov	sl, r0
 8006f44:	2800      	cmp	r0, #0
 8006f46:	d139      	bne.n	8006fbc <_dtoa_r+0x2ec>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8006fb8 <_dtoa_r+0x2e8>)
 8006f50:	e6d2      	b.n	8006cf8 <_dtoa_r+0x28>
 8006f52:	2301      	movs	r3, #1
 8006f54:	e7e0      	b.n	8006f18 <_dtoa_r+0x248>
 8006f56:	2401      	movs	r4, #1
 8006f58:	2300      	movs	r3, #0
 8006f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f5c:	9320      	str	r3, [sp, #128]	@ 0x80
 8006f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f62:	2200      	movs	r2, #0
 8006f64:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006f68:	2312      	movs	r3, #18
 8006f6a:	e7d0      	b.n	8006f0e <_dtoa_r+0x23e>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f70:	e7f5      	b.n	8006f5e <_dtoa_r+0x28e>
 8006f72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f74:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006f78:	e7d7      	b.n	8006f2a <_dtoa_r+0x25a>
 8006f7a:	3101      	adds	r1, #1
 8006f7c:	0052      	lsls	r2, r2, #1
 8006f7e:	e7d8      	b.n	8006f32 <_dtoa_r+0x262>
 8006f80:	636f4361 	.word	0x636f4361
 8006f84:	3fd287a7 	.word	0x3fd287a7
 8006f88:	8b60c8b3 	.word	0x8b60c8b3
 8006f8c:	3fc68a28 	.word	0x3fc68a28
 8006f90:	509f79fb 	.word	0x509f79fb
 8006f94:	3fd34413 	.word	0x3fd34413
 8006f98:	08009005 	.word	0x08009005
 8006f9c:	0800901c 	.word	0x0800901c
 8006fa0:	7ff00000 	.word	0x7ff00000
 8006fa4:	08009001 	.word	0x08009001
 8006fa8:	08008fd5 	.word	0x08008fd5
 8006fac:	08008fd4 	.word	0x08008fd4
 8006fb0:	3ff80000 	.word	0x3ff80000
 8006fb4:	08009118 	.word	0x08009118
 8006fb8:	08009074 	.word	0x08009074
 8006fbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006fc0:	6018      	str	r0, [r3, #0]
 8006fc2:	9b07      	ldr	r3, [sp, #28]
 8006fc4:	2b0e      	cmp	r3, #14
 8006fc6:	f200 80a4 	bhi.w	8007112 <_dtoa_r+0x442>
 8006fca:	2c00      	cmp	r4, #0
 8006fcc:	f000 80a1 	beq.w	8007112 <_dtoa_r+0x442>
 8006fd0:	2f00      	cmp	r7, #0
 8006fd2:	dd33      	ble.n	800703c <_dtoa_r+0x36c>
 8006fd4:	4b86      	ldr	r3, [pc, #536]	@ (80071f0 <_dtoa_r+0x520>)
 8006fd6:	f007 020f 	and.w	r2, r7, #15
 8006fda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fde:	05f8      	lsls	r0, r7, #23
 8006fe0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fe4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006fe8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006fec:	d516      	bpl.n	800701c <_dtoa_r+0x34c>
 8006fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ff2:	4b80      	ldr	r3, [pc, #512]	@ (80071f4 <_dtoa_r+0x524>)
 8006ff4:	2603      	movs	r6, #3
 8006ff6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ffa:	f7f9 fbd3 	bl	80007a4 <__aeabi_ddiv>
 8006ffe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007002:	f004 040f 	and.w	r4, r4, #15
 8007006:	4d7b      	ldr	r5, [pc, #492]	@ (80071f4 <_dtoa_r+0x524>)
 8007008:	b954      	cbnz	r4, 8007020 <_dtoa_r+0x350>
 800700a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800700e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007012:	f7f9 fbc7 	bl	80007a4 <__aeabi_ddiv>
 8007016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800701a:	e028      	b.n	800706e <_dtoa_r+0x39e>
 800701c:	2602      	movs	r6, #2
 800701e:	e7f2      	b.n	8007006 <_dtoa_r+0x336>
 8007020:	07e1      	lsls	r1, r4, #31
 8007022:	d508      	bpl.n	8007036 <_dtoa_r+0x366>
 8007024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007028:	e9d5 2300 	ldrd	r2, r3, [r5]
 800702c:	f7f9 fa90 	bl	8000550 <__aeabi_dmul>
 8007030:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007034:	3601      	adds	r6, #1
 8007036:	1064      	asrs	r4, r4, #1
 8007038:	3508      	adds	r5, #8
 800703a:	e7e5      	b.n	8007008 <_dtoa_r+0x338>
 800703c:	f000 80d2 	beq.w	80071e4 <_dtoa_r+0x514>
 8007040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007044:	427c      	negs	r4, r7
 8007046:	4b6a      	ldr	r3, [pc, #424]	@ (80071f0 <_dtoa_r+0x520>)
 8007048:	f004 020f 	and.w	r2, r4, #15
 800704c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007054:	f7f9 fa7c 	bl	8000550 <__aeabi_dmul>
 8007058:	2602      	movs	r6, #2
 800705a:	2300      	movs	r3, #0
 800705c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007060:	4d64      	ldr	r5, [pc, #400]	@ (80071f4 <_dtoa_r+0x524>)
 8007062:	1124      	asrs	r4, r4, #4
 8007064:	2c00      	cmp	r4, #0
 8007066:	f040 80b2 	bne.w	80071ce <_dtoa_r+0x4fe>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1d3      	bne.n	8007016 <_dtoa_r+0x346>
 800706e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007072:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 80b7 	beq.w	80071e8 <_dtoa_r+0x518>
 800707a:	2200      	movs	r2, #0
 800707c:	4620      	mov	r0, r4
 800707e:	4629      	mov	r1, r5
 8007080:	4b5d      	ldr	r3, [pc, #372]	@ (80071f8 <_dtoa_r+0x528>)
 8007082:	f7f9 fcd7 	bl	8000a34 <__aeabi_dcmplt>
 8007086:	2800      	cmp	r0, #0
 8007088:	f000 80ae 	beq.w	80071e8 <_dtoa_r+0x518>
 800708c:	9b07      	ldr	r3, [sp, #28]
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 80aa 	beq.w	80071e8 <_dtoa_r+0x518>
 8007094:	9b08      	ldr	r3, [sp, #32]
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd37      	ble.n	800710a <_dtoa_r+0x43a>
 800709a:	1e7b      	subs	r3, r7, #1
 800709c:	4620      	mov	r0, r4
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	2200      	movs	r2, #0
 80070a2:	4629      	mov	r1, r5
 80070a4:	4b55      	ldr	r3, [pc, #340]	@ (80071fc <_dtoa_r+0x52c>)
 80070a6:	f7f9 fa53 	bl	8000550 <__aeabi_dmul>
 80070aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070ae:	9c08      	ldr	r4, [sp, #32]
 80070b0:	3601      	adds	r6, #1
 80070b2:	4630      	mov	r0, r6
 80070b4:	f7f9 f9e2 	bl	800047c <__aeabi_i2d>
 80070b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070bc:	f7f9 fa48 	bl	8000550 <__aeabi_dmul>
 80070c0:	2200      	movs	r2, #0
 80070c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007200 <_dtoa_r+0x530>)
 80070c4:	f7f9 f88e 	bl	80001e4 <__adddf3>
 80070c8:	4605      	mov	r5, r0
 80070ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80070ce:	2c00      	cmp	r4, #0
 80070d0:	f040 809a 	bne.w	8007208 <_dtoa_r+0x538>
 80070d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070d8:	2200      	movs	r2, #0
 80070da:	4b4a      	ldr	r3, [pc, #296]	@ (8007204 <_dtoa_r+0x534>)
 80070dc:	f7f9 f880 	bl	80001e0 <__aeabi_dsub>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070e8:	462a      	mov	r2, r5
 80070ea:	4633      	mov	r3, r6
 80070ec:	f7f9 fcc0 	bl	8000a70 <__aeabi_dcmpgt>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	f040 828e 	bne.w	8007612 <_dtoa_r+0x942>
 80070f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070fa:	462a      	mov	r2, r5
 80070fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007100:	f7f9 fc98 	bl	8000a34 <__aeabi_dcmplt>
 8007104:	2800      	cmp	r0, #0
 8007106:	f040 8127 	bne.w	8007358 <_dtoa_r+0x688>
 800710a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800710e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007112:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007114:	2b00      	cmp	r3, #0
 8007116:	f2c0 8163 	blt.w	80073e0 <_dtoa_r+0x710>
 800711a:	2f0e      	cmp	r7, #14
 800711c:	f300 8160 	bgt.w	80073e0 <_dtoa_r+0x710>
 8007120:	4b33      	ldr	r3, [pc, #204]	@ (80071f0 <_dtoa_r+0x520>)
 8007122:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007126:	e9d3 3400 	ldrd	r3, r4, [r3]
 800712a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800712e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007130:	2b00      	cmp	r3, #0
 8007132:	da03      	bge.n	800713c <_dtoa_r+0x46c>
 8007134:	9b07      	ldr	r3, [sp, #28]
 8007136:	2b00      	cmp	r3, #0
 8007138:	f340 8100 	ble.w	800733c <_dtoa_r+0x66c>
 800713c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007140:	4656      	mov	r6, sl
 8007142:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7f9 fb2b 	bl	80007a4 <__aeabi_ddiv>
 800714e:	f7f9 fcaf 	bl	8000ab0 <__aeabi_d2iz>
 8007152:	4680      	mov	r8, r0
 8007154:	f7f9 f992 	bl	800047c <__aeabi_i2d>
 8007158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800715c:	f7f9 f9f8 	bl	8000550 <__aeabi_dmul>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	4620      	mov	r0, r4
 8007166:	4629      	mov	r1, r5
 8007168:	f7f9 f83a 	bl	80001e0 <__aeabi_dsub>
 800716c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007170:	9d07      	ldr	r5, [sp, #28]
 8007172:	f806 4b01 	strb.w	r4, [r6], #1
 8007176:	eba6 040a 	sub.w	r4, r6, sl
 800717a:	42a5      	cmp	r5, r4
 800717c:	4602      	mov	r2, r0
 800717e:	460b      	mov	r3, r1
 8007180:	f040 8116 	bne.w	80073b0 <_dtoa_r+0x6e0>
 8007184:	f7f9 f82e 	bl	80001e4 <__adddf3>
 8007188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800718c:	4604      	mov	r4, r0
 800718e:	460d      	mov	r5, r1
 8007190:	f7f9 fc6e 	bl	8000a70 <__aeabi_dcmpgt>
 8007194:	2800      	cmp	r0, #0
 8007196:	f040 80f8 	bne.w	800738a <_dtoa_r+0x6ba>
 800719a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800719e:	4620      	mov	r0, r4
 80071a0:	4629      	mov	r1, r5
 80071a2:	f7f9 fc3d 	bl	8000a20 <__aeabi_dcmpeq>
 80071a6:	b118      	cbz	r0, 80071b0 <_dtoa_r+0x4e0>
 80071a8:	f018 0f01 	tst.w	r8, #1
 80071ac:	f040 80ed 	bne.w	800738a <_dtoa_r+0x6ba>
 80071b0:	4649      	mov	r1, r9
 80071b2:	4658      	mov	r0, fp
 80071b4:	f000 fbdc 	bl	8007970 <_Bfree>
 80071b8:	2300      	movs	r3, #0
 80071ba:	7033      	strb	r3, [r6, #0]
 80071bc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80071be:	3701      	adds	r7, #1
 80071c0:	601f      	str	r7, [r3, #0]
 80071c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f000 8320 	beq.w	800780a <_dtoa_r+0xb3a>
 80071ca:	601e      	str	r6, [r3, #0]
 80071cc:	e31d      	b.n	800780a <_dtoa_r+0xb3a>
 80071ce:	07e2      	lsls	r2, r4, #31
 80071d0:	d505      	bpl.n	80071de <_dtoa_r+0x50e>
 80071d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071d6:	f7f9 f9bb 	bl	8000550 <__aeabi_dmul>
 80071da:	2301      	movs	r3, #1
 80071dc:	3601      	adds	r6, #1
 80071de:	1064      	asrs	r4, r4, #1
 80071e0:	3508      	adds	r5, #8
 80071e2:	e73f      	b.n	8007064 <_dtoa_r+0x394>
 80071e4:	2602      	movs	r6, #2
 80071e6:	e742      	b.n	800706e <_dtoa_r+0x39e>
 80071e8:	9c07      	ldr	r4, [sp, #28]
 80071ea:	9704      	str	r7, [sp, #16]
 80071ec:	e761      	b.n	80070b2 <_dtoa_r+0x3e2>
 80071ee:	bf00      	nop
 80071f0:	08009118 	.word	0x08009118
 80071f4:	080090f0 	.word	0x080090f0
 80071f8:	3ff00000 	.word	0x3ff00000
 80071fc:	40240000 	.word	0x40240000
 8007200:	401c0000 	.word	0x401c0000
 8007204:	40140000 	.word	0x40140000
 8007208:	4b70      	ldr	r3, [pc, #448]	@ (80073cc <_dtoa_r+0x6fc>)
 800720a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800720c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007210:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007214:	4454      	add	r4, sl
 8007216:	2900      	cmp	r1, #0
 8007218:	d045      	beq.n	80072a6 <_dtoa_r+0x5d6>
 800721a:	2000      	movs	r0, #0
 800721c:	496c      	ldr	r1, [pc, #432]	@ (80073d0 <_dtoa_r+0x700>)
 800721e:	f7f9 fac1 	bl	80007a4 <__aeabi_ddiv>
 8007222:	4633      	mov	r3, r6
 8007224:	462a      	mov	r2, r5
 8007226:	f7f8 ffdb 	bl	80001e0 <__aeabi_dsub>
 800722a:	4656      	mov	r6, sl
 800722c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007234:	f7f9 fc3c 	bl	8000ab0 <__aeabi_d2iz>
 8007238:	4605      	mov	r5, r0
 800723a:	f7f9 f91f 	bl	800047c <__aeabi_i2d>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007246:	f7f8 ffcb 	bl	80001e0 <__aeabi_dsub>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	3530      	adds	r5, #48	@ 0x30
 8007250:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007254:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007258:	f806 5b01 	strb.w	r5, [r6], #1
 800725c:	f7f9 fbea 	bl	8000a34 <__aeabi_dcmplt>
 8007260:	2800      	cmp	r0, #0
 8007262:	d163      	bne.n	800732c <_dtoa_r+0x65c>
 8007264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007268:	2000      	movs	r0, #0
 800726a:	495a      	ldr	r1, [pc, #360]	@ (80073d4 <_dtoa_r+0x704>)
 800726c:	f7f8 ffb8 	bl	80001e0 <__aeabi_dsub>
 8007270:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007274:	f7f9 fbde 	bl	8000a34 <__aeabi_dcmplt>
 8007278:	2800      	cmp	r0, #0
 800727a:	f040 8087 	bne.w	800738c <_dtoa_r+0x6bc>
 800727e:	42a6      	cmp	r6, r4
 8007280:	f43f af43 	beq.w	800710a <_dtoa_r+0x43a>
 8007284:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007288:	2200      	movs	r2, #0
 800728a:	4b53      	ldr	r3, [pc, #332]	@ (80073d8 <_dtoa_r+0x708>)
 800728c:	f7f9 f960 	bl	8000550 <__aeabi_dmul>
 8007290:	2200      	movs	r2, #0
 8007292:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800729a:	4b4f      	ldr	r3, [pc, #316]	@ (80073d8 <_dtoa_r+0x708>)
 800729c:	f7f9 f958 	bl	8000550 <__aeabi_dmul>
 80072a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072a4:	e7c4      	b.n	8007230 <_dtoa_r+0x560>
 80072a6:	4631      	mov	r1, r6
 80072a8:	4628      	mov	r0, r5
 80072aa:	f7f9 f951 	bl	8000550 <__aeabi_dmul>
 80072ae:	4656      	mov	r6, sl
 80072b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80072b4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80072b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ba:	f7f9 fbf9 	bl	8000ab0 <__aeabi_d2iz>
 80072be:	4605      	mov	r5, r0
 80072c0:	f7f9 f8dc 	bl	800047c <__aeabi_i2d>
 80072c4:	4602      	mov	r2, r0
 80072c6:	460b      	mov	r3, r1
 80072c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072cc:	f7f8 ff88 	bl	80001e0 <__aeabi_dsub>
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	3530      	adds	r5, #48	@ 0x30
 80072d6:	f806 5b01 	strb.w	r5, [r6], #1
 80072da:	42a6      	cmp	r6, r4
 80072dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072e0:	f04f 0200 	mov.w	r2, #0
 80072e4:	d124      	bne.n	8007330 <_dtoa_r+0x660>
 80072e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80072ea:	4b39      	ldr	r3, [pc, #228]	@ (80073d0 <_dtoa_r+0x700>)
 80072ec:	f7f8 ff7a 	bl	80001e4 <__adddf3>
 80072f0:	4602      	mov	r2, r0
 80072f2:	460b      	mov	r3, r1
 80072f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072f8:	f7f9 fbba 	bl	8000a70 <__aeabi_dcmpgt>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d145      	bne.n	800738c <_dtoa_r+0x6bc>
 8007300:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007304:	2000      	movs	r0, #0
 8007306:	4932      	ldr	r1, [pc, #200]	@ (80073d0 <_dtoa_r+0x700>)
 8007308:	f7f8 ff6a 	bl	80001e0 <__aeabi_dsub>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007314:	f7f9 fb8e 	bl	8000a34 <__aeabi_dcmplt>
 8007318:	2800      	cmp	r0, #0
 800731a:	f43f aef6 	beq.w	800710a <_dtoa_r+0x43a>
 800731e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007320:	1e73      	subs	r3, r6, #1
 8007322:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007324:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007328:	2b30      	cmp	r3, #48	@ 0x30
 800732a:	d0f8      	beq.n	800731e <_dtoa_r+0x64e>
 800732c:	9f04      	ldr	r7, [sp, #16]
 800732e:	e73f      	b.n	80071b0 <_dtoa_r+0x4e0>
 8007330:	4b29      	ldr	r3, [pc, #164]	@ (80073d8 <_dtoa_r+0x708>)
 8007332:	f7f9 f90d 	bl	8000550 <__aeabi_dmul>
 8007336:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800733a:	e7bc      	b.n	80072b6 <_dtoa_r+0x5e6>
 800733c:	d10c      	bne.n	8007358 <_dtoa_r+0x688>
 800733e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007342:	2200      	movs	r2, #0
 8007344:	4b25      	ldr	r3, [pc, #148]	@ (80073dc <_dtoa_r+0x70c>)
 8007346:	f7f9 f903 	bl	8000550 <__aeabi_dmul>
 800734a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800734e:	f7f9 fb85 	bl	8000a5c <__aeabi_dcmpge>
 8007352:	2800      	cmp	r0, #0
 8007354:	f000 815b 	beq.w	800760e <_dtoa_r+0x93e>
 8007358:	2400      	movs	r4, #0
 800735a:	4625      	mov	r5, r4
 800735c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800735e:	4656      	mov	r6, sl
 8007360:	43db      	mvns	r3, r3
 8007362:	9304      	str	r3, [sp, #16]
 8007364:	2700      	movs	r7, #0
 8007366:	4621      	mov	r1, r4
 8007368:	4658      	mov	r0, fp
 800736a:	f000 fb01 	bl	8007970 <_Bfree>
 800736e:	2d00      	cmp	r5, #0
 8007370:	d0dc      	beq.n	800732c <_dtoa_r+0x65c>
 8007372:	b12f      	cbz	r7, 8007380 <_dtoa_r+0x6b0>
 8007374:	42af      	cmp	r7, r5
 8007376:	d003      	beq.n	8007380 <_dtoa_r+0x6b0>
 8007378:	4639      	mov	r1, r7
 800737a:	4658      	mov	r0, fp
 800737c:	f000 faf8 	bl	8007970 <_Bfree>
 8007380:	4629      	mov	r1, r5
 8007382:	4658      	mov	r0, fp
 8007384:	f000 faf4 	bl	8007970 <_Bfree>
 8007388:	e7d0      	b.n	800732c <_dtoa_r+0x65c>
 800738a:	9704      	str	r7, [sp, #16]
 800738c:	4633      	mov	r3, r6
 800738e:	461e      	mov	r6, r3
 8007390:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007394:	2a39      	cmp	r2, #57	@ 0x39
 8007396:	d107      	bne.n	80073a8 <_dtoa_r+0x6d8>
 8007398:	459a      	cmp	sl, r3
 800739a:	d1f8      	bne.n	800738e <_dtoa_r+0x6be>
 800739c:	9a04      	ldr	r2, [sp, #16]
 800739e:	3201      	adds	r2, #1
 80073a0:	9204      	str	r2, [sp, #16]
 80073a2:	2230      	movs	r2, #48	@ 0x30
 80073a4:	f88a 2000 	strb.w	r2, [sl]
 80073a8:	781a      	ldrb	r2, [r3, #0]
 80073aa:	3201      	adds	r2, #1
 80073ac:	701a      	strb	r2, [r3, #0]
 80073ae:	e7bd      	b.n	800732c <_dtoa_r+0x65c>
 80073b0:	2200      	movs	r2, #0
 80073b2:	4b09      	ldr	r3, [pc, #36]	@ (80073d8 <_dtoa_r+0x708>)
 80073b4:	f7f9 f8cc 	bl	8000550 <__aeabi_dmul>
 80073b8:	2200      	movs	r2, #0
 80073ba:	2300      	movs	r3, #0
 80073bc:	4604      	mov	r4, r0
 80073be:	460d      	mov	r5, r1
 80073c0:	f7f9 fb2e 	bl	8000a20 <__aeabi_dcmpeq>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	f43f aebc 	beq.w	8007142 <_dtoa_r+0x472>
 80073ca:	e6f1      	b.n	80071b0 <_dtoa_r+0x4e0>
 80073cc:	08009118 	.word	0x08009118
 80073d0:	3fe00000 	.word	0x3fe00000
 80073d4:	3ff00000 	.word	0x3ff00000
 80073d8:	40240000 	.word	0x40240000
 80073dc:	40140000 	.word	0x40140000
 80073e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80073e2:	2a00      	cmp	r2, #0
 80073e4:	f000 80db 	beq.w	800759e <_dtoa_r+0x8ce>
 80073e8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073ea:	2a01      	cmp	r2, #1
 80073ec:	f300 80bf 	bgt.w	800756e <_dtoa_r+0x89e>
 80073f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80073f2:	2a00      	cmp	r2, #0
 80073f4:	f000 80b7 	beq.w	8007566 <_dtoa_r+0x896>
 80073f8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073fc:	4646      	mov	r6, r8
 80073fe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007402:	2101      	movs	r1, #1
 8007404:	441a      	add	r2, r3
 8007406:	4658      	mov	r0, fp
 8007408:	4498      	add	r8, r3
 800740a:	9209      	str	r2, [sp, #36]	@ 0x24
 800740c:	f000 fb64 	bl	8007ad8 <__i2b>
 8007410:	4605      	mov	r5, r0
 8007412:	b15e      	cbz	r6, 800742c <_dtoa_r+0x75c>
 8007414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007416:	2b00      	cmp	r3, #0
 8007418:	dd08      	ble.n	800742c <_dtoa_r+0x75c>
 800741a:	42b3      	cmp	r3, r6
 800741c:	bfa8      	it	ge
 800741e:	4633      	movge	r3, r6
 8007420:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007422:	eba8 0803 	sub.w	r8, r8, r3
 8007426:	1af6      	subs	r6, r6, r3
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	9309      	str	r3, [sp, #36]	@ 0x24
 800742c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800742e:	b1f3      	cbz	r3, 800746e <_dtoa_r+0x79e>
 8007430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 80b7 	beq.w	80075a6 <_dtoa_r+0x8d6>
 8007438:	b18c      	cbz	r4, 800745e <_dtoa_r+0x78e>
 800743a:	4629      	mov	r1, r5
 800743c:	4622      	mov	r2, r4
 800743e:	4658      	mov	r0, fp
 8007440:	f000 fc08 	bl	8007c54 <__pow5mult>
 8007444:	464a      	mov	r2, r9
 8007446:	4601      	mov	r1, r0
 8007448:	4605      	mov	r5, r0
 800744a:	4658      	mov	r0, fp
 800744c:	f000 fb5a 	bl	8007b04 <__multiply>
 8007450:	4649      	mov	r1, r9
 8007452:	9004      	str	r0, [sp, #16]
 8007454:	4658      	mov	r0, fp
 8007456:	f000 fa8b 	bl	8007970 <_Bfree>
 800745a:	9b04      	ldr	r3, [sp, #16]
 800745c:	4699      	mov	r9, r3
 800745e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007460:	1b1a      	subs	r2, r3, r4
 8007462:	d004      	beq.n	800746e <_dtoa_r+0x79e>
 8007464:	4649      	mov	r1, r9
 8007466:	4658      	mov	r0, fp
 8007468:	f000 fbf4 	bl	8007c54 <__pow5mult>
 800746c:	4681      	mov	r9, r0
 800746e:	2101      	movs	r1, #1
 8007470:	4658      	mov	r0, fp
 8007472:	f000 fb31 	bl	8007ad8 <__i2b>
 8007476:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007478:	4604      	mov	r4, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 81c9 	beq.w	8007812 <_dtoa_r+0xb42>
 8007480:	461a      	mov	r2, r3
 8007482:	4601      	mov	r1, r0
 8007484:	4658      	mov	r0, fp
 8007486:	f000 fbe5 	bl	8007c54 <__pow5mult>
 800748a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800748c:	4604      	mov	r4, r0
 800748e:	2b01      	cmp	r3, #1
 8007490:	f300 808f 	bgt.w	80075b2 <_dtoa_r+0x8e2>
 8007494:	9b02      	ldr	r3, [sp, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	f040 8087 	bne.w	80075aa <_dtoa_r+0x8da>
 800749c:	9b03      	ldr	r3, [sp, #12]
 800749e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f040 8083 	bne.w	80075ae <_dtoa_r+0x8de>
 80074a8:	9b03      	ldr	r3, [sp, #12]
 80074aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074ae:	0d1b      	lsrs	r3, r3, #20
 80074b0:	051b      	lsls	r3, r3, #20
 80074b2:	b12b      	cbz	r3, 80074c0 <_dtoa_r+0x7f0>
 80074b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b6:	f108 0801 	add.w	r8, r8, #1
 80074ba:	3301      	adds	r3, #1
 80074bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80074be:	2301      	movs	r3, #1
 80074c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 81aa 	beq.w	800781e <_dtoa_r+0xb4e>
 80074ca:	6923      	ldr	r3, [r4, #16]
 80074cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074d0:	6918      	ldr	r0, [r3, #16]
 80074d2:	f000 fab5 	bl	8007a40 <__hi0bits>
 80074d6:	f1c0 0020 	rsb	r0, r0, #32
 80074da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074dc:	4418      	add	r0, r3
 80074de:	f010 001f 	ands.w	r0, r0, #31
 80074e2:	d071      	beq.n	80075c8 <_dtoa_r+0x8f8>
 80074e4:	f1c0 0320 	rsb	r3, r0, #32
 80074e8:	2b04      	cmp	r3, #4
 80074ea:	dd65      	ble.n	80075b8 <_dtoa_r+0x8e8>
 80074ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ee:	f1c0 001c 	rsb	r0, r0, #28
 80074f2:	4403      	add	r3, r0
 80074f4:	4480      	add	r8, r0
 80074f6:	4406      	add	r6, r0
 80074f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80074fa:	f1b8 0f00 	cmp.w	r8, #0
 80074fe:	dd05      	ble.n	800750c <_dtoa_r+0x83c>
 8007500:	4649      	mov	r1, r9
 8007502:	4642      	mov	r2, r8
 8007504:	4658      	mov	r0, fp
 8007506:	f000 fbff 	bl	8007d08 <__lshift>
 800750a:	4681      	mov	r9, r0
 800750c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800750e:	2b00      	cmp	r3, #0
 8007510:	dd05      	ble.n	800751e <_dtoa_r+0x84e>
 8007512:	4621      	mov	r1, r4
 8007514:	461a      	mov	r2, r3
 8007516:	4658      	mov	r0, fp
 8007518:	f000 fbf6 	bl	8007d08 <__lshift>
 800751c:	4604      	mov	r4, r0
 800751e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007520:	2b00      	cmp	r3, #0
 8007522:	d053      	beq.n	80075cc <_dtoa_r+0x8fc>
 8007524:	4621      	mov	r1, r4
 8007526:	4648      	mov	r0, r9
 8007528:	f000 fc5a 	bl	8007de0 <__mcmp>
 800752c:	2800      	cmp	r0, #0
 800752e:	da4d      	bge.n	80075cc <_dtoa_r+0x8fc>
 8007530:	1e7b      	subs	r3, r7, #1
 8007532:	4649      	mov	r1, r9
 8007534:	9304      	str	r3, [sp, #16]
 8007536:	220a      	movs	r2, #10
 8007538:	2300      	movs	r3, #0
 800753a:	4658      	mov	r0, fp
 800753c:	f000 fa3a 	bl	80079b4 <__multadd>
 8007540:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007542:	4681      	mov	r9, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 816c 	beq.w	8007822 <_dtoa_r+0xb52>
 800754a:	2300      	movs	r3, #0
 800754c:	4629      	mov	r1, r5
 800754e:	220a      	movs	r2, #10
 8007550:	4658      	mov	r0, fp
 8007552:	f000 fa2f 	bl	80079b4 <__multadd>
 8007556:	9b08      	ldr	r3, [sp, #32]
 8007558:	4605      	mov	r5, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	dc61      	bgt.n	8007622 <_dtoa_r+0x952>
 800755e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007560:	2b02      	cmp	r3, #2
 8007562:	dc3b      	bgt.n	80075dc <_dtoa_r+0x90c>
 8007564:	e05d      	b.n	8007622 <_dtoa_r+0x952>
 8007566:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007568:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800756c:	e746      	b.n	80073fc <_dtoa_r+0x72c>
 800756e:	9b07      	ldr	r3, [sp, #28]
 8007570:	1e5c      	subs	r4, r3, #1
 8007572:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007574:	42a3      	cmp	r3, r4
 8007576:	bfbf      	itttt	lt
 8007578:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800757a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800757c:	1ae3      	sublt	r3, r4, r3
 800757e:	18d2      	addlt	r2, r2, r3
 8007580:	bfa8      	it	ge
 8007582:	1b1c      	subge	r4, r3, r4
 8007584:	9b07      	ldr	r3, [sp, #28]
 8007586:	bfbe      	ittt	lt
 8007588:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800758a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800758c:	2400      	movlt	r4, #0
 800758e:	2b00      	cmp	r3, #0
 8007590:	bfb5      	itete	lt
 8007592:	eba8 0603 	sublt.w	r6, r8, r3
 8007596:	4646      	movge	r6, r8
 8007598:	2300      	movlt	r3, #0
 800759a:	9b07      	ldrge	r3, [sp, #28]
 800759c:	e730      	b.n	8007400 <_dtoa_r+0x730>
 800759e:	4646      	mov	r6, r8
 80075a0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80075a2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80075a4:	e735      	b.n	8007412 <_dtoa_r+0x742>
 80075a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075a8:	e75c      	b.n	8007464 <_dtoa_r+0x794>
 80075aa:	2300      	movs	r3, #0
 80075ac:	e788      	b.n	80074c0 <_dtoa_r+0x7f0>
 80075ae:	9b02      	ldr	r3, [sp, #8]
 80075b0:	e786      	b.n	80074c0 <_dtoa_r+0x7f0>
 80075b2:	2300      	movs	r3, #0
 80075b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b6:	e788      	b.n	80074ca <_dtoa_r+0x7fa>
 80075b8:	d09f      	beq.n	80074fa <_dtoa_r+0x82a>
 80075ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075bc:	331c      	adds	r3, #28
 80075be:	441a      	add	r2, r3
 80075c0:	4498      	add	r8, r3
 80075c2:	441e      	add	r6, r3
 80075c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80075c6:	e798      	b.n	80074fa <_dtoa_r+0x82a>
 80075c8:	4603      	mov	r3, r0
 80075ca:	e7f6      	b.n	80075ba <_dtoa_r+0x8ea>
 80075cc:	9b07      	ldr	r3, [sp, #28]
 80075ce:	9704      	str	r7, [sp, #16]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	dc20      	bgt.n	8007616 <_dtoa_r+0x946>
 80075d4:	9308      	str	r3, [sp, #32]
 80075d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075d8:	2b02      	cmp	r3, #2
 80075da:	dd1e      	ble.n	800761a <_dtoa_r+0x94a>
 80075dc:	9b08      	ldr	r3, [sp, #32]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f47f aebc 	bne.w	800735c <_dtoa_r+0x68c>
 80075e4:	4621      	mov	r1, r4
 80075e6:	2205      	movs	r2, #5
 80075e8:	4658      	mov	r0, fp
 80075ea:	f000 f9e3 	bl	80079b4 <__multadd>
 80075ee:	4601      	mov	r1, r0
 80075f0:	4604      	mov	r4, r0
 80075f2:	4648      	mov	r0, r9
 80075f4:	f000 fbf4 	bl	8007de0 <__mcmp>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	f77f aeaf 	ble.w	800735c <_dtoa_r+0x68c>
 80075fe:	2331      	movs	r3, #49	@ 0x31
 8007600:	4656      	mov	r6, sl
 8007602:	f806 3b01 	strb.w	r3, [r6], #1
 8007606:	9b04      	ldr	r3, [sp, #16]
 8007608:	3301      	adds	r3, #1
 800760a:	9304      	str	r3, [sp, #16]
 800760c:	e6aa      	b.n	8007364 <_dtoa_r+0x694>
 800760e:	9c07      	ldr	r4, [sp, #28]
 8007610:	9704      	str	r7, [sp, #16]
 8007612:	4625      	mov	r5, r4
 8007614:	e7f3      	b.n	80075fe <_dtoa_r+0x92e>
 8007616:	9b07      	ldr	r3, [sp, #28]
 8007618:	9308      	str	r3, [sp, #32]
 800761a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 8104 	beq.w	800782a <_dtoa_r+0xb5a>
 8007622:	2e00      	cmp	r6, #0
 8007624:	dd05      	ble.n	8007632 <_dtoa_r+0x962>
 8007626:	4629      	mov	r1, r5
 8007628:	4632      	mov	r2, r6
 800762a:	4658      	mov	r0, fp
 800762c:	f000 fb6c 	bl	8007d08 <__lshift>
 8007630:	4605      	mov	r5, r0
 8007632:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007634:	2b00      	cmp	r3, #0
 8007636:	d05a      	beq.n	80076ee <_dtoa_r+0xa1e>
 8007638:	4658      	mov	r0, fp
 800763a:	6869      	ldr	r1, [r5, #4]
 800763c:	f000 f958 	bl	80078f0 <_Balloc>
 8007640:	4606      	mov	r6, r0
 8007642:	b928      	cbnz	r0, 8007650 <_dtoa_r+0x980>
 8007644:	4602      	mov	r2, r0
 8007646:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800764a:	4b83      	ldr	r3, [pc, #524]	@ (8007858 <_dtoa_r+0xb88>)
 800764c:	f7ff bb54 	b.w	8006cf8 <_dtoa_r+0x28>
 8007650:	692a      	ldr	r2, [r5, #16]
 8007652:	f105 010c 	add.w	r1, r5, #12
 8007656:	3202      	adds	r2, #2
 8007658:	0092      	lsls	r2, r2, #2
 800765a:	300c      	adds	r0, #12
 800765c:	f000 ff44 	bl	80084e8 <memcpy>
 8007660:	2201      	movs	r2, #1
 8007662:	4631      	mov	r1, r6
 8007664:	4658      	mov	r0, fp
 8007666:	f000 fb4f 	bl	8007d08 <__lshift>
 800766a:	462f      	mov	r7, r5
 800766c:	4605      	mov	r5, r0
 800766e:	f10a 0301 	add.w	r3, sl, #1
 8007672:	9307      	str	r3, [sp, #28]
 8007674:	9b08      	ldr	r3, [sp, #32]
 8007676:	4453      	add	r3, sl
 8007678:	930b      	str	r3, [sp, #44]	@ 0x2c
 800767a:	9b02      	ldr	r3, [sp, #8]
 800767c:	f003 0301 	and.w	r3, r3, #1
 8007680:	930a      	str	r3, [sp, #40]	@ 0x28
 8007682:	9b07      	ldr	r3, [sp, #28]
 8007684:	4621      	mov	r1, r4
 8007686:	3b01      	subs	r3, #1
 8007688:	4648      	mov	r0, r9
 800768a:	9302      	str	r3, [sp, #8]
 800768c:	f7ff fa95 	bl	8006bba <quorem>
 8007690:	4639      	mov	r1, r7
 8007692:	9008      	str	r0, [sp, #32]
 8007694:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007698:	4648      	mov	r0, r9
 800769a:	f000 fba1 	bl	8007de0 <__mcmp>
 800769e:	462a      	mov	r2, r5
 80076a0:	9009      	str	r0, [sp, #36]	@ 0x24
 80076a2:	4621      	mov	r1, r4
 80076a4:	4658      	mov	r0, fp
 80076a6:	f000 fbb7 	bl	8007e18 <__mdiff>
 80076aa:	68c2      	ldr	r2, [r0, #12]
 80076ac:	4606      	mov	r6, r0
 80076ae:	bb02      	cbnz	r2, 80076f2 <_dtoa_r+0xa22>
 80076b0:	4601      	mov	r1, r0
 80076b2:	4648      	mov	r0, r9
 80076b4:	f000 fb94 	bl	8007de0 <__mcmp>
 80076b8:	4602      	mov	r2, r0
 80076ba:	4631      	mov	r1, r6
 80076bc:	4658      	mov	r0, fp
 80076be:	920c      	str	r2, [sp, #48]	@ 0x30
 80076c0:	f000 f956 	bl	8007970 <_Bfree>
 80076c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80076c6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076c8:	9e07      	ldr	r6, [sp, #28]
 80076ca:	ea43 0102 	orr.w	r1, r3, r2
 80076ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076d0:	4319      	orrs	r1, r3
 80076d2:	d110      	bne.n	80076f6 <_dtoa_r+0xa26>
 80076d4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076d8:	d029      	beq.n	800772e <_dtoa_r+0xa5e>
 80076da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dd02      	ble.n	80076e6 <_dtoa_r+0xa16>
 80076e0:	9b08      	ldr	r3, [sp, #32]
 80076e2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80076e6:	9b02      	ldr	r3, [sp, #8]
 80076e8:	f883 8000 	strb.w	r8, [r3]
 80076ec:	e63b      	b.n	8007366 <_dtoa_r+0x696>
 80076ee:	4628      	mov	r0, r5
 80076f0:	e7bb      	b.n	800766a <_dtoa_r+0x99a>
 80076f2:	2201      	movs	r2, #1
 80076f4:	e7e1      	b.n	80076ba <_dtoa_r+0x9ea>
 80076f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	db04      	blt.n	8007706 <_dtoa_r+0xa36>
 80076fc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80076fe:	430b      	orrs	r3, r1
 8007700:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007702:	430b      	orrs	r3, r1
 8007704:	d120      	bne.n	8007748 <_dtoa_r+0xa78>
 8007706:	2a00      	cmp	r2, #0
 8007708:	dded      	ble.n	80076e6 <_dtoa_r+0xa16>
 800770a:	4649      	mov	r1, r9
 800770c:	2201      	movs	r2, #1
 800770e:	4658      	mov	r0, fp
 8007710:	f000 fafa 	bl	8007d08 <__lshift>
 8007714:	4621      	mov	r1, r4
 8007716:	4681      	mov	r9, r0
 8007718:	f000 fb62 	bl	8007de0 <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	dc03      	bgt.n	8007728 <_dtoa_r+0xa58>
 8007720:	d1e1      	bne.n	80076e6 <_dtoa_r+0xa16>
 8007722:	f018 0f01 	tst.w	r8, #1
 8007726:	d0de      	beq.n	80076e6 <_dtoa_r+0xa16>
 8007728:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800772c:	d1d8      	bne.n	80076e0 <_dtoa_r+0xa10>
 800772e:	2339      	movs	r3, #57	@ 0x39
 8007730:	9a02      	ldr	r2, [sp, #8]
 8007732:	7013      	strb	r3, [r2, #0]
 8007734:	4633      	mov	r3, r6
 8007736:	461e      	mov	r6, r3
 8007738:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800773c:	3b01      	subs	r3, #1
 800773e:	2a39      	cmp	r2, #57	@ 0x39
 8007740:	d052      	beq.n	80077e8 <_dtoa_r+0xb18>
 8007742:	3201      	adds	r2, #1
 8007744:	701a      	strb	r2, [r3, #0]
 8007746:	e60e      	b.n	8007366 <_dtoa_r+0x696>
 8007748:	2a00      	cmp	r2, #0
 800774a:	dd07      	ble.n	800775c <_dtoa_r+0xa8c>
 800774c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007750:	d0ed      	beq.n	800772e <_dtoa_r+0xa5e>
 8007752:	9a02      	ldr	r2, [sp, #8]
 8007754:	f108 0301 	add.w	r3, r8, #1
 8007758:	7013      	strb	r3, [r2, #0]
 800775a:	e604      	b.n	8007366 <_dtoa_r+0x696>
 800775c:	9b07      	ldr	r3, [sp, #28]
 800775e:	9a07      	ldr	r2, [sp, #28]
 8007760:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007764:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007766:	4293      	cmp	r3, r2
 8007768:	d028      	beq.n	80077bc <_dtoa_r+0xaec>
 800776a:	4649      	mov	r1, r9
 800776c:	2300      	movs	r3, #0
 800776e:	220a      	movs	r2, #10
 8007770:	4658      	mov	r0, fp
 8007772:	f000 f91f 	bl	80079b4 <__multadd>
 8007776:	42af      	cmp	r7, r5
 8007778:	4681      	mov	r9, r0
 800777a:	f04f 0300 	mov.w	r3, #0
 800777e:	f04f 020a 	mov.w	r2, #10
 8007782:	4639      	mov	r1, r7
 8007784:	4658      	mov	r0, fp
 8007786:	d107      	bne.n	8007798 <_dtoa_r+0xac8>
 8007788:	f000 f914 	bl	80079b4 <__multadd>
 800778c:	4607      	mov	r7, r0
 800778e:	4605      	mov	r5, r0
 8007790:	9b07      	ldr	r3, [sp, #28]
 8007792:	3301      	adds	r3, #1
 8007794:	9307      	str	r3, [sp, #28]
 8007796:	e774      	b.n	8007682 <_dtoa_r+0x9b2>
 8007798:	f000 f90c 	bl	80079b4 <__multadd>
 800779c:	4629      	mov	r1, r5
 800779e:	4607      	mov	r7, r0
 80077a0:	2300      	movs	r3, #0
 80077a2:	220a      	movs	r2, #10
 80077a4:	4658      	mov	r0, fp
 80077a6:	f000 f905 	bl	80079b4 <__multadd>
 80077aa:	4605      	mov	r5, r0
 80077ac:	e7f0      	b.n	8007790 <_dtoa_r+0xac0>
 80077ae:	9b08      	ldr	r3, [sp, #32]
 80077b0:	2700      	movs	r7, #0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bfcc      	ite	gt
 80077b6:	461e      	movgt	r6, r3
 80077b8:	2601      	movle	r6, #1
 80077ba:	4456      	add	r6, sl
 80077bc:	4649      	mov	r1, r9
 80077be:	2201      	movs	r2, #1
 80077c0:	4658      	mov	r0, fp
 80077c2:	f000 faa1 	bl	8007d08 <__lshift>
 80077c6:	4621      	mov	r1, r4
 80077c8:	4681      	mov	r9, r0
 80077ca:	f000 fb09 	bl	8007de0 <__mcmp>
 80077ce:	2800      	cmp	r0, #0
 80077d0:	dcb0      	bgt.n	8007734 <_dtoa_r+0xa64>
 80077d2:	d102      	bne.n	80077da <_dtoa_r+0xb0a>
 80077d4:	f018 0f01 	tst.w	r8, #1
 80077d8:	d1ac      	bne.n	8007734 <_dtoa_r+0xa64>
 80077da:	4633      	mov	r3, r6
 80077dc:	461e      	mov	r6, r3
 80077de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077e2:	2a30      	cmp	r2, #48	@ 0x30
 80077e4:	d0fa      	beq.n	80077dc <_dtoa_r+0xb0c>
 80077e6:	e5be      	b.n	8007366 <_dtoa_r+0x696>
 80077e8:	459a      	cmp	sl, r3
 80077ea:	d1a4      	bne.n	8007736 <_dtoa_r+0xa66>
 80077ec:	9b04      	ldr	r3, [sp, #16]
 80077ee:	3301      	adds	r3, #1
 80077f0:	9304      	str	r3, [sp, #16]
 80077f2:	2331      	movs	r3, #49	@ 0x31
 80077f4:	f88a 3000 	strb.w	r3, [sl]
 80077f8:	e5b5      	b.n	8007366 <_dtoa_r+0x696>
 80077fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80077fc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800785c <_dtoa_r+0xb8c>
 8007800:	b11b      	cbz	r3, 800780a <_dtoa_r+0xb3a>
 8007802:	f10a 0308 	add.w	r3, sl, #8
 8007806:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007808:	6013      	str	r3, [r2, #0]
 800780a:	4650      	mov	r0, sl
 800780c:	b017      	add	sp, #92	@ 0x5c
 800780e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007812:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007814:	2b01      	cmp	r3, #1
 8007816:	f77f ae3d 	ble.w	8007494 <_dtoa_r+0x7c4>
 800781a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800781c:	930a      	str	r3, [sp, #40]	@ 0x28
 800781e:	2001      	movs	r0, #1
 8007820:	e65b      	b.n	80074da <_dtoa_r+0x80a>
 8007822:	9b08      	ldr	r3, [sp, #32]
 8007824:	2b00      	cmp	r3, #0
 8007826:	f77f aed6 	ble.w	80075d6 <_dtoa_r+0x906>
 800782a:	4656      	mov	r6, sl
 800782c:	4621      	mov	r1, r4
 800782e:	4648      	mov	r0, r9
 8007830:	f7ff f9c3 	bl	8006bba <quorem>
 8007834:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007838:	9b08      	ldr	r3, [sp, #32]
 800783a:	f806 8b01 	strb.w	r8, [r6], #1
 800783e:	eba6 020a 	sub.w	r2, r6, sl
 8007842:	4293      	cmp	r3, r2
 8007844:	ddb3      	ble.n	80077ae <_dtoa_r+0xade>
 8007846:	4649      	mov	r1, r9
 8007848:	2300      	movs	r3, #0
 800784a:	220a      	movs	r2, #10
 800784c:	4658      	mov	r0, fp
 800784e:	f000 f8b1 	bl	80079b4 <__multadd>
 8007852:	4681      	mov	r9, r0
 8007854:	e7ea      	b.n	800782c <_dtoa_r+0xb5c>
 8007856:	bf00      	nop
 8007858:	08009074 	.word	0x08009074
 800785c:	08008ff8 	.word	0x08008ff8

08007860 <_free_r>:
 8007860:	b538      	push	{r3, r4, r5, lr}
 8007862:	4605      	mov	r5, r0
 8007864:	2900      	cmp	r1, #0
 8007866:	d040      	beq.n	80078ea <_free_r+0x8a>
 8007868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800786c:	1f0c      	subs	r4, r1, #4
 800786e:	2b00      	cmp	r3, #0
 8007870:	bfb8      	it	lt
 8007872:	18e4      	addlt	r4, r4, r3
 8007874:	f7fe fb84 	bl	8005f80 <__malloc_lock>
 8007878:	4a1c      	ldr	r2, [pc, #112]	@ (80078ec <_free_r+0x8c>)
 800787a:	6813      	ldr	r3, [r2, #0]
 800787c:	b933      	cbnz	r3, 800788c <_free_r+0x2c>
 800787e:	6063      	str	r3, [r4, #4]
 8007880:	6014      	str	r4, [r2, #0]
 8007882:	4628      	mov	r0, r5
 8007884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007888:	f7fe bb80 	b.w	8005f8c <__malloc_unlock>
 800788c:	42a3      	cmp	r3, r4
 800788e:	d908      	bls.n	80078a2 <_free_r+0x42>
 8007890:	6820      	ldr	r0, [r4, #0]
 8007892:	1821      	adds	r1, r4, r0
 8007894:	428b      	cmp	r3, r1
 8007896:	bf01      	itttt	eq
 8007898:	6819      	ldreq	r1, [r3, #0]
 800789a:	685b      	ldreq	r3, [r3, #4]
 800789c:	1809      	addeq	r1, r1, r0
 800789e:	6021      	streq	r1, [r4, #0]
 80078a0:	e7ed      	b.n	800787e <_free_r+0x1e>
 80078a2:	461a      	mov	r2, r3
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	b10b      	cbz	r3, 80078ac <_free_r+0x4c>
 80078a8:	42a3      	cmp	r3, r4
 80078aa:	d9fa      	bls.n	80078a2 <_free_r+0x42>
 80078ac:	6811      	ldr	r1, [r2, #0]
 80078ae:	1850      	adds	r0, r2, r1
 80078b0:	42a0      	cmp	r0, r4
 80078b2:	d10b      	bne.n	80078cc <_free_r+0x6c>
 80078b4:	6820      	ldr	r0, [r4, #0]
 80078b6:	4401      	add	r1, r0
 80078b8:	1850      	adds	r0, r2, r1
 80078ba:	4283      	cmp	r3, r0
 80078bc:	6011      	str	r1, [r2, #0]
 80078be:	d1e0      	bne.n	8007882 <_free_r+0x22>
 80078c0:	6818      	ldr	r0, [r3, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	4408      	add	r0, r1
 80078c6:	6010      	str	r0, [r2, #0]
 80078c8:	6053      	str	r3, [r2, #4]
 80078ca:	e7da      	b.n	8007882 <_free_r+0x22>
 80078cc:	d902      	bls.n	80078d4 <_free_r+0x74>
 80078ce:	230c      	movs	r3, #12
 80078d0:	602b      	str	r3, [r5, #0]
 80078d2:	e7d6      	b.n	8007882 <_free_r+0x22>
 80078d4:	6820      	ldr	r0, [r4, #0]
 80078d6:	1821      	adds	r1, r4, r0
 80078d8:	428b      	cmp	r3, r1
 80078da:	bf01      	itttt	eq
 80078dc:	6819      	ldreq	r1, [r3, #0]
 80078de:	685b      	ldreq	r3, [r3, #4]
 80078e0:	1809      	addeq	r1, r1, r0
 80078e2:	6021      	streq	r1, [r4, #0]
 80078e4:	6063      	str	r3, [r4, #4]
 80078e6:	6054      	str	r4, [r2, #4]
 80078e8:	e7cb      	b.n	8007882 <_free_r+0x22>
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	200008ec 	.word	0x200008ec

080078f0 <_Balloc>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	69c6      	ldr	r6, [r0, #28]
 80078f4:	4604      	mov	r4, r0
 80078f6:	460d      	mov	r5, r1
 80078f8:	b976      	cbnz	r6, 8007918 <_Balloc+0x28>
 80078fa:	2010      	movs	r0, #16
 80078fc:	f7fe fa8e 	bl	8005e1c <malloc>
 8007900:	4602      	mov	r2, r0
 8007902:	61e0      	str	r0, [r4, #28]
 8007904:	b920      	cbnz	r0, 8007910 <_Balloc+0x20>
 8007906:	216b      	movs	r1, #107	@ 0x6b
 8007908:	4b17      	ldr	r3, [pc, #92]	@ (8007968 <_Balloc+0x78>)
 800790a:	4818      	ldr	r0, [pc, #96]	@ (800796c <_Balloc+0x7c>)
 800790c:	f000 fdfa 	bl	8008504 <__assert_func>
 8007910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007914:	6006      	str	r6, [r0, #0]
 8007916:	60c6      	str	r6, [r0, #12]
 8007918:	69e6      	ldr	r6, [r4, #28]
 800791a:	68f3      	ldr	r3, [r6, #12]
 800791c:	b183      	cbz	r3, 8007940 <_Balloc+0x50>
 800791e:	69e3      	ldr	r3, [r4, #28]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007926:	b9b8      	cbnz	r0, 8007958 <_Balloc+0x68>
 8007928:	2101      	movs	r1, #1
 800792a:	fa01 f605 	lsl.w	r6, r1, r5
 800792e:	1d72      	adds	r2, r6, #5
 8007930:	4620      	mov	r0, r4
 8007932:	0092      	lsls	r2, r2, #2
 8007934:	f000 fe04 	bl	8008540 <_calloc_r>
 8007938:	b160      	cbz	r0, 8007954 <_Balloc+0x64>
 800793a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800793e:	e00e      	b.n	800795e <_Balloc+0x6e>
 8007940:	2221      	movs	r2, #33	@ 0x21
 8007942:	2104      	movs	r1, #4
 8007944:	4620      	mov	r0, r4
 8007946:	f000 fdfb 	bl	8008540 <_calloc_r>
 800794a:	69e3      	ldr	r3, [r4, #28]
 800794c:	60f0      	str	r0, [r6, #12]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1e4      	bne.n	800791e <_Balloc+0x2e>
 8007954:	2000      	movs	r0, #0
 8007956:	bd70      	pop	{r4, r5, r6, pc}
 8007958:	6802      	ldr	r2, [r0, #0]
 800795a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800795e:	2300      	movs	r3, #0
 8007960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007964:	e7f7      	b.n	8007956 <_Balloc+0x66>
 8007966:	bf00      	nop
 8007968:	08009005 	.word	0x08009005
 800796c:	08009085 	.word	0x08009085

08007970 <_Bfree>:
 8007970:	b570      	push	{r4, r5, r6, lr}
 8007972:	69c6      	ldr	r6, [r0, #28]
 8007974:	4605      	mov	r5, r0
 8007976:	460c      	mov	r4, r1
 8007978:	b976      	cbnz	r6, 8007998 <_Bfree+0x28>
 800797a:	2010      	movs	r0, #16
 800797c:	f7fe fa4e 	bl	8005e1c <malloc>
 8007980:	4602      	mov	r2, r0
 8007982:	61e8      	str	r0, [r5, #28]
 8007984:	b920      	cbnz	r0, 8007990 <_Bfree+0x20>
 8007986:	218f      	movs	r1, #143	@ 0x8f
 8007988:	4b08      	ldr	r3, [pc, #32]	@ (80079ac <_Bfree+0x3c>)
 800798a:	4809      	ldr	r0, [pc, #36]	@ (80079b0 <_Bfree+0x40>)
 800798c:	f000 fdba 	bl	8008504 <__assert_func>
 8007990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007994:	6006      	str	r6, [r0, #0]
 8007996:	60c6      	str	r6, [r0, #12]
 8007998:	b13c      	cbz	r4, 80079aa <_Bfree+0x3a>
 800799a:	69eb      	ldr	r3, [r5, #28]
 800799c:	6862      	ldr	r2, [r4, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079a4:	6021      	str	r1, [r4, #0]
 80079a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079aa:	bd70      	pop	{r4, r5, r6, pc}
 80079ac:	08009005 	.word	0x08009005
 80079b0:	08009085 	.word	0x08009085

080079b4 <__multadd>:
 80079b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b8:	4607      	mov	r7, r0
 80079ba:	460c      	mov	r4, r1
 80079bc:	461e      	mov	r6, r3
 80079be:	2000      	movs	r0, #0
 80079c0:	690d      	ldr	r5, [r1, #16]
 80079c2:	f101 0c14 	add.w	ip, r1, #20
 80079c6:	f8dc 3000 	ldr.w	r3, [ip]
 80079ca:	3001      	adds	r0, #1
 80079cc:	b299      	uxth	r1, r3
 80079ce:	fb02 6101 	mla	r1, r2, r1, r6
 80079d2:	0c1e      	lsrs	r6, r3, #16
 80079d4:	0c0b      	lsrs	r3, r1, #16
 80079d6:	fb02 3306 	mla	r3, r2, r6, r3
 80079da:	b289      	uxth	r1, r1
 80079dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079e0:	4285      	cmp	r5, r0
 80079e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079e6:	f84c 1b04 	str.w	r1, [ip], #4
 80079ea:	dcec      	bgt.n	80079c6 <__multadd+0x12>
 80079ec:	b30e      	cbz	r6, 8007a32 <__multadd+0x7e>
 80079ee:	68a3      	ldr	r3, [r4, #8]
 80079f0:	42ab      	cmp	r3, r5
 80079f2:	dc19      	bgt.n	8007a28 <__multadd+0x74>
 80079f4:	6861      	ldr	r1, [r4, #4]
 80079f6:	4638      	mov	r0, r7
 80079f8:	3101      	adds	r1, #1
 80079fa:	f7ff ff79 	bl	80078f0 <_Balloc>
 80079fe:	4680      	mov	r8, r0
 8007a00:	b928      	cbnz	r0, 8007a0e <__multadd+0x5a>
 8007a02:	4602      	mov	r2, r0
 8007a04:	21ba      	movs	r1, #186	@ 0xba
 8007a06:	4b0c      	ldr	r3, [pc, #48]	@ (8007a38 <__multadd+0x84>)
 8007a08:	480c      	ldr	r0, [pc, #48]	@ (8007a3c <__multadd+0x88>)
 8007a0a:	f000 fd7b 	bl	8008504 <__assert_func>
 8007a0e:	6922      	ldr	r2, [r4, #16]
 8007a10:	f104 010c 	add.w	r1, r4, #12
 8007a14:	3202      	adds	r2, #2
 8007a16:	0092      	lsls	r2, r2, #2
 8007a18:	300c      	adds	r0, #12
 8007a1a:	f000 fd65 	bl	80084e8 <memcpy>
 8007a1e:	4621      	mov	r1, r4
 8007a20:	4638      	mov	r0, r7
 8007a22:	f7ff ffa5 	bl	8007970 <_Bfree>
 8007a26:	4644      	mov	r4, r8
 8007a28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a2c:	3501      	adds	r5, #1
 8007a2e:	615e      	str	r6, [r3, #20]
 8007a30:	6125      	str	r5, [r4, #16]
 8007a32:	4620      	mov	r0, r4
 8007a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a38:	08009074 	.word	0x08009074
 8007a3c:	08009085 	.word	0x08009085

08007a40 <__hi0bits>:
 8007a40:	4603      	mov	r3, r0
 8007a42:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a46:	bf3a      	itte	cc
 8007a48:	0403      	lslcc	r3, r0, #16
 8007a4a:	2010      	movcc	r0, #16
 8007a4c:	2000      	movcs	r0, #0
 8007a4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a52:	bf3c      	itt	cc
 8007a54:	021b      	lslcc	r3, r3, #8
 8007a56:	3008      	addcc	r0, #8
 8007a58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a5c:	bf3c      	itt	cc
 8007a5e:	011b      	lslcc	r3, r3, #4
 8007a60:	3004      	addcc	r0, #4
 8007a62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a66:	bf3c      	itt	cc
 8007a68:	009b      	lslcc	r3, r3, #2
 8007a6a:	3002      	addcc	r0, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	db05      	blt.n	8007a7c <__hi0bits+0x3c>
 8007a70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a74:	f100 0001 	add.w	r0, r0, #1
 8007a78:	bf08      	it	eq
 8007a7a:	2020      	moveq	r0, #32
 8007a7c:	4770      	bx	lr

08007a7e <__lo0bits>:
 8007a7e:	6803      	ldr	r3, [r0, #0]
 8007a80:	4602      	mov	r2, r0
 8007a82:	f013 0007 	ands.w	r0, r3, #7
 8007a86:	d00b      	beq.n	8007aa0 <__lo0bits+0x22>
 8007a88:	07d9      	lsls	r1, r3, #31
 8007a8a:	d421      	bmi.n	8007ad0 <__lo0bits+0x52>
 8007a8c:	0798      	lsls	r0, r3, #30
 8007a8e:	bf49      	itett	mi
 8007a90:	085b      	lsrmi	r3, r3, #1
 8007a92:	089b      	lsrpl	r3, r3, #2
 8007a94:	2001      	movmi	r0, #1
 8007a96:	6013      	strmi	r3, [r2, #0]
 8007a98:	bf5c      	itt	pl
 8007a9a:	2002      	movpl	r0, #2
 8007a9c:	6013      	strpl	r3, [r2, #0]
 8007a9e:	4770      	bx	lr
 8007aa0:	b299      	uxth	r1, r3
 8007aa2:	b909      	cbnz	r1, 8007aa8 <__lo0bits+0x2a>
 8007aa4:	2010      	movs	r0, #16
 8007aa6:	0c1b      	lsrs	r3, r3, #16
 8007aa8:	b2d9      	uxtb	r1, r3
 8007aaa:	b909      	cbnz	r1, 8007ab0 <__lo0bits+0x32>
 8007aac:	3008      	adds	r0, #8
 8007aae:	0a1b      	lsrs	r3, r3, #8
 8007ab0:	0719      	lsls	r1, r3, #28
 8007ab2:	bf04      	itt	eq
 8007ab4:	091b      	lsreq	r3, r3, #4
 8007ab6:	3004      	addeq	r0, #4
 8007ab8:	0799      	lsls	r1, r3, #30
 8007aba:	bf04      	itt	eq
 8007abc:	089b      	lsreq	r3, r3, #2
 8007abe:	3002      	addeq	r0, #2
 8007ac0:	07d9      	lsls	r1, r3, #31
 8007ac2:	d403      	bmi.n	8007acc <__lo0bits+0x4e>
 8007ac4:	085b      	lsrs	r3, r3, #1
 8007ac6:	f100 0001 	add.w	r0, r0, #1
 8007aca:	d003      	beq.n	8007ad4 <__lo0bits+0x56>
 8007acc:	6013      	str	r3, [r2, #0]
 8007ace:	4770      	bx	lr
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	4770      	bx	lr
 8007ad4:	2020      	movs	r0, #32
 8007ad6:	4770      	bx	lr

08007ad8 <__i2b>:
 8007ad8:	b510      	push	{r4, lr}
 8007ada:	460c      	mov	r4, r1
 8007adc:	2101      	movs	r1, #1
 8007ade:	f7ff ff07 	bl	80078f0 <_Balloc>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	b928      	cbnz	r0, 8007af2 <__i2b+0x1a>
 8007ae6:	f240 1145 	movw	r1, #325	@ 0x145
 8007aea:	4b04      	ldr	r3, [pc, #16]	@ (8007afc <__i2b+0x24>)
 8007aec:	4804      	ldr	r0, [pc, #16]	@ (8007b00 <__i2b+0x28>)
 8007aee:	f000 fd09 	bl	8008504 <__assert_func>
 8007af2:	2301      	movs	r3, #1
 8007af4:	6144      	str	r4, [r0, #20]
 8007af6:	6103      	str	r3, [r0, #16]
 8007af8:	bd10      	pop	{r4, pc}
 8007afa:	bf00      	nop
 8007afc:	08009074 	.word	0x08009074
 8007b00:	08009085 	.word	0x08009085

08007b04 <__multiply>:
 8007b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b08:	4614      	mov	r4, r2
 8007b0a:	690a      	ldr	r2, [r1, #16]
 8007b0c:	6923      	ldr	r3, [r4, #16]
 8007b0e:	460f      	mov	r7, r1
 8007b10:	429a      	cmp	r2, r3
 8007b12:	bfa2      	ittt	ge
 8007b14:	4623      	movge	r3, r4
 8007b16:	460c      	movge	r4, r1
 8007b18:	461f      	movge	r7, r3
 8007b1a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b1e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b22:	68a3      	ldr	r3, [r4, #8]
 8007b24:	6861      	ldr	r1, [r4, #4]
 8007b26:	eb0a 0609 	add.w	r6, sl, r9
 8007b2a:	42b3      	cmp	r3, r6
 8007b2c:	b085      	sub	sp, #20
 8007b2e:	bfb8      	it	lt
 8007b30:	3101      	addlt	r1, #1
 8007b32:	f7ff fedd 	bl	80078f0 <_Balloc>
 8007b36:	b930      	cbnz	r0, 8007b46 <__multiply+0x42>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b3e:	4b43      	ldr	r3, [pc, #268]	@ (8007c4c <__multiply+0x148>)
 8007b40:	4843      	ldr	r0, [pc, #268]	@ (8007c50 <__multiply+0x14c>)
 8007b42:	f000 fcdf 	bl	8008504 <__assert_func>
 8007b46:	f100 0514 	add.w	r5, r0, #20
 8007b4a:	462b      	mov	r3, r5
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b52:	4543      	cmp	r3, r8
 8007b54:	d321      	bcc.n	8007b9a <__multiply+0x96>
 8007b56:	f107 0114 	add.w	r1, r7, #20
 8007b5a:	f104 0214 	add.w	r2, r4, #20
 8007b5e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b62:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b66:	9302      	str	r3, [sp, #8]
 8007b68:	1b13      	subs	r3, r2, r4
 8007b6a:	3b15      	subs	r3, #21
 8007b6c:	f023 0303 	bic.w	r3, r3, #3
 8007b70:	3304      	adds	r3, #4
 8007b72:	f104 0715 	add.w	r7, r4, #21
 8007b76:	42ba      	cmp	r2, r7
 8007b78:	bf38      	it	cc
 8007b7a:	2304      	movcc	r3, #4
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	9b02      	ldr	r3, [sp, #8]
 8007b80:	9103      	str	r1, [sp, #12]
 8007b82:	428b      	cmp	r3, r1
 8007b84:	d80c      	bhi.n	8007ba0 <__multiply+0x9c>
 8007b86:	2e00      	cmp	r6, #0
 8007b88:	dd03      	ble.n	8007b92 <__multiply+0x8e>
 8007b8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d05a      	beq.n	8007c48 <__multiply+0x144>
 8007b92:	6106      	str	r6, [r0, #16]
 8007b94:	b005      	add	sp, #20
 8007b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b9a:	f843 2b04 	str.w	r2, [r3], #4
 8007b9e:	e7d8      	b.n	8007b52 <__multiply+0x4e>
 8007ba0:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ba4:	f1ba 0f00 	cmp.w	sl, #0
 8007ba8:	d023      	beq.n	8007bf2 <__multiply+0xee>
 8007baa:	46a9      	mov	r9, r5
 8007bac:	f04f 0c00 	mov.w	ip, #0
 8007bb0:	f104 0e14 	add.w	lr, r4, #20
 8007bb4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007bb8:	f8d9 3000 	ldr.w	r3, [r9]
 8007bbc:	fa1f fb87 	uxth.w	fp, r7
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bc6:	4463      	add	r3, ip
 8007bc8:	f8d9 c000 	ldr.w	ip, [r9]
 8007bcc:	0c3f      	lsrs	r7, r7, #16
 8007bce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007bd2:	fb0a c707 	mla	r7, sl, r7, ip
 8007bd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007be0:	4572      	cmp	r2, lr
 8007be2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007be6:	f849 3b04 	str.w	r3, [r9], #4
 8007bea:	d8e3      	bhi.n	8007bb4 <__multiply+0xb0>
 8007bec:	9b01      	ldr	r3, [sp, #4]
 8007bee:	f845 c003 	str.w	ip, [r5, r3]
 8007bf2:	9b03      	ldr	r3, [sp, #12]
 8007bf4:	3104      	adds	r1, #4
 8007bf6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bfa:	f1b9 0f00 	cmp.w	r9, #0
 8007bfe:	d021      	beq.n	8007c44 <__multiply+0x140>
 8007c00:	46ae      	mov	lr, r5
 8007c02:	f04f 0a00 	mov.w	sl, #0
 8007c06:	682b      	ldr	r3, [r5, #0]
 8007c08:	f104 0c14 	add.w	ip, r4, #20
 8007c0c:	f8bc b000 	ldrh.w	fp, [ip]
 8007c10:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	fb09 770b 	mla	r7, r9, fp, r7
 8007c1a:	4457      	add	r7, sl
 8007c1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c20:	f84e 3b04 	str.w	r3, [lr], #4
 8007c24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c2c:	f8be 3000 	ldrh.w	r3, [lr]
 8007c30:	4562      	cmp	r2, ip
 8007c32:	fb09 330a 	mla	r3, r9, sl, r3
 8007c36:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c3e:	d8e5      	bhi.n	8007c0c <__multiply+0x108>
 8007c40:	9f01      	ldr	r7, [sp, #4]
 8007c42:	51eb      	str	r3, [r5, r7]
 8007c44:	3504      	adds	r5, #4
 8007c46:	e79a      	b.n	8007b7e <__multiply+0x7a>
 8007c48:	3e01      	subs	r6, #1
 8007c4a:	e79c      	b.n	8007b86 <__multiply+0x82>
 8007c4c:	08009074 	.word	0x08009074
 8007c50:	08009085 	.word	0x08009085

08007c54 <__pow5mult>:
 8007c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c58:	4615      	mov	r5, r2
 8007c5a:	f012 0203 	ands.w	r2, r2, #3
 8007c5e:	4607      	mov	r7, r0
 8007c60:	460e      	mov	r6, r1
 8007c62:	d007      	beq.n	8007c74 <__pow5mult+0x20>
 8007c64:	4c25      	ldr	r4, [pc, #148]	@ (8007cfc <__pow5mult+0xa8>)
 8007c66:	3a01      	subs	r2, #1
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c6e:	f7ff fea1 	bl	80079b4 <__multadd>
 8007c72:	4606      	mov	r6, r0
 8007c74:	10ad      	asrs	r5, r5, #2
 8007c76:	d03d      	beq.n	8007cf4 <__pow5mult+0xa0>
 8007c78:	69fc      	ldr	r4, [r7, #28]
 8007c7a:	b97c      	cbnz	r4, 8007c9c <__pow5mult+0x48>
 8007c7c:	2010      	movs	r0, #16
 8007c7e:	f7fe f8cd 	bl	8005e1c <malloc>
 8007c82:	4602      	mov	r2, r0
 8007c84:	61f8      	str	r0, [r7, #28]
 8007c86:	b928      	cbnz	r0, 8007c94 <__pow5mult+0x40>
 8007c88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007d00 <__pow5mult+0xac>)
 8007c8e:	481d      	ldr	r0, [pc, #116]	@ (8007d04 <__pow5mult+0xb0>)
 8007c90:	f000 fc38 	bl	8008504 <__assert_func>
 8007c94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c98:	6004      	str	r4, [r0, #0]
 8007c9a:	60c4      	str	r4, [r0, #12]
 8007c9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ca0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ca4:	b94c      	cbnz	r4, 8007cba <__pow5mult+0x66>
 8007ca6:	f240 2171 	movw	r1, #625	@ 0x271
 8007caa:	4638      	mov	r0, r7
 8007cac:	f7ff ff14 	bl	8007ad8 <__i2b>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	4604      	mov	r4, r0
 8007cb4:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cb8:	6003      	str	r3, [r0, #0]
 8007cba:	f04f 0900 	mov.w	r9, #0
 8007cbe:	07eb      	lsls	r3, r5, #31
 8007cc0:	d50a      	bpl.n	8007cd8 <__pow5mult+0x84>
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	4638      	mov	r0, r7
 8007cc8:	f7ff ff1c 	bl	8007b04 <__multiply>
 8007ccc:	4680      	mov	r8, r0
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7ff fe4d 	bl	8007970 <_Bfree>
 8007cd6:	4646      	mov	r6, r8
 8007cd8:	106d      	asrs	r5, r5, #1
 8007cda:	d00b      	beq.n	8007cf4 <__pow5mult+0xa0>
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	b938      	cbnz	r0, 8007cf0 <__pow5mult+0x9c>
 8007ce0:	4622      	mov	r2, r4
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f7ff ff0d 	bl	8007b04 <__multiply>
 8007cea:	6020      	str	r0, [r4, #0]
 8007cec:	f8c0 9000 	str.w	r9, [r0]
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	e7e4      	b.n	8007cbe <__pow5mult+0x6a>
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cfa:	bf00      	nop
 8007cfc:	080090e0 	.word	0x080090e0
 8007d00:	08009005 	.word	0x08009005
 8007d04:	08009085 	.word	0x08009085

08007d08 <__lshift>:
 8007d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d0c:	460c      	mov	r4, r1
 8007d0e:	4607      	mov	r7, r0
 8007d10:	4691      	mov	r9, r2
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	6849      	ldr	r1, [r1, #4]
 8007d16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d1a:	68a3      	ldr	r3, [r4, #8]
 8007d1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d20:	f108 0601 	add.w	r6, r8, #1
 8007d24:	42b3      	cmp	r3, r6
 8007d26:	db0b      	blt.n	8007d40 <__lshift+0x38>
 8007d28:	4638      	mov	r0, r7
 8007d2a:	f7ff fde1 	bl	80078f0 <_Balloc>
 8007d2e:	4605      	mov	r5, r0
 8007d30:	b948      	cbnz	r0, 8007d46 <__lshift+0x3e>
 8007d32:	4602      	mov	r2, r0
 8007d34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d38:	4b27      	ldr	r3, [pc, #156]	@ (8007dd8 <__lshift+0xd0>)
 8007d3a:	4828      	ldr	r0, [pc, #160]	@ (8007ddc <__lshift+0xd4>)
 8007d3c:	f000 fbe2 	bl	8008504 <__assert_func>
 8007d40:	3101      	adds	r1, #1
 8007d42:	005b      	lsls	r3, r3, #1
 8007d44:	e7ee      	b.n	8007d24 <__lshift+0x1c>
 8007d46:	2300      	movs	r3, #0
 8007d48:	f100 0114 	add.w	r1, r0, #20
 8007d4c:	f100 0210 	add.w	r2, r0, #16
 8007d50:	4618      	mov	r0, r3
 8007d52:	4553      	cmp	r3, sl
 8007d54:	db33      	blt.n	8007dbe <__lshift+0xb6>
 8007d56:	6920      	ldr	r0, [r4, #16]
 8007d58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d5c:	f104 0314 	add.w	r3, r4, #20
 8007d60:	f019 091f 	ands.w	r9, r9, #31
 8007d64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d6c:	d02b      	beq.n	8007dc6 <__lshift+0xbe>
 8007d6e:	468a      	mov	sl, r1
 8007d70:	2200      	movs	r2, #0
 8007d72:	f1c9 0e20 	rsb	lr, r9, #32
 8007d76:	6818      	ldr	r0, [r3, #0]
 8007d78:	fa00 f009 	lsl.w	r0, r0, r9
 8007d7c:	4310      	orrs	r0, r2
 8007d7e:	f84a 0b04 	str.w	r0, [sl], #4
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	459c      	cmp	ip, r3
 8007d88:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d8c:	d8f3      	bhi.n	8007d76 <__lshift+0x6e>
 8007d8e:	ebac 0304 	sub.w	r3, ip, r4
 8007d92:	3b15      	subs	r3, #21
 8007d94:	f023 0303 	bic.w	r3, r3, #3
 8007d98:	3304      	adds	r3, #4
 8007d9a:	f104 0015 	add.w	r0, r4, #21
 8007d9e:	4584      	cmp	ip, r0
 8007da0:	bf38      	it	cc
 8007da2:	2304      	movcc	r3, #4
 8007da4:	50ca      	str	r2, [r1, r3]
 8007da6:	b10a      	cbz	r2, 8007dac <__lshift+0xa4>
 8007da8:	f108 0602 	add.w	r6, r8, #2
 8007dac:	3e01      	subs	r6, #1
 8007dae:	4638      	mov	r0, r7
 8007db0:	4621      	mov	r1, r4
 8007db2:	612e      	str	r6, [r5, #16]
 8007db4:	f7ff fddc 	bl	8007970 <_Bfree>
 8007db8:	4628      	mov	r0, r5
 8007dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	e7c5      	b.n	8007d52 <__lshift+0x4a>
 8007dc6:	3904      	subs	r1, #4
 8007dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dcc:	459c      	cmp	ip, r3
 8007dce:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dd2:	d8f9      	bhi.n	8007dc8 <__lshift+0xc0>
 8007dd4:	e7ea      	b.n	8007dac <__lshift+0xa4>
 8007dd6:	bf00      	nop
 8007dd8:	08009074 	.word	0x08009074
 8007ddc:	08009085 	.word	0x08009085

08007de0 <__mcmp>:
 8007de0:	4603      	mov	r3, r0
 8007de2:	690a      	ldr	r2, [r1, #16]
 8007de4:	6900      	ldr	r0, [r0, #16]
 8007de6:	b530      	push	{r4, r5, lr}
 8007de8:	1a80      	subs	r0, r0, r2
 8007dea:	d10e      	bne.n	8007e0a <__mcmp+0x2a>
 8007dec:	3314      	adds	r3, #20
 8007dee:	3114      	adds	r1, #20
 8007df0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007df4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007df8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007dfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e00:	4295      	cmp	r5, r2
 8007e02:	d003      	beq.n	8007e0c <__mcmp+0x2c>
 8007e04:	d205      	bcs.n	8007e12 <__mcmp+0x32>
 8007e06:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0a:	bd30      	pop	{r4, r5, pc}
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	d3f3      	bcc.n	8007df8 <__mcmp+0x18>
 8007e10:	e7fb      	b.n	8007e0a <__mcmp+0x2a>
 8007e12:	2001      	movs	r0, #1
 8007e14:	e7f9      	b.n	8007e0a <__mcmp+0x2a>
	...

08007e18 <__mdiff>:
 8007e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	4689      	mov	r9, r1
 8007e1e:	4606      	mov	r6, r0
 8007e20:	4611      	mov	r1, r2
 8007e22:	4648      	mov	r0, r9
 8007e24:	4614      	mov	r4, r2
 8007e26:	f7ff ffdb 	bl	8007de0 <__mcmp>
 8007e2a:	1e05      	subs	r5, r0, #0
 8007e2c:	d112      	bne.n	8007e54 <__mdiff+0x3c>
 8007e2e:	4629      	mov	r1, r5
 8007e30:	4630      	mov	r0, r6
 8007e32:	f7ff fd5d 	bl	80078f0 <_Balloc>
 8007e36:	4602      	mov	r2, r0
 8007e38:	b928      	cbnz	r0, 8007e46 <__mdiff+0x2e>
 8007e3a:	f240 2137 	movw	r1, #567	@ 0x237
 8007e3e:	4b3e      	ldr	r3, [pc, #248]	@ (8007f38 <__mdiff+0x120>)
 8007e40:	483e      	ldr	r0, [pc, #248]	@ (8007f3c <__mdiff+0x124>)
 8007e42:	f000 fb5f 	bl	8008504 <__assert_func>
 8007e46:	2301      	movs	r3, #1
 8007e48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	b003      	add	sp, #12
 8007e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e54:	bfbc      	itt	lt
 8007e56:	464b      	movlt	r3, r9
 8007e58:	46a1      	movlt	r9, r4
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e60:	bfba      	itte	lt
 8007e62:	461c      	movlt	r4, r3
 8007e64:	2501      	movlt	r5, #1
 8007e66:	2500      	movge	r5, #0
 8007e68:	f7ff fd42 	bl	80078f0 <_Balloc>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	b918      	cbnz	r0, 8007e78 <__mdiff+0x60>
 8007e70:	f240 2145 	movw	r1, #581	@ 0x245
 8007e74:	4b30      	ldr	r3, [pc, #192]	@ (8007f38 <__mdiff+0x120>)
 8007e76:	e7e3      	b.n	8007e40 <__mdiff+0x28>
 8007e78:	f100 0b14 	add.w	fp, r0, #20
 8007e7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e80:	f109 0310 	add.w	r3, r9, #16
 8007e84:	60c5      	str	r5, [r0, #12]
 8007e86:	f04f 0c00 	mov.w	ip, #0
 8007e8a:	f109 0514 	add.w	r5, r9, #20
 8007e8e:	46d9      	mov	r9, fp
 8007e90:	6926      	ldr	r6, [r4, #16]
 8007e92:	f104 0e14 	add.w	lr, r4, #20
 8007e96:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e9a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e9e:	9301      	str	r3, [sp, #4]
 8007ea0:	9b01      	ldr	r3, [sp, #4]
 8007ea2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ea6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007eaa:	b281      	uxth	r1, r0
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	fa1f f38a 	uxth.w	r3, sl
 8007eb2:	1a5b      	subs	r3, r3, r1
 8007eb4:	0c00      	lsrs	r0, r0, #16
 8007eb6:	4463      	add	r3, ip
 8007eb8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ebc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ec6:	4576      	cmp	r6, lr
 8007ec8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ecc:	f849 3b04 	str.w	r3, [r9], #4
 8007ed0:	d8e6      	bhi.n	8007ea0 <__mdiff+0x88>
 8007ed2:	1b33      	subs	r3, r6, r4
 8007ed4:	3b15      	subs	r3, #21
 8007ed6:	f023 0303 	bic.w	r3, r3, #3
 8007eda:	3415      	adds	r4, #21
 8007edc:	3304      	adds	r3, #4
 8007ede:	42a6      	cmp	r6, r4
 8007ee0:	bf38      	it	cc
 8007ee2:	2304      	movcc	r3, #4
 8007ee4:	441d      	add	r5, r3
 8007ee6:	445b      	add	r3, fp
 8007ee8:	461e      	mov	r6, r3
 8007eea:	462c      	mov	r4, r5
 8007eec:	4544      	cmp	r4, r8
 8007eee:	d30e      	bcc.n	8007f0e <__mdiff+0xf6>
 8007ef0:	f108 0103 	add.w	r1, r8, #3
 8007ef4:	1b49      	subs	r1, r1, r5
 8007ef6:	f021 0103 	bic.w	r1, r1, #3
 8007efa:	3d03      	subs	r5, #3
 8007efc:	45a8      	cmp	r8, r5
 8007efe:	bf38      	it	cc
 8007f00:	2100      	movcc	r1, #0
 8007f02:	440b      	add	r3, r1
 8007f04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f08:	b199      	cbz	r1, 8007f32 <__mdiff+0x11a>
 8007f0a:	6117      	str	r7, [r2, #16]
 8007f0c:	e79e      	b.n	8007e4c <__mdiff+0x34>
 8007f0e:	46e6      	mov	lr, ip
 8007f10:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f14:	fa1f fc81 	uxth.w	ip, r1
 8007f18:	44f4      	add	ip, lr
 8007f1a:	0c08      	lsrs	r0, r1, #16
 8007f1c:	4471      	add	r1, lr
 8007f1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f22:	b289      	uxth	r1, r1
 8007f24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f2c:	f846 1b04 	str.w	r1, [r6], #4
 8007f30:	e7dc      	b.n	8007eec <__mdiff+0xd4>
 8007f32:	3f01      	subs	r7, #1
 8007f34:	e7e6      	b.n	8007f04 <__mdiff+0xec>
 8007f36:	bf00      	nop
 8007f38:	08009074 	.word	0x08009074
 8007f3c:	08009085 	.word	0x08009085

08007f40 <__d2b>:
 8007f40:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007f44:	2101      	movs	r1, #1
 8007f46:	4690      	mov	r8, r2
 8007f48:	4699      	mov	r9, r3
 8007f4a:	9e08      	ldr	r6, [sp, #32]
 8007f4c:	f7ff fcd0 	bl	80078f0 <_Balloc>
 8007f50:	4604      	mov	r4, r0
 8007f52:	b930      	cbnz	r0, 8007f62 <__d2b+0x22>
 8007f54:	4602      	mov	r2, r0
 8007f56:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f5a:	4b23      	ldr	r3, [pc, #140]	@ (8007fe8 <__d2b+0xa8>)
 8007f5c:	4823      	ldr	r0, [pc, #140]	@ (8007fec <__d2b+0xac>)
 8007f5e:	f000 fad1 	bl	8008504 <__assert_func>
 8007f62:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f6a:	b10d      	cbz	r5, 8007f70 <__d2b+0x30>
 8007f6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f70:	9301      	str	r3, [sp, #4]
 8007f72:	f1b8 0300 	subs.w	r3, r8, #0
 8007f76:	d024      	beq.n	8007fc2 <__d2b+0x82>
 8007f78:	4668      	mov	r0, sp
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	f7ff fd7f 	bl	8007a7e <__lo0bits>
 8007f80:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f84:	b1d8      	cbz	r0, 8007fbe <__d2b+0x7e>
 8007f86:	f1c0 0320 	rsb	r3, r0, #32
 8007f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f8e:	430b      	orrs	r3, r1
 8007f90:	40c2      	lsrs	r2, r0
 8007f92:	6163      	str	r3, [r4, #20]
 8007f94:	9201      	str	r2, [sp, #4]
 8007f96:	9b01      	ldr	r3, [sp, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2201      	moveq	r2, #1
 8007f9e:	2202      	movne	r2, #2
 8007fa0:	61a3      	str	r3, [r4, #24]
 8007fa2:	6122      	str	r2, [r4, #16]
 8007fa4:	b1ad      	cbz	r5, 8007fd2 <__d2b+0x92>
 8007fa6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007faa:	4405      	add	r5, r0
 8007fac:	6035      	str	r5, [r6, #0]
 8007fae:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb4:	6018      	str	r0, [r3, #0]
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	b002      	add	sp, #8
 8007fba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007fbe:	6161      	str	r1, [r4, #20]
 8007fc0:	e7e9      	b.n	8007f96 <__d2b+0x56>
 8007fc2:	a801      	add	r0, sp, #4
 8007fc4:	f7ff fd5b 	bl	8007a7e <__lo0bits>
 8007fc8:	9b01      	ldr	r3, [sp, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	6163      	str	r3, [r4, #20]
 8007fce:	3020      	adds	r0, #32
 8007fd0:	e7e7      	b.n	8007fa2 <__d2b+0x62>
 8007fd2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007fd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007fda:	6030      	str	r0, [r6, #0]
 8007fdc:	6918      	ldr	r0, [r3, #16]
 8007fde:	f7ff fd2f 	bl	8007a40 <__hi0bits>
 8007fe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007fe6:	e7e4      	b.n	8007fb2 <__d2b+0x72>
 8007fe8:	08009074 	.word	0x08009074
 8007fec:	08009085 	.word	0x08009085

08007ff0 <__sfputc_r>:
 8007ff0:	6893      	ldr	r3, [r2, #8]
 8007ff2:	b410      	push	{r4}
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	6093      	str	r3, [r2, #8]
 8007ffa:	da07      	bge.n	800800c <__sfputc_r+0x1c>
 8007ffc:	6994      	ldr	r4, [r2, #24]
 8007ffe:	42a3      	cmp	r3, r4
 8008000:	db01      	blt.n	8008006 <__sfputc_r+0x16>
 8008002:	290a      	cmp	r1, #10
 8008004:	d102      	bne.n	800800c <__sfputc_r+0x1c>
 8008006:	bc10      	pop	{r4}
 8008008:	f000 b9da 	b.w	80083c0 <__swbuf_r>
 800800c:	6813      	ldr	r3, [r2, #0]
 800800e:	1c58      	adds	r0, r3, #1
 8008010:	6010      	str	r0, [r2, #0]
 8008012:	7019      	strb	r1, [r3, #0]
 8008014:	4608      	mov	r0, r1
 8008016:	bc10      	pop	{r4}
 8008018:	4770      	bx	lr

0800801a <__sfputs_r>:
 800801a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801c:	4606      	mov	r6, r0
 800801e:	460f      	mov	r7, r1
 8008020:	4614      	mov	r4, r2
 8008022:	18d5      	adds	r5, r2, r3
 8008024:	42ac      	cmp	r4, r5
 8008026:	d101      	bne.n	800802c <__sfputs_r+0x12>
 8008028:	2000      	movs	r0, #0
 800802a:	e007      	b.n	800803c <__sfputs_r+0x22>
 800802c:	463a      	mov	r2, r7
 800802e:	4630      	mov	r0, r6
 8008030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008034:	f7ff ffdc 	bl	8007ff0 <__sfputc_r>
 8008038:	1c43      	adds	r3, r0, #1
 800803a:	d1f3      	bne.n	8008024 <__sfputs_r+0xa>
 800803c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008040 <_vfiprintf_r>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	460d      	mov	r5, r1
 8008046:	4614      	mov	r4, r2
 8008048:	4698      	mov	r8, r3
 800804a:	4606      	mov	r6, r0
 800804c:	b09d      	sub	sp, #116	@ 0x74
 800804e:	b118      	cbz	r0, 8008058 <_vfiprintf_r+0x18>
 8008050:	6a03      	ldr	r3, [r0, #32]
 8008052:	b90b      	cbnz	r3, 8008058 <_vfiprintf_r+0x18>
 8008054:	f7fe fc88 	bl	8006968 <__sinit>
 8008058:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800805a:	07d9      	lsls	r1, r3, #31
 800805c:	d405      	bmi.n	800806a <_vfiprintf_r+0x2a>
 800805e:	89ab      	ldrh	r3, [r5, #12]
 8008060:	059a      	lsls	r2, r3, #22
 8008062:	d402      	bmi.n	800806a <_vfiprintf_r+0x2a>
 8008064:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008066:	f7fe fd98 	bl	8006b9a <__retarget_lock_acquire_recursive>
 800806a:	89ab      	ldrh	r3, [r5, #12]
 800806c:	071b      	lsls	r3, r3, #28
 800806e:	d501      	bpl.n	8008074 <_vfiprintf_r+0x34>
 8008070:	692b      	ldr	r3, [r5, #16]
 8008072:	b99b      	cbnz	r3, 800809c <_vfiprintf_r+0x5c>
 8008074:	4629      	mov	r1, r5
 8008076:	4630      	mov	r0, r6
 8008078:	f000 f9e0 	bl	800843c <__swsetup_r>
 800807c:	b170      	cbz	r0, 800809c <_vfiprintf_r+0x5c>
 800807e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008080:	07dc      	lsls	r4, r3, #31
 8008082:	d504      	bpl.n	800808e <_vfiprintf_r+0x4e>
 8008084:	f04f 30ff 	mov.w	r0, #4294967295
 8008088:	b01d      	add	sp, #116	@ 0x74
 800808a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800808e:	89ab      	ldrh	r3, [r5, #12]
 8008090:	0598      	lsls	r0, r3, #22
 8008092:	d4f7      	bmi.n	8008084 <_vfiprintf_r+0x44>
 8008094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008096:	f7fe fd81 	bl	8006b9c <__retarget_lock_release_recursive>
 800809a:	e7f3      	b.n	8008084 <_vfiprintf_r+0x44>
 800809c:	2300      	movs	r3, #0
 800809e:	9309      	str	r3, [sp, #36]	@ 0x24
 80080a0:	2320      	movs	r3, #32
 80080a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080a6:	2330      	movs	r3, #48	@ 0x30
 80080a8:	f04f 0901 	mov.w	r9, #1
 80080ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80080b0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800825c <_vfiprintf_r+0x21c>
 80080b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80080b8:	4623      	mov	r3, r4
 80080ba:	469a      	mov	sl, r3
 80080bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080c0:	b10a      	cbz	r2, 80080c6 <_vfiprintf_r+0x86>
 80080c2:	2a25      	cmp	r2, #37	@ 0x25
 80080c4:	d1f9      	bne.n	80080ba <_vfiprintf_r+0x7a>
 80080c6:	ebba 0b04 	subs.w	fp, sl, r4
 80080ca:	d00b      	beq.n	80080e4 <_vfiprintf_r+0xa4>
 80080cc:	465b      	mov	r3, fp
 80080ce:	4622      	mov	r2, r4
 80080d0:	4629      	mov	r1, r5
 80080d2:	4630      	mov	r0, r6
 80080d4:	f7ff ffa1 	bl	800801a <__sfputs_r>
 80080d8:	3001      	adds	r0, #1
 80080da:	f000 80a7 	beq.w	800822c <_vfiprintf_r+0x1ec>
 80080de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080e0:	445a      	add	r2, fp
 80080e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80080e4:	f89a 3000 	ldrb.w	r3, [sl]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 809f 	beq.w	800822c <_vfiprintf_r+0x1ec>
 80080ee:	2300      	movs	r3, #0
 80080f0:	f04f 32ff 	mov.w	r2, #4294967295
 80080f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080f8:	f10a 0a01 	add.w	sl, sl, #1
 80080fc:	9304      	str	r3, [sp, #16]
 80080fe:	9307      	str	r3, [sp, #28]
 8008100:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008104:	931a      	str	r3, [sp, #104]	@ 0x68
 8008106:	4654      	mov	r4, sl
 8008108:	2205      	movs	r2, #5
 800810a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800810e:	4853      	ldr	r0, [pc, #332]	@ (800825c <_vfiprintf_r+0x21c>)
 8008110:	f7fe fd45 	bl	8006b9e <memchr>
 8008114:	9a04      	ldr	r2, [sp, #16]
 8008116:	b9d8      	cbnz	r0, 8008150 <_vfiprintf_r+0x110>
 8008118:	06d1      	lsls	r1, r2, #27
 800811a:	bf44      	itt	mi
 800811c:	2320      	movmi	r3, #32
 800811e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008122:	0713      	lsls	r3, r2, #28
 8008124:	bf44      	itt	mi
 8008126:	232b      	movmi	r3, #43	@ 0x2b
 8008128:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800812c:	f89a 3000 	ldrb.w	r3, [sl]
 8008130:	2b2a      	cmp	r3, #42	@ 0x2a
 8008132:	d015      	beq.n	8008160 <_vfiprintf_r+0x120>
 8008134:	4654      	mov	r4, sl
 8008136:	2000      	movs	r0, #0
 8008138:	f04f 0c0a 	mov.w	ip, #10
 800813c:	9a07      	ldr	r2, [sp, #28]
 800813e:	4621      	mov	r1, r4
 8008140:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008144:	3b30      	subs	r3, #48	@ 0x30
 8008146:	2b09      	cmp	r3, #9
 8008148:	d94b      	bls.n	80081e2 <_vfiprintf_r+0x1a2>
 800814a:	b1b0      	cbz	r0, 800817a <_vfiprintf_r+0x13a>
 800814c:	9207      	str	r2, [sp, #28]
 800814e:	e014      	b.n	800817a <_vfiprintf_r+0x13a>
 8008150:	eba0 0308 	sub.w	r3, r0, r8
 8008154:	fa09 f303 	lsl.w	r3, r9, r3
 8008158:	4313      	orrs	r3, r2
 800815a:	46a2      	mov	sl, r4
 800815c:	9304      	str	r3, [sp, #16]
 800815e:	e7d2      	b.n	8008106 <_vfiprintf_r+0xc6>
 8008160:	9b03      	ldr	r3, [sp, #12]
 8008162:	1d19      	adds	r1, r3, #4
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	9103      	str	r1, [sp, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	bfbb      	ittet	lt
 800816c:	425b      	neglt	r3, r3
 800816e:	f042 0202 	orrlt.w	r2, r2, #2
 8008172:	9307      	strge	r3, [sp, #28]
 8008174:	9307      	strlt	r3, [sp, #28]
 8008176:	bfb8      	it	lt
 8008178:	9204      	strlt	r2, [sp, #16]
 800817a:	7823      	ldrb	r3, [r4, #0]
 800817c:	2b2e      	cmp	r3, #46	@ 0x2e
 800817e:	d10a      	bne.n	8008196 <_vfiprintf_r+0x156>
 8008180:	7863      	ldrb	r3, [r4, #1]
 8008182:	2b2a      	cmp	r3, #42	@ 0x2a
 8008184:	d132      	bne.n	80081ec <_vfiprintf_r+0x1ac>
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	3402      	adds	r4, #2
 800818a:	1d1a      	adds	r2, r3, #4
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	9203      	str	r2, [sp, #12]
 8008190:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008194:	9305      	str	r3, [sp, #20]
 8008196:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008260 <_vfiprintf_r+0x220>
 800819a:	2203      	movs	r2, #3
 800819c:	4650      	mov	r0, sl
 800819e:	7821      	ldrb	r1, [r4, #0]
 80081a0:	f7fe fcfd 	bl	8006b9e <memchr>
 80081a4:	b138      	cbz	r0, 80081b6 <_vfiprintf_r+0x176>
 80081a6:	2240      	movs	r2, #64	@ 0x40
 80081a8:	9b04      	ldr	r3, [sp, #16]
 80081aa:	eba0 000a 	sub.w	r0, r0, sl
 80081ae:	4082      	lsls	r2, r0
 80081b0:	4313      	orrs	r3, r2
 80081b2:	3401      	adds	r4, #1
 80081b4:	9304      	str	r3, [sp, #16]
 80081b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ba:	2206      	movs	r2, #6
 80081bc:	4829      	ldr	r0, [pc, #164]	@ (8008264 <_vfiprintf_r+0x224>)
 80081be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081c2:	f7fe fcec 	bl	8006b9e <memchr>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	d03f      	beq.n	800824a <_vfiprintf_r+0x20a>
 80081ca:	4b27      	ldr	r3, [pc, #156]	@ (8008268 <_vfiprintf_r+0x228>)
 80081cc:	bb1b      	cbnz	r3, 8008216 <_vfiprintf_r+0x1d6>
 80081ce:	9b03      	ldr	r3, [sp, #12]
 80081d0:	3307      	adds	r3, #7
 80081d2:	f023 0307 	bic.w	r3, r3, #7
 80081d6:	3308      	adds	r3, #8
 80081d8:	9303      	str	r3, [sp, #12]
 80081da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081dc:	443b      	add	r3, r7
 80081de:	9309      	str	r3, [sp, #36]	@ 0x24
 80081e0:	e76a      	b.n	80080b8 <_vfiprintf_r+0x78>
 80081e2:	460c      	mov	r4, r1
 80081e4:	2001      	movs	r0, #1
 80081e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ea:	e7a8      	b.n	800813e <_vfiprintf_r+0xfe>
 80081ec:	2300      	movs	r3, #0
 80081ee:	f04f 0c0a 	mov.w	ip, #10
 80081f2:	4619      	mov	r1, r3
 80081f4:	3401      	adds	r4, #1
 80081f6:	9305      	str	r3, [sp, #20]
 80081f8:	4620      	mov	r0, r4
 80081fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081fe:	3a30      	subs	r2, #48	@ 0x30
 8008200:	2a09      	cmp	r2, #9
 8008202:	d903      	bls.n	800820c <_vfiprintf_r+0x1cc>
 8008204:	2b00      	cmp	r3, #0
 8008206:	d0c6      	beq.n	8008196 <_vfiprintf_r+0x156>
 8008208:	9105      	str	r1, [sp, #20]
 800820a:	e7c4      	b.n	8008196 <_vfiprintf_r+0x156>
 800820c:	4604      	mov	r4, r0
 800820e:	2301      	movs	r3, #1
 8008210:	fb0c 2101 	mla	r1, ip, r1, r2
 8008214:	e7f0      	b.n	80081f8 <_vfiprintf_r+0x1b8>
 8008216:	ab03      	add	r3, sp, #12
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	462a      	mov	r2, r5
 800821c:	4630      	mov	r0, r6
 800821e:	4b13      	ldr	r3, [pc, #76]	@ (800826c <_vfiprintf_r+0x22c>)
 8008220:	a904      	add	r1, sp, #16
 8008222:	f7fd ff57 	bl	80060d4 <_printf_float>
 8008226:	4607      	mov	r7, r0
 8008228:	1c78      	adds	r0, r7, #1
 800822a:	d1d6      	bne.n	80081da <_vfiprintf_r+0x19a>
 800822c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800822e:	07d9      	lsls	r1, r3, #31
 8008230:	d405      	bmi.n	800823e <_vfiprintf_r+0x1fe>
 8008232:	89ab      	ldrh	r3, [r5, #12]
 8008234:	059a      	lsls	r2, r3, #22
 8008236:	d402      	bmi.n	800823e <_vfiprintf_r+0x1fe>
 8008238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800823a:	f7fe fcaf 	bl	8006b9c <__retarget_lock_release_recursive>
 800823e:	89ab      	ldrh	r3, [r5, #12]
 8008240:	065b      	lsls	r3, r3, #25
 8008242:	f53f af1f 	bmi.w	8008084 <_vfiprintf_r+0x44>
 8008246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008248:	e71e      	b.n	8008088 <_vfiprintf_r+0x48>
 800824a:	ab03      	add	r3, sp, #12
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	462a      	mov	r2, r5
 8008250:	4630      	mov	r0, r6
 8008252:	4b06      	ldr	r3, [pc, #24]	@ (800826c <_vfiprintf_r+0x22c>)
 8008254:	a904      	add	r1, sp, #16
 8008256:	f7fe f9db 	bl	8006610 <_printf_i>
 800825a:	e7e4      	b.n	8008226 <_vfiprintf_r+0x1e6>
 800825c:	080091e0 	.word	0x080091e0
 8008260:	080091e6 	.word	0x080091e6
 8008264:	080091ea 	.word	0x080091ea
 8008268:	080060d5 	.word	0x080060d5
 800826c:	0800801b 	.word	0x0800801b

08008270 <__sflush_r>:
 8008270:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008276:	0716      	lsls	r6, r2, #28
 8008278:	4605      	mov	r5, r0
 800827a:	460c      	mov	r4, r1
 800827c:	d454      	bmi.n	8008328 <__sflush_r+0xb8>
 800827e:	684b      	ldr	r3, [r1, #4]
 8008280:	2b00      	cmp	r3, #0
 8008282:	dc02      	bgt.n	800828a <__sflush_r+0x1a>
 8008284:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008286:	2b00      	cmp	r3, #0
 8008288:	dd48      	ble.n	800831c <__sflush_r+0xac>
 800828a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800828c:	2e00      	cmp	r6, #0
 800828e:	d045      	beq.n	800831c <__sflush_r+0xac>
 8008290:	2300      	movs	r3, #0
 8008292:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008296:	682f      	ldr	r7, [r5, #0]
 8008298:	6a21      	ldr	r1, [r4, #32]
 800829a:	602b      	str	r3, [r5, #0]
 800829c:	d030      	beq.n	8008300 <__sflush_r+0x90>
 800829e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	0759      	lsls	r1, r3, #29
 80082a4:	d505      	bpl.n	80082b2 <__sflush_r+0x42>
 80082a6:	6863      	ldr	r3, [r4, #4]
 80082a8:	1ad2      	subs	r2, r2, r3
 80082aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80082ac:	b10b      	cbz	r3, 80082b2 <__sflush_r+0x42>
 80082ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80082b0:	1ad2      	subs	r2, r2, r3
 80082b2:	2300      	movs	r3, #0
 80082b4:	4628      	mov	r0, r5
 80082b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082b8:	6a21      	ldr	r1, [r4, #32]
 80082ba:	47b0      	blx	r6
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	d106      	bne.n	80082d0 <__sflush_r+0x60>
 80082c2:	6829      	ldr	r1, [r5, #0]
 80082c4:	291d      	cmp	r1, #29
 80082c6:	d82b      	bhi.n	8008320 <__sflush_r+0xb0>
 80082c8:	4a28      	ldr	r2, [pc, #160]	@ (800836c <__sflush_r+0xfc>)
 80082ca:	410a      	asrs	r2, r1
 80082cc:	07d6      	lsls	r6, r2, #31
 80082ce:	d427      	bmi.n	8008320 <__sflush_r+0xb0>
 80082d0:	2200      	movs	r2, #0
 80082d2:	6062      	str	r2, [r4, #4]
 80082d4:	6922      	ldr	r2, [r4, #16]
 80082d6:	04d9      	lsls	r1, r3, #19
 80082d8:	6022      	str	r2, [r4, #0]
 80082da:	d504      	bpl.n	80082e6 <__sflush_r+0x76>
 80082dc:	1c42      	adds	r2, r0, #1
 80082de:	d101      	bne.n	80082e4 <__sflush_r+0x74>
 80082e0:	682b      	ldr	r3, [r5, #0]
 80082e2:	b903      	cbnz	r3, 80082e6 <__sflush_r+0x76>
 80082e4:	6560      	str	r0, [r4, #84]	@ 0x54
 80082e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082e8:	602f      	str	r7, [r5, #0]
 80082ea:	b1b9      	cbz	r1, 800831c <__sflush_r+0xac>
 80082ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082f0:	4299      	cmp	r1, r3
 80082f2:	d002      	beq.n	80082fa <__sflush_r+0x8a>
 80082f4:	4628      	mov	r0, r5
 80082f6:	f7ff fab3 	bl	8007860 <_free_r>
 80082fa:	2300      	movs	r3, #0
 80082fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80082fe:	e00d      	b.n	800831c <__sflush_r+0xac>
 8008300:	2301      	movs	r3, #1
 8008302:	4628      	mov	r0, r5
 8008304:	47b0      	blx	r6
 8008306:	4602      	mov	r2, r0
 8008308:	1c50      	adds	r0, r2, #1
 800830a:	d1c9      	bne.n	80082a0 <__sflush_r+0x30>
 800830c:	682b      	ldr	r3, [r5, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d0c6      	beq.n	80082a0 <__sflush_r+0x30>
 8008312:	2b1d      	cmp	r3, #29
 8008314:	d001      	beq.n	800831a <__sflush_r+0xaa>
 8008316:	2b16      	cmp	r3, #22
 8008318:	d11d      	bne.n	8008356 <__sflush_r+0xe6>
 800831a:	602f      	str	r7, [r5, #0]
 800831c:	2000      	movs	r0, #0
 800831e:	e021      	b.n	8008364 <__sflush_r+0xf4>
 8008320:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008324:	b21b      	sxth	r3, r3
 8008326:	e01a      	b.n	800835e <__sflush_r+0xee>
 8008328:	690f      	ldr	r7, [r1, #16]
 800832a:	2f00      	cmp	r7, #0
 800832c:	d0f6      	beq.n	800831c <__sflush_r+0xac>
 800832e:	0793      	lsls	r3, r2, #30
 8008330:	bf18      	it	ne
 8008332:	2300      	movne	r3, #0
 8008334:	680e      	ldr	r6, [r1, #0]
 8008336:	bf08      	it	eq
 8008338:	694b      	ldreq	r3, [r1, #20]
 800833a:	1bf6      	subs	r6, r6, r7
 800833c:	600f      	str	r7, [r1, #0]
 800833e:	608b      	str	r3, [r1, #8]
 8008340:	2e00      	cmp	r6, #0
 8008342:	ddeb      	ble.n	800831c <__sflush_r+0xac>
 8008344:	4633      	mov	r3, r6
 8008346:	463a      	mov	r2, r7
 8008348:	4628      	mov	r0, r5
 800834a:	6a21      	ldr	r1, [r4, #32]
 800834c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008350:	47e0      	blx	ip
 8008352:	2800      	cmp	r0, #0
 8008354:	dc07      	bgt.n	8008366 <__sflush_r+0xf6>
 8008356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800835e:	f04f 30ff 	mov.w	r0, #4294967295
 8008362:	81a3      	strh	r3, [r4, #12]
 8008364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008366:	4407      	add	r7, r0
 8008368:	1a36      	subs	r6, r6, r0
 800836a:	e7e9      	b.n	8008340 <__sflush_r+0xd0>
 800836c:	dfbffffe 	.word	0xdfbffffe

08008370 <_fflush_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	690b      	ldr	r3, [r1, #16]
 8008374:	4605      	mov	r5, r0
 8008376:	460c      	mov	r4, r1
 8008378:	b913      	cbnz	r3, 8008380 <_fflush_r+0x10>
 800837a:	2500      	movs	r5, #0
 800837c:	4628      	mov	r0, r5
 800837e:	bd38      	pop	{r3, r4, r5, pc}
 8008380:	b118      	cbz	r0, 800838a <_fflush_r+0x1a>
 8008382:	6a03      	ldr	r3, [r0, #32]
 8008384:	b90b      	cbnz	r3, 800838a <_fflush_r+0x1a>
 8008386:	f7fe faef 	bl	8006968 <__sinit>
 800838a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d0f3      	beq.n	800837a <_fflush_r+0xa>
 8008392:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008394:	07d0      	lsls	r0, r2, #31
 8008396:	d404      	bmi.n	80083a2 <_fflush_r+0x32>
 8008398:	0599      	lsls	r1, r3, #22
 800839a:	d402      	bmi.n	80083a2 <_fflush_r+0x32>
 800839c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800839e:	f7fe fbfc 	bl	8006b9a <__retarget_lock_acquire_recursive>
 80083a2:	4628      	mov	r0, r5
 80083a4:	4621      	mov	r1, r4
 80083a6:	f7ff ff63 	bl	8008270 <__sflush_r>
 80083aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083ac:	4605      	mov	r5, r0
 80083ae:	07da      	lsls	r2, r3, #31
 80083b0:	d4e4      	bmi.n	800837c <_fflush_r+0xc>
 80083b2:	89a3      	ldrh	r3, [r4, #12]
 80083b4:	059b      	lsls	r3, r3, #22
 80083b6:	d4e1      	bmi.n	800837c <_fflush_r+0xc>
 80083b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083ba:	f7fe fbef 	bl	8006b9c <__retarget_lock_release_recursive>
 80083be:	e7dd      	b.n	800837c <_fflush_r+0xc>

080083c0 <__swbuf_r>:
 80083c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c2:	460e      	mov	r6, r1
 80083c4:	4614      	mov	r4, r2
 80083c6:	4605      	mov	r5, r0
 80083c8:	b118      	cbz	r0, 80083d2 <__swbuf_r+0x12>
 80083ca:	6a03      	ldr	r3, [r0, #32]
 80083cc:	b90b      	cbnz	r3, 80083d2 <__swbuf_r+0x12>
 80083ce:	f7fe facb 	bl	8006968 <__sinit>
 80083d2:	69a3      	ldr	r3, [r4, #24]
 80083d4:	60a3      	str	r3, [r4, #8]
 80083d6:	89a3      	ldrh	r3, [r4, #12]
 80083d8:	071a      	lsls	r2, r3, #28
 80083da:	d501      	bpl.n	80083e0 <__swbuf_r+0x20>
 80083dc:	6923      	ldr	r3, [r4, #16]
 80083de:	b943      	cbnz	r3, 80083f2 <__swbuf_r+0x32>
 80083e0:	4621      	mov	r1, r4
 80083e2:	4628      	mov	r0, r5
 80083e4:	f000 f82a 	bl	800843c <__swsetup_r>
 80083e8:	b118      	cbz	r0, 80083f2 <__swbuf_r+0x32>
 80083ea:	f04f 37ff 	mov.w	r7, #4294967295
 80083ee:	4638      	mov	r0, r7
 80083f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f2:	6823      	ldr	r3, [r4, #0]
 80083f4:	6922      	ldr	r2, [r4, #16]
 80083f6:	b2f6      	uxtb	r6, r6
 80083f8:	1a98      	subs	r0, r3, r2
 80083fa:	6963      	ldr	r3, [r4, #20]
 80083fc:	4637      	mov	r7, r6
 80083fe:	4283      	cmp	r3, r0
 8008400:	dc05      	bgt.n	800840e <__swbuf_r+0x4e>
 8008402:	4621      	mov	r1, r4
 8008404:	4628      	mov	r0, r5
 8008406:	f7ff ffb3 	bl	8008370 <_fflush_r>
 800840a:	2800      	cmp	r0, #0
 800840c:	d1ed      	bne.n	80083ea <__swbuf_r+0x2a>
 800840e:	68a3      	ldr	r3, [r4, #8]
 8008410:	3b01      	subs	r3, #1
 8008412:	60a3      	str	r3, [r4, #8]
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	1c5a      	adds	r2, r3, #1
 8008418:	6022      	str	r2, [r4, #0]
 800841a:	701e      	strb	r6, [r3, #0]
 800841c:	6962      	ldr	r2, [r4, #20]
 800841e:	1c43      	adds	r3, r0, #1
 8008420:	429a      	cmp	r2, r3
 8008422:	d004      	beq.n	800842e <__swbuf_r+0x6e>
 8008424:	89a3      	ldrh	r3, [r4, #12]
 8008426:	07db      	lsls	r3, r3, #31
 8008428:	d5e1      	bpl.n	80083ee <__swbuf_r+0x2e>
 800842a:	2e0a      	cmp	r6, #10
 800842c:	d1df      	bne.n	80083ee <__swbuf_r+0x2e>
 800842e:	4621      	mov	r1, r4
 8008430:	4628      	mov	r0, r5
 8008432:	f7ff ff9d 	bl	8008370 <_fflush_r>
 8008436:	2800      	cmp	r0, #0
 8008438:	d0d9      	beq.n	80083ee <__swbuf_r+0x2e>
 800843a:	e7d6      	b.n	80083ea <__swbuf_r+0x2a>

0800843c <__swsetup_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4b29      	ldr	r3, [pc, #164]	@ (80084e4 <__swsetup_r+0xa8>)
 8008440:	4605      	mov	r5, r0
 8008442:	6818      	ldr	r0, [r3, #0]
 8008444:	460c      	mov	r4, r1
 8008446:	b118      	cbz	r0, 8008450 <__swsetup_r+0x14>
 8008448:	6a03      	ldr	r3, [r0, #32]
 800844a:	b90b      	cbnz	r3, 8008450 <__swsetup_r+0x14>
 800844c:	f7fe fa8c 	bl	8006968 <__sinit>
 8008450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008454:	0719      	lsls	r1, r3, #28
 8008456:	d422      	bmi.n	800849e <__swsetup_r+0x62>
 8008458:	06da      	lsls	r2, r3, #27
 800845a:	d407      	bmi.n	800846c <__swsetup_r+0x30>
 800845c:	2209      	movs	r2, #9
 800845e:	602a      	str	r2, [r5, #0]
 8008460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008464:	f04f 30ff 	mov.w	r0, #4294967295
 8008468:	81a3      	strh	r3, [r4, #12]
 800846a:	e033      	b.n	80084d4 <__swsetup_r+0x98>
 800846c:	0758      	lsls	r0, r3, #29
 800846e:	d512      	bpl.n	8008496 <__swsetup_r+0x5a>
 8008470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008472:	b141      	cbz	r1, 8008486 <__swsetup_r+0x4a>
 8008474:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008478:	4299      	cmp	r1, r3
 800847a:	d002      	beq.n	8008482 <__swsetup_r+0x46>
 800847c:	4628      	mov	r0, r5
 800847e:	f7ff f9ef 	bl	8007860 <_free_r>
 8008482:	2300      	movs	r3, #0
 8008484:	6363      	str	r3, [r4, #52]	@ 0x34
 8008486:	89a3      	ldrh	r3, [r4, #12]
 8008488:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800848c:	81a3      	strh	r3, [r4, #12]
 800848e:	2300      	movs	r3, #0
 8008490:	6063      	str	r3, [r4, #4]
 8008492:	6923      	ldr	r3, [r4, #16]
 8008494:	6023      	str	r3, [r4, #0]
 8008496:	89a3      	ldrh	r3, [r4, #12]
 8008498:	f043 0308 	orr.w	r3, r3, #8
 800849c:	81a3      	strh	r3, [r4, #12]
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	b94b      	cbnz	r3, 80084b6 <__swsetup_r+0x7a>
 80084a2:	89a3      	ldrh	r3, [r4, #12]
 80084a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80084a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084ac:	d003      	beq.n	80084b6 <__swsetup_r+0x7a>
 80084ae:	4621      	mov	r1, r4
 80084b0:	4628      	mov	r0, r5
 80084b2:	f000 f8b0 	bl	8008616 <__smakebuf_r>
 80084b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ba:	f013 0201 	ands.w	r2, r3, #1
 80084be:	d00a      	beq.n	80084d6 <__swsetup_r+0x9a>
 80084c0:	2200      	movs	r2, #0
 80084c2:	60a2      	str	r2, [r4, #8]
 80084c4:	6962      	ldr	r2, [r4, #20]
 80084c6:	4252      	negs	r2, r2
 80084c8:	61a2      	str	r2, [r4, #24]
 80084ca:	6922      	ldr	r2, [r4, #16]
 80084cc:	b942      	cbnz	r2, 80084e0 <__swsetup_r+0xa4>
 80084ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084d2:	d1c5      	bne.n	8008460 <__swsetup_r+0x24>
 80084d4:	bd38      	pop	{r3, r4, r5, pc}
 80084d6:	0799      	lsls	r1, r3, #30
 80084d8:	bf58      	it	pl
 80084da:	6962      	ldrpl	r2, [r4, #20]
 80084dc:	60a2      	str	r2, [r4, #8]
 80084de:	e7f4      	b.n	80084ca <__swsetup_r+0x8e>
 80084e0:	2000      	movs	r0, #0
 80084e2:	e7f7      	b.n	80084d4 <__swsetup_r+0x98>
 80084e4:	20000078 	.word	0x20000078

080084e8 <memcpy>:
 80084e8:	440a      	add	r2, r1
 80084ea:	4291      	cmp	r1, r2
 80084ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80084f0:	d100      	bne.n	80084f4 <memcpy+0xc>
 80084f2:	4770      	bx	lr
 80084f4:	b510      	push	{r4, lr}
 80084f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084fa:	4291      	cmp	r1, r2
 80084fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008500:	d1f9      	bne.n	80084f6 <memcpy+0xe>
 8008502:	bd10      	pop	{r4, pc}

08008504 <__assert_func>:
 8008504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008506:	4614      	mov	r4, r2
 8008508:	461a      	mov	r2, r3
 800850a:	4b09      	ldr	r3, [pc, #36]	@ (8008530 <__assert_func+0x2c>)
 800850c:	4605      	mov	r5, r0
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68d8      	ldr	r0, [r3, #12]
 8008512:	b954      	cbnz	r4, 800852a <__assert_func+0x26>
 8008514:	4b07      	ldr	r3, [pc, #28]	@ (8008534 <__assert_func+0x30>)
 8008516:	461c      	mov	r4, r3
 8008518:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800851c:	9100      	str	r1, [sp, #0]
 800851e:	462b      	mov	r3, r5
 8008520:	4905      	ldr	r1, [pc, #20]	@ (8008538 <__assert_func+0x34>)
 8008522:	f000 f841 	bl	80085a8 <fiprintf>
 8008526:	f000 f8d5 	bl	80086d4 <abort>
 800852a:	4b04      	ldr	r3, [pc, #16]	@ (800853c <__assert_func+0x38>)
 800852c:	e7f4      	b.n	8008518 <__assert_func+0x14>
 800852e:	bf00      	nop
 8008530:	20000078 	.word	0x20000078
 8008534:	08009236 	.word	0x08009236
 8008538:	08009208 	.word	0x08009208
 800853c:	080091fb 	.word	0x080091fb

08008540 <_calloc_r>:
 8008540:	b570      	push	{r4, r5, r6, lr}
 8008542:	fba1 5402 	umull	r5, r4, r1, r2
 8008546:	b93c      	cbnz	r4, 8008558 <_calloc_r+0x18>
 8008548:	4629      	mov	r1, r5
 800854a:	f7fd fc99 	bl	8005e80 <_malloc_r>
 800854e:	4606      	mov	r6, r0
 8008550:	b928      	cbnz	r0, 800855e <_calloc_r+0x1e>
 8008552:	2600      	movs	r6, #0
 8008554:	4630      	mov	r0, r6
 8008556:	bd70      	pop	{r4, r5, r6, pc}
 8008558:	220c      	movs	r2, #12
 800855a:	6002      	str	r2, [r0, #0]
 800855c:	e7f9      	b.n	8008552 <_calloc_r+0x12>
 800855e:	462a      	mov	r2, r5
 8008560:	4621      	mov	r1, r4
 8008562:	f7fe fa8c 	bl	8006a7e <memset>
 8008566:	e7f5      	b.n	8008554 <_calloc_r+0x14>

08008568 <__ascii_mbtowc>:
 8008568:	b082      	sub	sp, #8
 800856a:	b901      	cbnz	r1, 800856e <__ascii_mbtowc+0x6>
 800856c:	a901      	add	r1, sp, #4
 800856e:	b142      	cbz	r2, 8008582 <__ascii_mbtowc+0x1a>
 8008570:	b14b      	cbz	r3, 8008586 <__ascii_mbtowc+0x1e>
 8008572:	7813      	ldrb	r3, [r2, #0]
 8008574:	600b      	str	r3, [r1, #0]
 8008576:	7812      	ldrb	r2, [r2, #0]
 8008578:	1e10      	subs	r0, r2, #0
 800857a:	bf18      	it	ne
 800857c:	2001      	movne	r0, #1
 800857e:	b002      	add	sp, #8
 8008580:	4770      	bx	lr
 8008582:	4610      	mov	r0, r2
 8008584:	e7fb      	b.n	800857e <__ascii_mbtowc+0x16>
 8008586:	f06f 0001 	mvn.w	r0, #1
 800858a:	e7f8      	b.n	800857e <__ascii_mbtowc+0x16>

0800858c <__ascii_wctomb>:
 800858c:	4603      	mov	r3, r0
 800858e:	4608      	mov	r0, r1
 8008590:	b141      	cbz	r1, 80085a4 <__ascii_wctomb+0x18>
 8008592:	2aff      	cmp	r2, #255	@ 0xff
 8008594:	d904      	bls.n	80085a0 <__ascii_wctomb+0x14>
 8008596:	228a      	movs	r2, #138	@ 0x8a
 8008598:	f04f 30ff 	mov.w	r0, #4294967295
 800859c:	601a      	str	r2, [r3, #0]
 800859e:	4770      	bx	lr
 80085a0:	2001      	movs	r0, #1
 80085a2:	700a      	strb	r2, [r1, #0]
 80085a4:	4770      	bx	lr
	...

080085a8 <fiprintf>:
 80085a8:	b40e      	push	{r1, r2, r3}
 80085aa:	b503      	push	{r0, r1, lr}
 80085ac:	4601      	mov	r1, r0
 80085ae:	ab03      	add	r3, sp, #12
 80085b0:	4805      	ldr	r0, [pc, #20]	@ (80085c8 <fiprintf+0x20>)
 80085b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b6:	6800      	ldr	r0, [r0, #0]
 80085b8:	9301      	str	r3, [sp, #4]
 80085ba:	f7ff fd41 	bl	8008040 <_vfiprintf_r>
 80085be:	b002      	add	sp, #8
 80085c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80085c4:	b003      	add	sp, #12
 80085c6:	4770      	bx	lr
 80085c8:	20000078 	.word	0x20000078

080085cc <__swhatbuf_r>:
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	460c      	mov	r4, r1
 80085d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085d4:	4615      	mov	r5, r2
 80085d6:	2900      	cmp	r1, #0
 80085d8:	461e      	mov	r6, r3
 80085da:	b096      	sub	sp, #88	@ 0x58
 80085dc:	da0c      	bge.n	80085f8 <__swhatbuf_r+0x2c>
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	2100      	movs	r1, #0
 80085e2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085e6:	bf14      	ite	ne
 80085e8:	2340      	movne	r3, #64	@ 0x40
 80085ea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085ee:	2000      	movs	r0, #0
 80085f0:	6031      	str	r1, [r6, #0]
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	b016      	add	sp, #88	@ 0x58
 80085f6:	bd70      	pop	{r4, r5, r6, pc}
 80085f8:	466a      	mov	r2, sp
 80085fa:	f000 f849 	bl	8008690 <_fstat_r>
 80085fe:	2800      	cmp	r0, #0
 8008600:	dbed      	blt.n	80085de <__swhatbuf_r+0x12>
 8008602:	9901      	ldr	r1, [sp, #4]
 8008604:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008608:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800860c:	4259      	negs	r1, r3
 800860e:	4159      	adcs	r1, r3
 8008610:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008614:	e7eb      	b.n	80085ee <__swhatbuf_r+0x22>

08008616 <__smakebuf_r>:
 8008616:	898b      	ldrh	r3, [r1, #12]
 8008618:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800861a:	079d      	lsls	r5, r3, #30
 800861c:	4606      	mov	r6, r0
 800861e:	460c      	mov	r4, r1
 8008620:	d507      	bpl.n	8008632 <__smakebuf_r+0x1c>
 8008622:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008626:	6023      	str	r3, [r4, #0]
 8008628:	6123      	str	r3, [r4, #16]
 800862a:	2301      	movs	r3, #1
 800862c:	6163      	str	r3, [r4, #20]
 800862e:	b003      	add	sp, #12
 8008630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008632:	466a      	mov	r2, sp
 8008634:	ab01      	add	r3, sp, #4
 8008636:	f7ff ffc9 	bl	80085cc <__swhatbuf_r>
 800863a:	9f00      	ldr	r7, [sp, #0]
 800863c:	4605      	mov	r5, r0
 800863e:	4639      	mov	r1, r7
 8008640:	4630      	mov	r0, r6
 8008642:	f7fd fc1d 	bl	8005e80 <_malloc_r>
 8008646:	b948      	cbnz	r0, 800865c <__smakebuf_r+0x46>
 8008648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800864c:	059a      	lsls	r2, r3, #22
 800864e:	d4ee      	bmi.n	800862e <__smakebuf_r+0x18>
 8008650:	f023 0303 	bic.w	r3, r3, #3
 8008654:	f043 0302 	orr.w	r3, r3, #2
 8008658:	81a3      	strh	r3, [r4, #12]
 800865a:	e7e2      	b.n	8008622 <__smakebuf_r+0xc>
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008666:	81a3      	strh	r3, [r4, #12]
 8008668:	9b01      	ldr	r3, [sp, #4]
 800866a:	6020      	str	r0, [r4, #0]
 800866c:	b15b      	cbz	r3, 8008686 <__smakebuf_r+0x70>
 800866e:	4630      	mov	r0, r6
 8008670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008674:	f000 f81e 	bl	80086b4 <_isatty_r>
 8008678:	b128      	cbz	r0, 8008686 <__smakebuf_r+0x70>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	f023 0303 	bic.w	r3, r3, #3
 8008680:	f043 0301 	orr.w	r3, r3, #1
 8008684:	81a3      	strh	r3, [r4, #12]
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	431d      	orrs	r5, r3
 800868a:	81a5      	strh	r5, [r4, #12]
 800868c:	e7cf      	b.n	800862e <__smakebuf_r+0x18>
	...

08008690 <_fstat_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	2300      	movs	r3, #0
 8008694:	4d06      	ldr	r5, [pc, #24]	@ (80086b0 <_fstat_r+0x20>)
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	4611      	mov	r1, r2
 800869c:	602b      	str	r3, [r5, #0]
 800869e:	f7f9 ff67 	bl	8002570 <_fstat>
 80086a2:	1c43      	adds	r3, r0, #1
 80086a4:	d102      	bne.n	80086ac <_fstat_r+0x1c>
 80086a6:	682b      	ldr	r3, [r5, #0]
 80086a8:	b103      	cbz	r3, 80086ac <_fstat_r+0x1c>
 80086aa:	6023      	str	r3, [r4, #0]
 80086ac:	bd38      	pop	{r3, r4, r5, pc}
 80086ae:	bf00      	nop
 80086b0:	20000a2c 	.word	0x20000a2c

080086b4 <_isatty_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	2300      	movs	r3, #0
 80086b8:	4d05      	ldr	r5, [pc, #20]	@ (80086d0 <_isatty_r+0x1c>)
 80086ba:	4604      	mov	r4, r0
 80086bc:	4608      	mov	r0, r1
 80086be:	602b      	str	r3, [r5, #0]
 80086c0:	f7f9 ff65 	bl	800258e <_isatty>
 80086c4:	1c43      	adds	r3, r0, #1
 80086c6:	d102      	bne.n	80086ce <_isatty_r+0x1a>
 80086c8:	682b      	ldr	r3, [r5, #0]
 80086ca:	b103      	cbz	r3, 80086ce <_isatty_r+0x1a>
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	20000a2c 	.word	0x20000a2c

080086d4 <abort>:
 80086d4:	2006      	movs	r0, #6
 80086d6:	b508      	push	{r3, lr}
 80086d8:	f000 f82c 	bl	8008734 <raise>
 80086dc:	2001      	movs	r0, #1
 80086de:	f7f9 fef8 	bl	80024d2 <_exit>

080086e2 <_raise_r>:
 80086e2:	291f      	cmp	r1, #31
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	4605      	mov	r5, r0
 80086e8:	460c      	mov	r4, r1
 80086ea:	d904      	bls.n	80086f6 <_raise_r+0x14>
 80086ec:	2316      	movs	r3, #22
 80086ee:	6003      	str	r3, [r0, #0]
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	bd38      	pop	{r3, r4, r5, pc}
 80086f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80086f8:	b112      	cbz	r2, 8008700 <_raise_r+0x1e>
 80086fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086fe:	b94b      	cbnz	r3, 8008714 <_raise_r+0x32>
 8008700:	4628      	mov	r0, r5
 8008702:	f000 f831 	bl	8008768 <_getpid_r>
 8008706:	4622      	mov	r2, r4
 8008708:	4601      	mov	r1, r0
 800870a:	4628      	mov	r0, r5
 800870c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008710:	f000 b818 	b.w	8008744 <_kill_r>
 8008714:	2b01      	cmp	r3, #1
 8008716:	d00a      	beq.n	800872e <_raise_r+0x4c>
 8008718:	1c59      	adds	r1, r3, #1
 800871a:	d103      	bne.n	8008724 <_raise_r+0x42>
 800871c:	2316      	movs	r3, #22
 800871e:	6003      	str	r3, [r0, #0]
 8008720:	2001      	movs	r0, #1
 8008722:	e7e7      	b.n	80086f4 <_raise_r+0x12>
 8008724:	2100      	movs	r1, #0
 8008726:	4620      	mov	r0, r4
 8008728:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800872c:	4798      	blx	r3
 800872e:	2000      	movs	r0, #0
 8008730:	e7e0      	b.n	80086f4 <_raise_r+0x12>
	...

08008734 <raise>:
 8008734:	4b02      	ldr	r3, [pc, #8]	@ (8008740 <raise+0xc>)
 8008736:	4601      	mov	r1, r0
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	f7ff bfd2 	b.w	80086e2 <_raise_r>
 800873e:	bf00      	nop
 8008740:	20000078 	.word	0x20000078

08008744 <_kill_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	2300      	movs	r3, #0
 8008748:	4d06      	ldr	r5, [pc, #24]	@ (8008764 <_kill_r+0x20>)
 800874a:	4604      	mov	r4, r0
 800874c:	4608      	mov	r0, r1
 800874e:	4611      	mov	r1, r2
 8008750:	602b      	str	r3, [r5, #0]
 8008752:	f7f9 feae 	bl	80024b2 <_kill>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	d102      	bne.n	8008760 <_kill_r+0x1c>
 800875a:	682b      	ldr	r3, [r5, #0]
 800875c:	b103      	cbz	r3, 8008760 <_kill_r+0x1c>
 800875e:	6023      	str	r3, [r4, #0]
 8008760:	bd38      	pop	{r3, r4, r5, pc}
 8008762:	bf00      	nop
 8008764:	20000a2c 	.word	0x20000a2c

08008768 <_getpid_r>:
 8008768:	f7f9 be9c 	b.w	80024a4 <_getpid>

0800876c <log>:
 800876c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800876e:	4604      	mov	r4, r0
 8008770:	460d      	mov	r5, r1
 8008772:	f000 f835 	bl	80087e0 <__ieee754_log>
 8008776:	4622      	mov	r2, r4
 8008778:	4606      	mov	r6, r0
 800877a:	460f      	mov	r7, r1
 800877c:	462b      	mov	r3, r5
 800877e:	4620      	mov	r0, r4
 8008780:	4629      	mov	r1, r5
 8008782:	f7f8 f97f 	bl	8000a84 <__aeabi_dcmpun>
 8008786:	b998      	cbnz	r0, 80087b0 <log+0x44>
 8008788:	2200      	movs	r2, #0
 800878a:	2300      	movs	r3, #0
 800878c:	4620      	mov	r0, r4
 800878e:	4629      	mov	r1, r5
 8008790:	f7f8 f96e 	bl	8000a70 <__aeabi_dcmpgt>
 8008794:	b960      	cbnz	r0, 80087b0 <log+0x44>
 8008796:	2200      	movs	r2, #0
 8008798:	2300      	movs	r3, #0
 800879a:	4620      	mov	r0, r4
 800879c:	4629      	mov	r1, r5
 800879e:	f7f8 f93f 	bl	8000a20 <__aeabi_dcmpeq>
 80087a2:	b140      	cbz	r0, 80087b6 <log+0x4a>
 80087a4:	f7fe f9ce 	bl	8006b44 <__errno>
 80087a8:	2322      	movs	r3, #34	@ 0x22
 80087aa:	2600      	movs	r6, #0
 80087ac:	4f06      	ldr	r7, [pc, #24]	@ (80087c8 <log+0x5c>)
 80087ae:	6003      	str	r3, [r0, #0]
 80087b0:	4630      	mov	r0, r6
 80087b2:	4639      	mov	r1, r7
 80087b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087b6:	f7fe f9c5 	bl	8006b44 <__errno>
 80087ba:	2321      	movs	r3, #33	@ 0x21
 80087bc:	6003      	str	r3, [r0, #0]
 80087be:	4803      	ldr	r0, [pc, #12]	@ (80087cc <log+0x60>)
 80087c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087c4:	f000 b804 	b.w	80087d0 <nan>
 80087c8:	fff00000 	.word	0xfff00000
 80087cc:	08009236 	.word	0x08009236

080087d0 <nan>:
 80087d0:	2000      	movs	r0, #0
 80087d2:	4901      	ldr	r1, [pc, #4]	@ (80087d8 <nan+0x8>)
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	7ff80000 	.word	0x7ff80000
 80087dc:	00000000 	.word	0x00000000

080087e0 <__ieee754_log>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80087e8:	4602      	mov	r2, r0
 80087ea:	460b      	mov	r3, r1
 80087ec:	460d      	mov	r5, r1
 80087ee:	b087      	sub	sp, #28
 80087f0:	da24      	bge.n	800883c <__ieee754_log+0x5c>
 80087f2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80087f6:	4304      	orrs	r4, r0
 80087f8:	d108      	bne.n	800880c <__ieee754_log+0x2c>
 80087fa:	2200      	movs	r2, #0
 80087fc:	2300      	movs	r3, #0
 80087fe:	2000      	movs	r0, #0
 8008800:	49cb      	ldr	r1, [pc, #812]	@ (8008b30 <__ieee754_log+0x350>)
 8008802:	f7f7 ffcf 	bl	80007a4 <__aeabi_ddiv>
 8008806:	b007      	add	sp, #28
 8008808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880c:	2900      	cmp	r1, #0
 800880e:	da04      	bge.n	800881a <__ieee754_log+0x3a>
 8008810:	f7f7 fce6 	bl	80001e0 <__aeabi_dsub>
 8008814:	2200      	movs	r2, #0
 8008816:	2300      	movs	r3, #0
 8008818:	e7f3      	b.n	8008802 <__ieee754_log+0x22>
 800881a:	2200      	movs	r2, #0
 800881c:	4bc5      	ldr	r3, [pc, #788]	@ (8008b34 <__ieee754_log+0x354>)
 800881e:	f7f7 fe97 	bl	8000550 <__aeabi_dmul>
 8008822:	460b      	mov	r3, r1
 8008824:	460d      	mov	r5, r1
 8008826:	4602      	mov	r2, r0
 8008828:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800882c:	48c2      	ldr	r0, [pc, #776]	@ (8008b38 <__ieee754_log+0x358>)
 800882e:	4285      	cmp	r5, r0
 8008830:	dd06      	ble.n	8008840 <__ieee754_log+0x60>
 8008832:	4610      	mov	r0, r2
 8008834:	4619      	mov	r1, r3
 8008836:	f7f7 fcd5 	bl	80001e4 <__adddf3>
 800883a:	e7e4      	b.n	8008806 <__ieee754_log+0x26>
 800883c:	2100      	movs	r1, #0
 800883e:	e7f5      	b.n	800882c <__ieee754_log+0x4c>
 8008840:	152c      	asrs	r4, r5, #20
 8008842:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8008846:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800884a:	440c      	add	r4, r1
 800884c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8008850:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8008854:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8008858:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800885c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8008860:	ea41 0305 	orr.w	r3, r1, r5
 8008864:	4610      	mov	r0, r2
 8008866:	4619      	mov	r1, r3
 8008868:	2200      	movs	r2, #0
 800886a:	4bb4      	ldr	r3, [pc, #720]	@ (8008b3c <__ieee754_log+0x35c>)
 800886c:	f7f7 fcb8 	bl	80001e0 <__aeabi_dsub>
 8008870:	1cab      	adds	r3, r5, #2
 8008872:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008876:	2b02      	cmp	r3, #2
 8008878:	4682      	mov	sl, r0
 800887a:	468b      	mov	fp, r1
 800887c:	f04f 0200 	mov.w	r2, #0
 8008880:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8008884:	dc53      	bgt.n	800892e <__ieee754_log+0x14e>
 8008886:	2300      	movs	r3, #0
 8008888:	f7f8 f8ca 	bl	8000a20 <__aeabi_dcmpeq>
 800888c:	b1d0      	cbz	r0, 80088c4 <__ieee754_log+0xe4>
 800888e:	2c00      	cmp	r4, #0
 8008890:	f000 8120 	beq.w	8008ad4 <__ieee754_log+0x2f4>
 8008894:	4620      	mov	r0, r4
 8008896:	f7f7 fdf1 	bl	800047c <__aeabi_i2d>
 800889a:	a391      	add	r3, pc, #580	@ (adr r3, 8008ae0 <__ieee754_log+0x300>)
 800889c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a0:	4606      	mov	r6, r0
 80088a2:	460f      	mov	r7, r1
 80088a4:	f7f7 fe54 	bl	8000550 <__aeabi_dmul>
 80088a8:	a38f      	add	r3, pc, #572	@ (adr r3, 8008ae8 <__ieee754_log+0x308>)
 80088aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ae:	4604      	mov	r4, r0
 80088b0:	460d      	mov	r5, r1
 80088b2:	4630      	mov	r0, r6
 80088b4:	4639      	mov	r1, r7
 80088b6:	f7f7 fe4b 	bl	8000550 <__aeabi_dmul>
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	4620      	mov	r0, r4
 80088c0:	4629      	mov	r1, r5
 80088c2:	e7b8      	b.n	8008836 <__ieee754_log+0x56>
 80088c4:	a38a      	add	r3, pc, #552	@ (adr r3, 8008af0 <__ieee754_log+0x310>)
 80088c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ca:	4650      	mov	r0, sl
 80088cc:	4659      	mov	r1, fp
 80088ce:	f7f7 fe3f 	bl	8000550 <__aeabi_dmul>
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	2000      	movs	r0, #0
 80088d8:	4999      	ldr	r1, [pc, #612]	@ (8008b40 <__ieee754_log+0x360>)
 80088da:	f7f7 fc81 	bl	80001e0 <__aeabi_dsub>
 80088de:	4652      	mov	r2, sl
 80088e0:	4606      	mov	r6, r0
 80088e2:	460f      	mov	r7, r1
 80088e4:	465b      	mov	r3, fp
 80088e6:	4650      	mov	r0, sl
 80088e8:	4659      	mov	r1, fp
 80088ea:	f7f7 fe31 	bl	8000550 <__aeabi_dmul>
 80088ee:	4602      	mov	r2, r0
 80088f0:	460b      	mov	r3, r1
 80088f2:	4630      	mov	r0, r6
 80088f4:	4639      	mov	r1, r7
 80088f6:	f7f7 fe2b 	bl	8000550 <__aeabi_dmul>
 80088fa:	4606      	mov	r6, r0
 80088fc:	460f      	mov	r7, r1
 80088fe:	b914      	cbnz	r4, 8008906 <__ieee754_log+0x126>
 8008900:	4632      	mov	r2, r6
 8008902:	463b      	mov	r3, r7
 8008904:	e0a0      	b.n	8008a48 <__ieee754_log+0x268>
 8008906:	4620      	mov	r0, r4
 8008908:	f7f7 fdb8 	bl	800047c <__aeabi_i2d>
 800890c:	a374      	add	r3, pc, #464	@ (adr r3, 8008ae0 <__ieee754_log+0x300>)
 800890e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008912:	4680      	mov	r8, r0
 8008914:	4689      	mov	r9, r1
 8008916:	f7f7 fe1b 	bl	8000550 <__aeabi_dmul>
 800891a:	a373      	add	r3, pc, #460	@ (adr r3, 8008ae8 <__ieee754_log+0x308>)
 800891c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008920:	4604      	mov	r4, r0
 8008922:	460d      	mov	r5, r1
 8008924:	4640      	mov	r0, r8
 8008926:	4649      	mov	r1, r9
 8008928:	f7f7 fe12 	bl	8000550 <__aeabi_dmul>
 800892c:	e0a5      	b.n	8008a7a <__ieee754_log+0x29a>
 800892e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008932:	f7f7 fc57 	bl	80001e4 <__adddf3>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4650      	mov	r0, sl
 800893c:	4659      	mov	r1, fp
 800893e:	f7f7 ff31 	bl	80007a4 <__aeabi_ddiv>
 8008942:	e9cd 0100 	strd	r0, r1, [sp]
 8008946:	4620      	mov	r0, r4
 8008948:	f7f7 fd98 	bl	800047c <__aeabi_i2d>
 800894c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008954:	4610      	mov	r0, r2
 8008956:	4619      	mov	r1, r3
 8008958:	f7f7 fdfa 	bl	8000550 <__aeabi_dmul>
 800895c:	4602      	mov	r2, r0
 800895e:	460b      	mov	r3, r1
 8008960:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008964:	f7f7 fdf4 	bl	8000550 <__aeabi_dmul>
 8008968:	a363      	add	r3, pc, #396	@ (adr r3, 8008af8 <__ieee754_log+0x318>)
 800896a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896e:	4680      	mov	r8, r0
 8008970:	4689      	mov	r9, r1
 8008972:	f7f7 fded 	bl	8000550 <__aeabi_dmul>
 8008976:	a362      	add	r3, pc, #392	@ (adr r3, 8008b00 <__ieee754_log+0x320>)
 8008978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897c:	f7f7 fc32 	bl	80001e4 <__adddf3>
 8008980:	4642      	mov	r2, r8
 8008982:	464b      	mov	r3, r9
 8008984:	f7f7 fde4 	bl	8000550 <__aeabi_dmul>
 8008988:	a35f      	add	r3, pc, #380	@ (adr r3, 8008b08 <__ieee754_log+0x328>)
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	f7f7 fc29 	bl	80001e4 <__adddf3>
 8008992:	4642      	mov	r2, r8
 8008994:	464b      	mov	r3, r9
 8008996:	f7f7 fddb 	bl	8000550 <__aeabi_dmul>
 800899a:	a35d      	add	r3, pc, #372	@ (adr r3, 8008b10 <__ieee754_log+0x330>)
 800899c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a0:	f7f7 fc20 	bl	80001e4 <__adddf3>
 80089a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089a8:	f7f7 fdd2 	bl	8000550 <__aeabi_dmul>
 80089ac:	a35a      	add	r3, pc, #360	@ (adr r3, 8008b18 <__ieee754_log+0x338>)
 80089ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089b6:	4640      	mov	r0, r8
 80089b8:	4649      	mov	r1, r9
 80089ba:	f7f7 fdc9 	bl	8000550 <__aeabi_dmul>
 80089be:	a358      	add	r3, pc, #352	@ (adr r3, 8008b20 <__ieee754_log+0x340>)
 80089c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c4:	f7f7 fc0e 	bl	80001e4 <__adddf3>
 80089c8:	4642      	mov	r2, r8
 80089ca:	464b      	mov	r3, r9
 80089cc:	f7f7 fdc0 	bl	8000550 <__aeabi_dmul>
 80089d0:	a355      	add	r3, pc, #340	@ (adr r3, 8008b28 <__ieee754_log+0x348>)
 80089d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d6:	f7f7 fc05 	bl	80001e4 <__adddf3>
 80089da:	4642      	mov	r2, r8
 80089dc:	464b      	mov	r3, r9
 80089de:	f7f7 fdb7 	bl	8000550 <__aeabi_dmul>
 80089e2:	4602      	mov	r2, r0
 80089e4:	460b      	mov	r3, r1
 80089e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ea:	f7f7 fbfb 	bl	80001e4 <__adddf3>
 80089ee:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80089f2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80089f6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80089fa:	3551      	adds	r5, #81	@ 0x51
 80089fc:	4335      	orrs	r5, r6
 80089fe:	2d00      	cmp	r5, #0
 8008a00:	4680      	mov	r8, r0
 8008a02:	4689      	mov	r9, r1
 8008a04:	dd48      	ble.n	8008a98 <__ieee754_log+0x2b8>
 8008a06:	2200      	movs	r2, #0
 8008a08:	4b4d      	ldr	r3, [pc, #308]	@ (8008b40 <__ieee754_log+0x360>)
 8008a0a:	4650      	mov	r0, sl
 8008a0c:	4659      	mov	r1, fp
 8008a0e:	f7f7 fd9f 	bl	8000550 <__aeabi_dmul>
 8008a12:	4652      	mov	r2, sl
 8008a14:	465b      	mov	r3, fp
 8008a16:	f7f7 fd9b 	bl	8000550 <__aeabi_dmul>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	4606      	mov	r6, r0
 8008a20:	460f      	mov	r7, r1
 8008a22:	4640      	mov	r0, r8
 8008a24:	4649      	mov	r1, r9
 8008a26:	f7f7 fbdd 	bl	80001e4 <__adddf3>
 8008a2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a2e:	f7f7 fd8f 	bl	8000550 <__aeabi_dmul>
 8008a32:	4680      	mov	r8, r0
 8008a34:	4689      	mov	r9, r1
 8008a36:	b964      	cbnz	r4, 8008a52 <__ieee754_log+0x272>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	4630      	mov	r0, r6
 8008a3e:	4639      	mov	r1, r7
 8008a40:	f7f7 fbce 	bl	80001e0 <__aeabi_dsub>
 8008a44:	4602      	mov	r2, r0
 8008a46:	460b      	mov	r3, r1
 8008a48:	4650      	mov	r0, sl
 8008a4a:	4659      	mov	r1, fp
 8008a4c:	f7f7 fbc8 	bl	80001e0 <__aeabi_dsub>
 8008a50:	e6d9      	b.n	8008806 <__ieee754_log+0x26>
 8008a52:	a323      	add	r3, pc, #140	@ (adr r3, 8008ae0 <__ieee754_log+0x300>)
 8008a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a5c:	f7f7 fd78 	bl	8000550 <__aeabi_dmul>
 8008a60:	a321      	add	r3, pc, #132	@ (adr r3, 8008ae8 <__ieee754_log+0x308>)
 8008a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a66:	4604      	mov	r4, r0
 8008a68:	460d      	mov	r5, r1
 8008a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a6e:	f7f7 fd6f 	bl	8000550 <__aeabi_dmul>
 8008a72:	4642      	mov	r2, r8
 8008a74:	464b      	mov	r3, r9
 8008a76:	f7f7 fbb5 	bl	80001e4 <__adddf3>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	4630      	mov	r0, r6
 8008a80:	4639      	mov	r1, r7
 8008a82:	f7f7 fbad 	bl	80001e0 <__aeabi_dsub>
 8008a86:	4652      	mov	r2, sl
 8008a88:	465b      	mov	r3, fp
 8008a8a:	f7f7 fba9 	bl	80001e0 <__aeabi_dsub>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	460b      	mov	r3, r1
 8008a92:	4620      	mov	r0, r4
 8008a94:	4629      	mov	r1, r5
 8008a96:	e7d9      	b.n	8008a4c <__ieee754_log+0x26c>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4650      	mov	r0, sl
 8008a9e:	4659      	mov	r1, fp
 8008aa0:	f7f7 fb9e 	bl	80001e0 <__aeabi_dsub>
 8008aa4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008aa8:	f7f7 fd52 	bl	8000550 <__aeabi_dmul>
 8008aac:	4606      	mov	r6, r0
 8008aae:	460f      	mov	r7, r1
 8008ab0:	2c00      	cmp	r4, #0
 8008ab2:	f43f af25 	beq.w	8008900 <__ieee754_log+0x120>
 8008ab6:	a30a      	add	r3, pc, #40	@ (adr r3, 8008ae0 <__ieee754_log+0x300>)
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ac0:	f7f7 fd46 	bl	8000550 <__aeabi_dmul>
 8008ac4:	a308      	add	r3, pc, #32	@ (adr r3, 8008ae8 <__ieee754_log+0x308>)
 8008ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aca:	4604      	mov	r4, r0
 8008acc:	460d      	mov	r5, r1
 8008ace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad2:	e729      	b.n	8008928 <__ieee754_log+0x148>
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	e695      	b.n	8008806 <__ieee754_log+0x26>
 8008ada:	bf00      	nop
 8008adc:	f3af 8000 	nop.w
 8008ae0:	fee00000 	.word	0xfee00000
 8008ae4:	3fe62e42 	.word	0x3fe62e42
 8008ae8:	35793c76 	.word	0x35793c76
 8008aec:	3dea39ef 	.word	0x3dea39ef
 8008af0:	55555555 	.word	0x55555555
 8008af4:	3fd55555 	.word	0x3fd55555
 8008af8:	df3e5244 	.word	0xdf3e5244
 8008afc:	3fc2f112 	.word	0x3fc2f112
 8008b00:	96cb03de 	.word	0x96cb03de
 8008b04:	3fc74664 	.word	0x3fc74664
 8008b08:	94229359 	.word	0x94229359
 8008b0c:	3fd24924 	.word	0x3fd24924
 8008b10:	55555593 	.word	0x55555593
 8008b14:	3fe55555 	.word	0x3fe55555
 8008b18:	d078c69f 	.word	0xd078c69f
 8008b1c:	3fc39a09 	.word	0x3fc39a09
 8008b20:	1d8e78af 	.word	0x1d8e78af
 8008b24:	3fcc71c5 	.word	0x3fcc71c5
 8008b28:	9997fa04 	.word	0x9997fa04
 8008b2c:	3fd99999 	.word	0x3fd99999
 8008b30:	c3500000 	.word	0xc3500000
 8008b34:	43500000 	.word	0x43500000
 8008b38:	7fefffff 	.word	0x7fefffff
 8008b3c:	3ff00000 	.word	0x3ff00000
 8008b40:	3fe00000 	.word	0x3fe00000

08008b44 <_init>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	bf00      	nop
 8008b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4a:	bc08      	pop	{r3}
 8008b4c:	469e      	mov	lr, r3
 8008b4e:	4770      	bx	lr

08008b50 <_fini>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	bf00      	nop
 8008b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b56:	bc08      	pop	{r3}
 8008b58:	469e      	mov	lr, r3
 8008b5a:	4770      	bx	lr
