Timing Analyzer report for Uart1
Sun Aug 17 15:18:47 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Uart1                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 262.61 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.808 ; -109.283           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.401 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -85.240                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.808 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.725      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.800 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.717      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.686 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.603      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.651 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.570      ;
; -2.651 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.570      ;
; -2.651 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.570      ;
; -2.651 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.570      ;
; -2.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.562      ;
; -2.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.562      ;
; -2.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.562      ;
; -2.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.562      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.618 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.535      ;
; -2.562 ; cnt[10]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.479      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.552 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.469      ;
; -2.532 ; cnt[17]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.449      ;
; -2.529 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.448      ;
; -2.529 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.448      ;
; -2.529 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.448      ;
; -2.529 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.448      ;
; -2.526 ; cnt[12]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.443      ;
; -2.520 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.439      ;
; -2.520 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.439      ;
; -2.520 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.439      ;
; -2.520 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.439      ;
; -2.518 ; cnt[18]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.435      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.501 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.418      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.413      ;
; -2.488 ; cnt[0]                                      ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.083     ; 3.403      ;
; -2.461 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.380      ;
; -2.461 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.380      ;
; -2.461 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.380      ;
; -2.461 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.079     ; 3.380      ;
; -2.441 ; cnt[1]                                      ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.083     ; 3.356      ;
; -2.414 ; cnt[15]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.331      ;
; -2.413 ; cnt[10]                                     ; cnt[13]                                     ; clk          ; clk         ; 1.000        ; -0.081     ; 3.330      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; data_send_cnt[0]                               ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.425 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.098      ; 0.709      ;
; 0.441 ; data_send_cnt[7]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.709      ;
; 0.480 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.747      ;
; 0.480 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.747      ;
; 0.480 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.747      ;
; 0.481 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.748      ;
; 0.510 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.239      ;
; 0.531 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.228      ;
; 0.550 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.247      ;
; 0.639 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.368      ;
; 0.641 ; cnt[7]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; cnt[6]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.100      ; 0.928      ;
; 0.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.913      ;
; 0.648 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; cnt[4]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.916      ;
; 0.650 ; cnt[3]                                         ; cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.917      ;
; 0.655 ; data_send_cnt[2]                               ; data_send_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; cnt[11]                                        ; cnt[11]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; cnt[9]                                         ; cnt[9]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; data_send_cnt[3]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; cnt[14]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; cnt[12]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; cnt[1]                                         ; cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; data_send_cnt[6]                               ; data_send_cnt[6]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; data_send_cnt[4]                               ; data_send_cnt[4]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.355      ;
; 0.659 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; cnt[10]                                        ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.388      ;
; 0.661 ; data_send_cnt[5]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.929      ;
; 0.662 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.929      ;
; 0.666 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.933      ;
; 0.668 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.668 ; cnt[2]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.935      ;
; 0.672 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.369      ;
; 0.674 ; data_send_cnt[1]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.942      ;
; 0.705 ; cnt[0]                                         ; cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.972      ;
; 0.709 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.976      ;
; 0.712 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.712 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.735 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.002      ;
; 0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.474      ;
; 0.763 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.492      ;
; 0.775 ; data_send_cnt[4]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.775 ; data_send_cnt[1]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.788 ; data_send_cnt[7]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.788 ; cnt[18]                                        ; cnt[18]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.789 ; data_send_cnt[2]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.807 ; data_send_cnt[0]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.074      ;
; 0.817 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.084      ;
; 0.825 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.092      ;
; 0.826 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.093      ;
; 0.858 ; cnt[2]                                         ; send_go                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 1.126      ;
; 0.866 ; data_send_cnt[0]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.134      ;
; 0.870 ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[6] ; uart_tx_byte:uart_tx_byte_inst2|uart_tx        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.137      ;
; 0.871 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.600      ;
; 0.886 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.543      ; 1.615      ;
; 0.942 ; send_go                                        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.084      ; 1.212      ;
; 0.945 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.212      ;
; 0.947 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.079      ; 1.212      ;
; 0.958 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.224      ;
; 0.960 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; cnt[5]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.229      ;
; 0.965 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.662      ;
; 0.967 ; cnt[3]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.234      ;
; 0.968 ; cnt[6]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.235      ;
; 0.970 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.511      ; 1.668      ;
; 0.973 ; data_send_cnt[2]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; cnt[11]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; cnt[9]                                         ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; cnt[1]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; data_send_cnt[6]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.243      ;
; 0.975 ; cnt[13]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; data_send_cnt[4]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.243      ;
; 0.975 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; data_send_cnt[3]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[3] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.247      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 284.66 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.513 ; -94.287           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.353 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -85.240                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.513 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.439      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.508 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.434      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.405 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.331      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.397 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.323      ;
; -2.362 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.289      ;
; -2.362 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.289      ;
; -2.362 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.289      ;
; -2.362 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.289      ;
; -2.357 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.284      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.353 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.279      ;
; -2.271 ; cnt[10]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.198      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.263 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.189      ;
; -2.254 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.181      ;
; -2.254 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.181      ;
; -2.254 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.181      ;
; -2.254 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.181      ;
; -2.246 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.173      ;
; -2.246 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.173      ;
; -2.246 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.173      ;
; -2.246 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.173      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.244 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.170      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.243 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.169      ;
; -2.242 ; cnt[12]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.169      ;
; -2.202 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; cnt[18]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.129      ;
; -2.199 ; cnt[17]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.126      ;
; -2.140 ; cnt[10]                                     ; cnt[13]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.067      ;
; -2.139 ; cnt[10]                                     ; cnt[16]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.066      ;
; -2.139 ; cnt[10]                                     ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.066      ;
; -2.139 ; cnt[10]                                     ; cnt[15]                                     ; clk          ; clk         ; 1.000        ; -0.072     ; 3.066      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; data_send_cnt[0]                               ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.608      ;
; 0.384 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.643      ;
; 0.399 ; data_send_cnt[7]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.643      ;
; 0.433 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.677      ;
; 0.433 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.677      ;
; 0.433 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.677      ;
; 0.442 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.686      ;
; 0.452 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.121      ;
; 0.482 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.121      ;
; 0.496 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.135      ;
; 0.565 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.234      ;
; 0.583 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.252      ;
; 0.586 ; cnt[6]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; cnt[7]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.089      ; 0.847      ;
; 0.588 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.231      ;
; 0.594 ; cnt[4]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; cnt[3]                                         ; cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.838      ;
; 0.599 ; data_send_cnt[2]                               ; data_send_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; data_send_cnt[3]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; cnt[14]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; cnt[12]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; cnt[9]                                         ; cnt[9]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; cnt[11]                                        ; cnt[11]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; cnt[1]                                         ; cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.241      ;
; 0.603 ; data_send_cnt[6]                               ; data_send_cnt[6]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; data_send_cnt[4]                               ; data_send_cnt[4]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; cnt[10]                                        ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; data_send_cnt[5]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.608 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.852      ;
; 0.610 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; cnt[2]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.854      ;
; 0.619 ; data_send_cnt[1]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.863      ;
; 0.644 ; cnt[0]                                         ; cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.887      ;
; 0.649 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.893      ;
; 0.651 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.895      ;
; 0.652 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.659 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.328      ;
; 0.672 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.916      ;
; 0.673 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.342      ;
; 0.711 ; cnt[18]                                        ; cnt[18]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.725 ; data_send_cnt[4]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.725 ; data_send_cnt[1]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.968      ;
; 0.732 ; data_send_cnt[7]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.733 ; data_send_cnt[2]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.753 ; data_send_cnt[0]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.996      ;
; 0.758 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.002      ;
; 0.758 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.002      ;
; 0.766 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.010      ;
; 0.766 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.010      ;
; 0.769 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.438      ;
; 0.780 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.498      ; 1.449      ;
; 0.786 ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[6] ; uart_tx_byte:uart_tx_byte_inst2|uart_tx        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.030      ;
; 0.788 ; data_send_cnt[0]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.032      ;
; 0.789 ; cnt[2]                                         ; send_go                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.033      ;
; 0.861 ; send_go                                        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.076      ; 1.108      ;
; 0.865 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.071      ; 1.107      ;
; 0.869 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.113      ;
; 0.871 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.115      ;
; 0.874 ; cnt[6]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; cnt[5]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.517      ;
; 0.878 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.122      ;
; 0.880 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.124      ;
; 0.882 ; cnt[3]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.125      ;
; 0.882 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.521      ;
; 0.885 ; data_send_cnt[2]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; cnt[9]                                         ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; data_send_cnt[3]                               ; data_send_cnt[4]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; cnt[11]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; cnt[1]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; data_send_cnt[6]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; cnt[13]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; data_send_cnt[4]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.135      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.809 ; -23.604           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -70.926                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.809 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.754      ;
; -0.765 ; cnt[17]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.710      ;
; -0.761 ; cnt[18]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.706      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.745 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.690      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.744 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.689      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.741 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.686      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.722 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.667      ;
; -0.716 ; cnt[17]                                     ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.661      ;
; -0.716 ; cnt[17]                                     ; cnt[15]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.661      ;
; -0.716 ; cnt[17]                                     ; cnt[13]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.661      ;
; -0.715 ; cnt[17]                                     ; cnt[16]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.660      ;
; -0.712 ; cnt[18]                                     ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.657      ;
; -0.712 ; cnt[18]                                     ; cnt[15]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.657      ;
; -0.712 ; cnt[18]                                     ; cnt[13]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.657      ;
; -0.711 ; cnt[1]                                      ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; cnt[18]                                     ; cnt[16]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.656      ;
; -0.709 ; cnt[0]                                      ; cnt[17]                                     ; clk          ; clk         ; 1.000        ; -0.044     ; 1.652      ;
; -0.700 ; cnt[15]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.645      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.696 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.641      ;
; -0.682 ; cnt[10]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.627      ;
; -0.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.622      ;
; -0.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.622      ;
; -0.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.622      ;
; -0.677 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.622      ;
; -0.676 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.621      ;
; -0.676 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.621      ;
; -0.676 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.621      ;
; -0.676 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.621      ;
; -0.668 ; cnt[12]                                     ; cnt[18]                                     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.613      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.665 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.610      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
; -0.657 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17] ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 1.602      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; data_send_cnt[0]                               ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.314      ;
; 0.191 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.325      ;
; 0.199 ; data_send_cnt[7]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.325      ;
; 0.217 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.344      ;
; 0.219 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.346      ;
; 0.221 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.348      ;
; 0.222 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[0]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.349      ;
; 0.237 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.577      ;
; 0.240 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.244      ; 0.568      ;
; 0.253 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.244      ; 0.581      ;
; 0.290 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; cnt[7]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; cnt[6]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.051      ; 0.428      ;
; 0.294 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.296 ; cnt[3]                                         ; cnt[3]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.422      ;
; 0.298 ; cnt[4]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; data_send_cnt[2]                               ; data_send_cnt[2]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; cnt[9]                                         ; cnt[9]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; cnt[1]                                         ; cnt[1]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; data_send_cnt[4]                               ; data_send_cnt[4]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; data_send_cnt[3]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cnt[14]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cnt[12]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cnt[11]                                        ; cnt[11]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cnt[10]                                        ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; data_send_cnt[6]                               ; data_send_cnt[6]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; data_send_cnt[5]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.641      ;
; 0.302 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; cnt[2]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; data_send_cnt[1]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.244      ; 0.635      ;
; 0.315 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.655      ;
; 0.319 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.244      ; 0.647      ;
; 0.323 ; cnt[0]                                         ; cnt[0]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.449      ;
; 0.324 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.451      ;
; 0.328 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.455      ;
; 0.328 ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.455      ;
; 0.335 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.462      ;
; 0.339 ; data_send_cnt[1]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[1] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.465      ;
; 0.340 ; data_send_cnt[4]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[4] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.466      ;
; 0.342 ; data_send_cnt[7]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[7] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.468      ;
; 0.342 ; data_send_cnt[2]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[2] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.468      ;
; 0.347 ; data_send_cnt[0]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[0] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.473      ;
; 0.356 ; cnt[18]                                        ; cnt[18]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.482      ;
; 0.356 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.696      ;
; 0.366 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[12]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.492      ;
; 0.366 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[14]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.492      ;
; 0.368 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[13]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.494      ;
; 0.369 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.495      ;
; 0.370 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.710      ;
; 0.383 ; data_send_cnt[0]                               ; data_send_cnt[1]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.509      ;
; 0.387 ; cnt[2]                                         ; send_go                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.514      ;
; 0.393 ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[6] ; uart_tx_byte:uart_tx_byte_inst2|uart_tx        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.519      ;
; 0.423 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.763      ;
; 0.426 ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[1]     ; uart_tx_byte:uart_tx_byte_inst2|bps_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.553      ;
; 0.427 ; send_go                                        ; uart_tx_byte:uart_tx_byte_inst2|send_en        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.556      ;
; 0.431 ; uart_tx_byte:uart_tx_byte_inst2|uart_tx_done   ; data_send_cnt[0]                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.555      ;
; 0.433 ; data_send_cnt[3]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[3] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.559      ;
; 0.435 ; data_send_cnt[6]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[6] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.561      ;
; 0.435 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[7]     ; clk          ; clk         ; 0.000        ; 0.256      ; 0.775      ;
; 0.437 ; cnt[1]                                         ; send_go                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.564      ;
; 0.439 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[9]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[10]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.565      ;
; 0.441 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[4]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.569      ;
; 0.444 ; cnt[5]                                         ; cnt[6]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.570      ;
; 0.445 ; cnt[3]                                         ; cnt[4]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.571      ;
; 0.448 ; data_send_cnt[2]                               ; data_send_cnt[3]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; cnt[9]                                         ; cnt[10]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; cnt[1]                                         ; cnt[2]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[15]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[20]    ; clk          ; clk         ; 0.000        ; 0.244      ; 0.776      ;
; 0.449 ; data_send_cnt[5]                               ; uart_tx_byte:uart_tx_byte_inst2|r_data_byte[5] ; clk          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; cnt[11]                                        ; cnt[12]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; data_send_cnt[4]                               ; data_send_cnt[5]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; data_send_cnt[6]                               ; data_send_cnt[7]                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; cnt[6]                                         ; cnt[7]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; cnt[13]                                        ; cnt[14]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[1]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[3]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[18]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[19]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[5]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[16]    ; uart_tx_byte:uart_tx_byte_inst2|clk_div[17]    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.578      ;
; 0.454 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[6]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[8]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; uart_tx_byte:uart_tx_byte_inst2|clk_div[0]     ; uart_tx_byte:uart_tx_byte_inst2|clk_div[2]     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.580      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.808   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.808   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -109.283 ; 0.0   ; 0.0      ; 0.0     ; -85.24              ;
;  clk             ; -109.283 ; 0.000 ; N/A      ; N/A     ; -85.240             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1258     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1258     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Aug 17 15:18:46 2025
Info: Command: quartus_sta Uart1 -c Uart1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uart1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.808            -109.283 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -85.240 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.513             -94.287 clk 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -85.240 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.809             -23.604 clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -70.926 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Sun Aug 17 15:18:47 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


