# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# File: E:\fpga_ZX\key_led3\code\key_led3.csv
# Generated on: Wed Jul 26 14:58:37 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clk,Input,PIN_E1,1,B1_N0,PIN_E1,,,,,
key_in,Input,PIN_N1,2,B2_N0,PIN_N1,,,,,
led_out[3],Output,PIN_T12,4,B4_N0,PIN_T12,,,,,
led_out[2],Output,PIN_P8,3,B3_N0,PIN_P8,,,,,
led_out[1],Output,PIN_M8,3,B3_N0,PIN_M8,,,,,
led_out[0],Output,PIN_M10,4,B4_N0,PIN_M10,,,,,
rst_n,Input,PIN_L3,2,B2_N0,PIN_L3,,,,,
