$date
	Sun Oct 23 06:02:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998970
b1010 &
b1010 %
1$
b1010 !
1"
#998971
0"
#998974
b101 &
b101 %
#998978
b10000 &
b10000 %
#998982
b1000 &
b1000 %
#998986
b100 &
b100 %
#998990
b10 &
b10 %
#998994
b1 &
b1 %
1#
#998998
b0 &
0#
b0 %
0$
#1993079
b10 !
1"
#1993082
b10 &
b10 %
1$
#1993083
0"
#1993086
b1 &
1#
b1 %
#1993090
b0 &
b0 %
0#
0$
#2993145
b11100 !
1"
#2993146
b11100 &
b11100 %
1$
#2993147
0"
#2993150
b1110 &
b1110 %
#2993154
b111 &
b111 %
#2993158
b10110 &
b10110 %
#2993162
b1011 &
b1011 %
#2993166
b100010 &
b100010 %
#2993170
b10001 &
b10001 %
#2993174
b110100 &
b110100 %
#2993178
b11010 &
b11010 %
#2993182
b1101 &
b1101 %
#2993186
b101000 &
b101000 %
#2993190
b10100 &
b10100 %
#2993194
b1010 &
b1010 %
#2993198
b101 &
b101 %
#2993202
b10000 &
b10000 %
#2993206
b1000 &
b1000 %
#2993210
b100 &
b100 %
#2993214
b10 &
b10 %
#2993218
b1 &
b1 %
1#
#2993222
b0 &
0#
b0 %
0$
#4500012
