Analysis & Synthesis report for multicycle
Sun Nov 30 23:54:23 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |multicycle|controller:Control|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_ak82:auto_generated
 16. Parameter Settings for User Entity Instance: controller:Control
 17. Parameter Settings for User Entity Instance: memory:DataMem|DualMem:inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: sExtend:SE4
 19. Parameter Settings for User Entity Instance: zExtend:ZE3
 20. Parameter Settings for User Entity Instance: zExtend:ZE5
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "adder:PC_inc"
 23. Port Connectivity Checks: "mux2to1_8bit:NOP_mux"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 30 23:54:22 2014            ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2.11 SJ Web Edition ;
; Revision Name                      ; multicycle                                       ;
; Top-level Entity Name              ; multicycle                                       ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 416                                              ;
;     Total combinational functions  ; 361                                              ;
;     Dedicated logic registers      ; 116                                              ;
; Total registers                    ; 116                                              ;
; Total pins                         ; 87                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; multicycle         ; multicycle         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; memory.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/memory.bdf             ;
; counter.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/counter.v              ;
; register_8bit.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/register_8bit.v        ;
; mux2to1_8bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/mux2to1_8bit.v         ;
; mux2to1_2bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/mux2to1_2bit.v         ;
; mux5to1_8bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/mux5to1_8bit.v         ;
; DualMem.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/DualMem.v              ;
; multicycle.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/multicycle.v           ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/ALU.v                  ;
; RF.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/RF.v                   ;
; extend.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/extend.v               ;
; HEX.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/HEX.v                  ;
; adder.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/adder.v                ;
; controller.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/controller.v           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;
; aglobal111.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                                                                   ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                                                                       ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                                                                       ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                                                                     ;
; db/altsyncram_ak82.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/db/altsyncram_ak82.tdf ;
; data.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/data.mif               ;
; mux3to1_8bit.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/mux3to1_8bit.v         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 416    ;
;                                             ;        ;
; Total combinational functions               ; 361    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 183    ;
;     -- 3 input functions                    ; 125    ;
;     -- <=2 input functions                  ; 53     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 326    ;
;     -- arithmetic mode                      ; 35     ;
;                                             ;        ;
; Total registers                             ; 116    ;
;     -- Dedicated logic registers            ; 116    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 87     ;
; Total memory bits                           ; 2048   ;
; Maximum fan-out node                        ; KEY[1] ;
; Maximum fan-out                             ; 124    ;
; Total fan-out                               ; 1915   ;
; Average fan-out                             ; 3.35   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |multicycle                                  ; 361 (1)           ; 116 (2)      ; 2048        ; 0            ; 0       ; 0         ; 87   ; 0            ; |multicycle                                                                                            ;              ;
;    |ALU:ALU|                                 ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|ALU:ALU                                                                                    ;              ;
;    |HEXs:HEX_display|                        ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display                                                                           ;              ;
;       |HEX:hex0|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex0                                                                  ;              ;
;       |HEX:hex1|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex1                                                                  ;              ;
;       |HEX:hex2|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex2                                                                  ;              ;
;       |HEX:hex3|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex3                                                                  ;              ;
;       |HEX:hex4|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex4                                                                  ;              ;
;       |HEX:hex5|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex5                                                                  ;              ;
;       |HEX:hex6|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex6                                                                  ;              ;
;       |HEX:hex7|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex7                                                                  ;              ;
;    |RF:RF_block|                             ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|RF:RF_block                                                                                ;              ;
;    |chooseHEXs:Hex_switch|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|chooseHEXs:Hex_switch                                                                      ;              ;
;    |controller:Control|                      ; 63 (63)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|controller:Control                                                                         ;              ;
;    |counter:Cycle_Counter|                   ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|counter:Cycle_Counter                                                                      ;              ;
;    |memory:DataMem|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|memory:DataMem                                                                             ;              ;
;       |DualMem:inst|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:inst                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:inst|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_ak82:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_ak82:auto_generated ;              ;
;    |mux2to1_2bit:R1Sel_mux|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_2bit:R1Sel_mux                                                                     ;              ;
;    |mux2to1_8bit:Addr_mux|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_8bit:Addr_mux                                                                      ;              ;
;    |mux2to1_8bit:MemIn_mux|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_8bit:MemIn_mux                                                                     ;              ;
;    |mux2to1_8bit:NOP_mux|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_8bit:NOP_mux                                                                       ;              ;
;    |mux2to1_8bit:R1_mux|                     ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_8bit:R1_mux                                                                        ;              ;
;    |mux2to1_8bit:R2_mux|                     ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux2to1_8bit:R2_mux                                                                        ;              ;
;    |mux3to1_8bit:ALU1_mux|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux3to1_8bit:ALU1_mux                                                                      ;              ;
;    |mux5to1_8bit:ALU2_mux|                   ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|mux5to1_8bit:ALU2_mux                                                                      ;              ;
;    |register_8bit:IR1_reg|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:IR1_reg                                                                      ;              ;
;    |register_8bit:IR3_reg|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:IR3_reg                                                                      ;              ;
;    |register_8bit:IR4_reg|                   ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:IR4_reg                                                                      ;              ;
;    |register_8bit:PC2|                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:PC2                                                                          ;              ;
;    |register_8bit:PC3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:PC3                                                                          ;              ;
;    |register_8bit:R1|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:R1                                                                           ;              ;
;    |register_8bit:R2|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:R2                                                                           ;              ;
;    |register_8bit:WB_reg|                    ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multicycle|register_8bit:WB_reg                                                                       ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_ak82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; data.mif ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |multicycle|memory:DataMem|DualMem:inst ; C:/Users/Jesse/Documents/ECE352 Computer Organization/Project/ECE352_Project.git/trunk/processor_v3_verilog/DualMem.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |multicycle|controller:Control|state ;
+---------+---------+---------+---------+--------------+
; Name    ; state.D ; state.C ; state.B ; state.A      ;
+---------+---------+---------+---------+--------------+
; state.A ; 0       ; 0       ; 0       ; 0            ;
; state.B ; 0       ; 0       ; 1       ; 1            ;
; state.C ; 0       ; 1       ; 0       ; 1            ;
; state.D ; 1       ; 0       ; 0       ; 1            ;
+---------+---------+---------+---------+--------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; controller:Control|ALUop[0]                         ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALUop[1]                         ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALUop[2]                         ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALU2[0]                          ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALU2[1]                          ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALU2[2]                          ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALU1[0]                          ; controller:Control|Mux2     ; yes                    ;
; controller:Control|R1Sel                            ; controller:Control|Decoder0 ; yes                    ;
; controller:Control|RegWriteWire[1]                  ; controller:Control|WideOr9  ; yes                    ;
; controller:Control|RegWriteWire[0]                  ; controller:Control|WideOr9  ; yes                    ;
; controller:Control|ALU1[1]                          ; controller:Control|Mux2     ; yes                    ;
; controller:Control|ALU3                             ; controller:Control|WideOr2  ; yes                    ;
; controller:Control|WBWrite                          ; controller:Control|Decoder1 ; yes                    ;
; controller:Control|R1Mux                            ; controller:Control|Decoder0 ; yes                    ;
; controller:Control|R2Mux                            ; controller:Control|Decoder0 ; yes                    ;
; controller:Control|MemInMux                         ; controller:Control|WideOr6  ; yes                    ;
; controller:Control|AddrMux                          ; controller:Control|WideOr6  ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+----------------------------------------+------------------------------------+
; Register name                          ; Reason for Removal                 ;
+----------------------------------------+------------------------------------+
; register_8bit:PC|q[7]                  ; Merged with register_8bit:PC2|q[7] ;
; register_8bit:PC|q[6]                  ; Merged with register_8bit:PC2|q[6] ;
; register_8bit:PC|q[5]                  ; Merged with register_8bit:PC2|q[5] ;
; register_8bit:PC|q[4]                  ; Merged with register_8bit:PC2|q[4] ;
; register_8bit:PC|q[3]                  ; Merged with register_8bit:PC2|q[3] ;
; register_8bit:PC|q[2]                  ; Merged with register_8bit:PC2|q[2] ;
; register_8bit:PC|q[1]                  ; Merged with register_8bit:PC2|q[1] ;
; register_8bit:PC|q[0]                  ; Merged with register_8bit:PC2|q[0] ;
; controller:Control|state~4             ; Lost fanout                        ;
; controller:Control|state~5             ; Lost fanout                        ;
; Total Number of Removed Registers = 10 ;                                    ;
+----------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 116   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |multicycle|register_8bit:R2|q[0]      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |multicycle|register_8bit:R1|q[2]      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |multicycle|mux3to1_8bit:ALU1_mux|Mux3 ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |multicycle|controller:Control|R2Mux   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |multicycle|mux5to1_8bit:ALU2_mux|Mux0 ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |multicycle|mux5to1_8bit:ALU2_mux|Mux5 ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; |multicycle|ALU:ALU|tmp_out[2]         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |multicycle|ALU:ALU|tmp_out[6]         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |multicycle|ALU:ALU|tmp_out[1]         ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_ak82:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:Control ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; A              ; 00    ; Unsigned Binary                        ;
; B              ; 01    ; Unsigned Binary                        ;
; C              ; 10    ; Unsigned Binary                        ;
; D              ; 11    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:DataMem|DualMem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; data.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ak82      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sExtend:SE4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 256                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "adder:PC_inc"  ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; B[7..1] ; Input ; Info     ; Stuck at GND ;
; B[0]    ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux2to1_8bit:NOP_mux" ;
+--------------+-------+----------+----------------+
; Port         ; Type  ; Severity ; Details        ;
+--------------+-------+----------+----------------+
; data1x[7..4] ; Input ; Info     ; Stuck at GND   ;
; data1x[3]    ; Input ; Info     ; Stuck at VCC   ;
; data1x[2]    ; Input ; Info     ; Stuck at GND   ;
; data1x[1]    ; Input ; Info     ; Stuck at VCC   ;
; data1x[0]    ; Input ; Info     ; Stuck at GND   ;
+--------------+-------+----------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition
    Info: Processing started: Sun Nov 30 23:54:11 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file memory.bdf
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file register_8bit.v
    Info (12023): Found entity 1: register_8bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.v
    Info (12023): Found entity 1: mux2to1_8bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_2bit.v
    Info (12023): Found entity 1: mux2to1_2bit
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1_8bit.v
    Info (12023): Found entity 1: mux5to1_8bit
Info (12021): Found 1 design units, including 1 entities, in source file dualmem.v
    Info (12023): Found entity 1: DualMem
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v
    Info (12023): Found entity 1: multicycle
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF
Info (12021): Found 2 design units, including 2 entities, in source file extend.v
    Info (12023): Found entity 1: zExtend
    Info (12023): Found entity 2: sExtend
Info (12021): Found 3 design units, including 3 entities, in source file hex.v
    Info (12023): Found entity 1: chooseHEXs
    Info (12023): Found entity 2: HEXs
    Info (12023): Found entity 3: HEX
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12127): Elaborating entity "multicycle" for the top level hierarchy
Warning (10858): Verilog HDL warning at multicycle.v(43): object MDRLoad used but never assigned
Warning (10858): Verilog HDL warning at multicycle.v(43): object RegIn used but never assigned
Warning (10858): Verilog HDL warning at multicycle.v(43): object AddrSel used but never assigned
Warning (10858): Verilog HDL warning at multicycle.v(44): object ALUOutWrite used but never assigned
Warning (10030): Net "MDRLoad" at multicycle.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RegIn" at multicycle.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AddrSel" at multicycle.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ALUOutWrite" at multicycle.v(44) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "chooseHEXs" for hierarchy "chooseHEXs:Hex_switch"
Info (12128): Elaborating entity "HEXs" for hierarchy "HEXs:HEX_display"
Info (12128): Elaborating entity "HEX" for hierarchy "HEXs:HEX_display|HEX:hex0"
Info (12128): Elaborating entity "mux2to1_8bit" for hierarchy "mux2to1_8bit:R1_mux"
Info (12128): Elaborating entity "controller" for hierarchy "controller:Control"
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "R1Sel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "R1R2Load", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "R1Mux", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "R2Mux", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "ALU2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "ALU3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "WBWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "ALU1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "MemInMux", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "AddrMux", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at controller.v(51): inferring latch(es) for variable "RegWriteWire", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "RegWriteWire[0]" at controller.v(51)
Info (10041): Inferred latch for "RegWriteWire[1]" at controller.v(51)
Info (10041): Inferred latch for "MemRead" at controller.v(51)
Info (10041): Inferred latch for "AddrMux" at controller.v(51)
Info (10041): Inferred latch for "MemInMux" at controller.v(51)
Info (10041): Inferred latch for "ALU1[0]" at controller.v(51)
Info (10041): Inferred latch for "ALU1[1]" at controller.v(51)
Info (10041): Inferred latch for "WBWrite" at controller.v(51)
Info (10041): Inferred latch for "ALUop[0]" at controller.v(51)
Info (10041): Inferred latch for "ALUop[1]" at controller.v(51)
Info (10041): Inferred latch for "ALUop[2]" at controller.v(51)
Info (10041): Inferred latch for "ALU3" at controller.v(51)
Info (10041): Inferred latch for "ALU2[0]" at controller.v(51)
Info (10041): Inferred latch for "ALU2[1]" at controller.v(51)
Info (10041): Inferred latch for "ALU2[2]" at controller.v(51)
Info (10041): Inferred latch for "R2Mux" at controller.v(51)
Info (10041): Inferred latch for "R1Mux" at controller.v(51)
Info (10041): Inferred latch for "R1R2Load" at controller.v(51)
Info (10041): Inferred latch for "R1Sel" at controller.v(51)
Info (12128): Elaborating entity "memory" for hierarchy "memory:DataMem"
Info (12128): Elaborating entity "DualMem" for hierarchy "memory:DataMem|DualMem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:DataMem|DualMem:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory:DataMem|DualMem:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory:DataMem|DualMem:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ak82.tdf
    Info (12023): Found entity 1: altsyncram_ak82
Info (12128): Elaborating entity "altsyncram_ak82" for hierarchy "memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_ak82:auto_generated"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "RF" for hierarchy "RF:RF_block"
Info (12128): Elaborating entity "register_8bit" for hierarchy "register_8bit:IR1_reg"
Info (12128): Elaborating entity "adder" for hierarchy "adder:PC_inc"
Info (12128): Elaborating entity "mux2to1_2bit" for hierarchy "mux2to1_2bit:R1Sel_mux"
Warning (12125): Using design file mux3to1_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux3to1_8bit
Info (12128): Elaborating entity "mux3to1_8bit" for hierarchy "mux3to1_8bit:ALU1_mux"
Info (12128): Elaborating entity "mux5to1_8bit" for hierarchy "mux5to1_8bit:ALU2_mux"
Info (12128): Elaborating entity "counter" for hierarchy "counter:Cycle_Counter"
Warning (10230): Verilog HDL assignment warning at counter.v(10): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "sExtend" for hierarchy "sExtend:SE4"
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE3"
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE5"
Info (13005): Duplicate registers merged to single register
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controller:Control|ALU2[2]" merged with LATCH primitive "controller:Control|ALUop[2]"
Warning (13012): Latch controller:Control|ALUop[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|ALUop[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[2]
Warning (13012): Latch controller:Control|ALUop[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[2]
Warning (13012): Latch controller:Control|ALU2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|ALU2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|ALU1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|R1Sel has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR1_reg|q[0]
Warning (13012): Latch controller:Control|RegWriteWire[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR4_reg|q[0]
Warning (13012): Latch controller:Control|RegWriteWire[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR4_reg|q[0]
Warning (13012): Latch controller:Control|ALU1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|ALU3 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[3]
Warning (13012): Latch controller:Control|WBWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[0]
Warning (13012): Latch controller:Control|R1Mux has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR1_reg|q[2]
Warning (13012): Latch controller:Control|R2Mux has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR1_reg|q[0]
Warning (13012): Latch controller:Control|MemInMux has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register_8bit:IR3_reg|q[3]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at VCC
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at VCC
    Warning (13410): Pin "LEDR[16]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info (17050): Register "controller:Control|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:Control|state~5" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
Info (21057): Implemented 523 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 428 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Sun Nov 30 23:54:23 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


