INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Vivado/Laboratoare_CID/data_clock_alligned/data_clock_alligned.srcs/sources_1/new/data_clock_alligned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_clock_alligned
