Classic Timing Analyzer report for decode3to8
Thu May 09 13:05:16 2019
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.018 ns    ; input[1] ; output[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 9.018 ns        ; input[1] ; output[2] ;
; N/A   ; None              ; 8.952 ns        ; input[1] ; output[0] ;
; N/A   ; None              ; 8.902 ns        ; input[1] ; output[3] ;
; N/A   ; None              ; 8.810 ns        ; input[1] ; output[1] ;
; N/A   ; None              ; 8.771 ns        ; input[1] ; output[4] ;
; N/A   ; None              ; 8.639 ns        ; input[1] ; output[7] ;
; N/A   ; None              ; 8.614 ns        ; input[1] ; output[5] ;
; N/A   ; None              ; 8.612 ns        ; input[1] ; output[6] ;
; N/A   ; None              ; 6.723 ns        ; input[2] ; output[2] ;
; N/A   ; None              ; 6.663 ns        ; input[2] ; output[0] ;
; N/A   ; None              ; 6.606 ns        ; input[0] ; output[2] ;
; N/A   ; None              ; 6.595 ns        ; input[2] ; output[3] ;
; N/A   ; None              ; 6.541 ns        ; input[0] ; output[0] ;
; N/A   ; None              ; 6.525 ns        ; input[2] ; output[1] ;
; N/A   ; None              ; 6.518 ns        ; input[2] ; output[4] ;
; N/A   ; None              ; 6.479 ns        ; input[0] ; output[3] ;
; N/A   ; None              ; 6.400 ns        ; input[0] ; output[1] ;
; N/A   ; None              ; 6.367 ns        ; input[2] ; output[7] ;
; N/A   ; None              ; 6.353 ns        ; input[2] ; output[5] ;
; N/A   ; None              ; 6.352 ns        ; input[0] ; output[4] ;
; N/A   ; None              ; 6.328 ns        ; input[2] ; output[6] ;
; N/A   ; None              ; 6.227 ns        ; input[0] ; output[7] ;
; N/A   ; None              ; 6.194 ns        ; input[0] ; output[6] ;
; N/A   ; None              ; 6.189 ns        ; input[0] ; output[5] ;
+-------+-------------------+-----------------+----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Thu May 09 13:04:58 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decode3to8 -c decode3to8 --timing_analysis_only
Info: Longest tpd from source pin "input[1]" to destination pin "output[2]" is 9.018 ns
    Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C2; Fanout = 8; PIN Node = 'input[1]'
    Info: 2: + IC(4.497 ns) + CELL(0.150 ns) = 5.519 ns; Loc. = LCCOMB_X1_Y33_N10; Fanout = 1; COMB Node = 'Mux7~82'
    Info: 3: + IC(0.710 ns) + CELL(2.789 ns) = 9.018 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'output[2]'
    Info: Total cell delay = 3.811 ns ( 42.26 % )
    Info: Total interconnect delay = 5.207 ns ( 57.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 195 megabytes of memory during processing
    Info: Processing ended: Thu May 09 13:05:16 2019
    Info: Elapsed time: 00:00:18


