# Netlist Viewer TCL File
set_family -name IGLOO2
top_module -name sccb_design
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/Actel/SgCore/OSC/2.0.101/osc_comps.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v}