

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 145 clock pin(s) of sequential element(s)
0 instances converted, 145 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@KP:ckid0_3       myPll.PLLInst_0.CLKOP     EHXPLLL                3          clckDiv.out    
=============================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element      Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       clckDiv.out.Q[0]     dffe                   145                    myCtrlModule.startFlag     Derived clock on input (not legal for GCC)
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

