{"vcs1":{"timestamp_begin":1683091302.501487205, "rt":0.54, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1683091303.112655476, "rt":0.45, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1683091303.621108106, "rt":0.21, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683091302.116912797}
{"VCS_COMP_START_TIME": 1683091302.116912797}
{"VCS_COMP_END_TIME": 1683091303.909733531}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachineFPGA_test.sv m_design.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340016}}
{"stitch_vcselab": {"peak_mem": 239000}}
