###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:17:57 2026
#  Design:            picorv32
#  Command:           report_timing -retime path_slew_propagation -max_path 50 -nworst 50 -path_type full_clock \
#    > $report_dir/pba_dft_maxfreq.rpt
###############################################################
Path 1: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[31][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[31][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 2: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[30][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[30][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 3: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[29][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[29][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 4: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[28][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[28][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 5: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[27][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[27][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 6: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[26][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[26][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 7: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[25][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[25][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 8: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[24][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[24][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 9: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[23][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[23][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 10: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[22][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[22][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 11: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[21][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[21][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 12: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[20][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[20][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 13: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[19][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[19][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 14: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[18][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[18][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 15: MET Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[17][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[17][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 16: MET Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[16][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[16][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 17: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[15][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[15][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 18: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[14][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[14][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 19: MET Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[13][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[13][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 20: MET Setup Check with Pin cpuregs_reg[12][31]/CK 
Endpoint:   cpuregs_reg[12][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[12][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[12][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 21: MET Setup Check with Pin cpuregs_reg[11][31]/CK 
Endpoint:   cpuregs_reg[11][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[11][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[11][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 22: MET Setup Check with Pin cpuregs_reg[10][31]/CK 
Endpoint:   cpuregs_reg[10][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]        -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]        CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537     -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910              -            AO22X1     0.000   3.783    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[10][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.101  
      cpuregs_reg[10][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ----------------------------------------------------------------
Path 23: MET Setup Check with Pin cpuregs_reg[9][31]/CK 
Endpoint:   cpuregs_reg[9][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[9][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[9][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 24: MET Setup Check with Pin cpuregs_reg[8][31]/CK 
Endpoint:   cpuregs_reg[8][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[8][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[8][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 25: MET Setup Check with Pin cpuregs_reg[7][31]/CK 
Endpoint:   cpuregs_reg[7][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[7][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[7][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 26: MET Setup Check with Pin cpuregs_reg[6][31]/CK 
Endpoint:   cpuregs_reg[6][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[6][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[6][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 27: MET Setup Check with Pin cpuregs_reg[5][31]/CK 
Endpoint:   cpuregs_reg[5][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[5][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[5][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 28: MET Setup Check with Pin cpuregs_reg[4][31]/CK 
Endpoint:   cpuregs_reg[4][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[4][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[4][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 29: MET Setup Check with Pin cpuregs_reg[3][31]/CK 
Endpoint:   cpuregs_reg[3][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[3][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[3][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 30: MET Setup Check with Pin cpuregs_reg[2][31]/CK 
Endpoint:   cpuregs_reg[2][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[2][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[2][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 31: MET Setup Check with Pin cpuregs_reg[1][31]/CK 
Endpoint:   cpuregs_reg[1][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.443
= Slack Time                    0.101
= Slack Time(original)          0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance            Arc          Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                   clk ^        -          -       0.000    0.101  
      reg_pc_reg[2]       -            SDFFQX4    0.000   0.000    0.101  
      reg_pc_reg[2]       CK ^ -> Q ^  SDFFQX4    0.326   0.326    0.427  
      add_1390_30_g537    -            NAND2X1    0.000   0.326    0.427  
      add_1390_30_g537    A ^ -> Y v   NAND2X1    0.106   0.432    0.533  
      add_1390_30_g535    -            NOR2X1     0.000   0.432    0.533  
      add_1390_30_g535    B v -> Y ^   NOR2X1     0.126   0.557    0.659  
      add_1390_30_g533    -            NAND2XL    0.000   0.557    0.659  
      add_1390_30_g533    B ^ -> Y v   NAND2XL    0.153   0.711    0.812  
      add_1390_30_g531    -            NOR2X1     0.000   0.711    0.812  
      add_1390_30_g531    B v -> Y ^   NOR2X1     0.142   0.853    0.954  
      add_1390_30_g529    -            NAND2X1    0.000   0.853    0.954  
      add_1390_30_g529    B ^ -> Y v   NAND2X1    0.103   0.956    1.057  
      add_1390_30_g527    -            NOR2XL     0.000   0.956    1.057  
      add_1390_30_g527    B v -> Y ^   NOR2XL     0.155   1.111    1.212  
      add_1390_30_g525    -            NAND2XL    0.000   1.111    1.212  
      add_1390_30_g525    B ^ -> Y v   NAND2XL    0.183   1.294    1.395  
      add_1390_30_g523    -            NOR2X1     0.000   1.294    1.395  
      add_1390_30_g523    B v -> Y ^   NOR2X1     0.163   1.457    1.558  
      add_1390_30_g521    -            NAND2X1    0.000   1.457    1.558  
      add_1390_30_g521    B ^ -> Y v   NAND2X1    0.129   1.586    1.687  
      add_1390_30_g519    -            NOR2X1     0.000   1.586    1.687  
      add_1390_30_g519    B v -> Y ^   NOR2X1     0.143   1.729    1.831  
      add_1390_30_g517    -            NAND2X1    0.000   1.729    1.831  
      add_1390_30_g517    B ^ -> Y v   NAND2X1    0.149   1.878    1.979  
      add_1390_30_g515    -            NOR2X2     0.000   1.878    1.979  
      add_1390_30_g515    B v -> Y ^   NOR2X2     0.124   2.002    2.103  
      add_1390_30_g513    -            NAND2X2    0.000   2.002    2.103  
      add_1390_30_g513    B ^ -> Y v   NAND2X2    0.097   2.099    2.200  
      add_1390_30_g511    -            NOR2X2     0.000   2.099    2.200  
      add_1390_30_g511    B v -> Y ^   NOR2X2     0.105   2.204    2.305  
      add_1390_30_g509    -            NAND2X2    0.000   2.204    2.305  
      add_1390_30_g509    B ^ -> Y v   NAND2X2    0.093   2.297    2.398  
      add_1390_30_g507    -            NOR2X2     0.000   2.297    2.398  
      add_1390_30_g507    B v -> Y ^   NOR2X2     0.104   2.401    2.502  
      add_1390_30_g505    -            NAND2X2    0.000   2.401    2.502  
      add_1390_30_g505    B ^ -> Y v   NAND2X2    0.093   2.494    2.595  
      add_1390_30_g503    -            NOR2X2     0.000   2.494    2.595  
      add_1390_30_g503    B v -> Y ^   NOR2X2     0.104   2.598    2.700  
      add_1390_30_g501    -            NAND2X2    0.000   2.598    2.700  
      add_1390_30_g501    B ^ -> Y v   NAND2X2    0.093   2.691    2.793  
      add_1390_30_g499    -            NOR2X2     0.000   2.691    2.793  
      add_1390_30_g499    B v -> Y ^   NOR2X2     0.104   2.796    2.897  
      add_1390_30_g497    -            NAND2X2    0.000   2.796    2.897  
      add_1390_30_g497    B ^ -> Y v   NAND2X2    0.093   2.889    2.990  
      add_1390_30_g495    -            NOR2X2     0.000   2.889    2.990  
      add_1390_30_g495    B v -> Y ^   NOR2X2     0.104   2.993    3.094  
      add_1390_30_g493    -            NAND2X2    0.000   2.993    3.094  
      add_1390_30_g493    B ^ -> Y v   NAND2X2    0.081   3.074    3.175  
      add_1390_30_g491    -            NOR2X1     0.000   3.074    3.175  
      add_1390_30_g491    B v -> Y ^   NOR2X1     0.120   3.195    3.296  
      add_1390_30_g489    -            CLKAND2X2  0.000   3.195    3.296  
      add_1390_30_g489    B ^ -> Y ^   CLKAND2X2  0.150   3.345    3.446  
      add_1390_30_g486    -            NAND2X2    0.000   3.345    3.446  
      add_1390_30_g486    B ^ -> Y v   NAND2X2    0.083   3.429    3.530  
      add_1390_30_g483    -            NOR2X2     0.000   3.429    3.530  
      add_1390_30_g483    B v -> Y ^   NOR2X2     0.102   3.531    3.632  
      add_1390_30_g480    -            NAND2X2    0.000   3.531    3.632  
      add_1390_30_g480    B ^ -> Y v   NAND2X2    0.071   3.602    3.703  
      add_1390_30_g555    -            XNOR2XL    0.000   3.602    3.703  
      add_1390_30_g555    B v -> Y ^   XNOR2XL    0.182   3.783    3.885  
      g132910             -            AO22X1     0.000   3.783    3.885  
      g132910             A1 ^ -> Y ^  AO22X1     0.659   4.443    4.544  
      cpuregs_reg[1][31]  -            SMDFFHQX1  0.000   4.443    4.544  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------
      Instance            Arc    Cell       Retime  Arrival  Required  
                                            Delay   Time     Time  
      ---------------------------------------------------------------
      -                   clk ^  -          -       0.000    -0.101  
      cpuregs_reg[1][31]  -      SMDFFHQX1  0.000   0.000    -0.101  
      ---------------------------------------------------------------
Path 32: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[31][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[31][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 33: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[30][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[30][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 34: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[29][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[29][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 35: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[28][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[28][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 36: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[27][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[27][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 37: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[26][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[26][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 38: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[25][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[25][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 39: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[24][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[24][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 40: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[23][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[23][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 41: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[22][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[22][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 42: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[21][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[21][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 43: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[20][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[20][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 44: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[19][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[19][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 45: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[18][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[18][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 46: MET Setup Check with Pin cpuregs_reg[17][31]/CK 
Endpoint:   cpuregs_reg[17][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[17][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[17][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 47: MET Setup Check with Pin cpuregs_reg[16][31]/CK 
Endpoint:   cpuregs_reg[16][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[16][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[16][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 48: MET Setup Check with Pin cpuregs_reg[15][31]/CK 
Endpoint:   cpuregs_reg[15][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[15][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[15][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 49: MET Setup Check with Pin cpuregs_reg[14][31]/CK 
Endpoint:   cpuregs_reg[14][31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[14][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[14][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------
Path 50: MET Setup Check with Pin cpuregs_reg[13][31]/CK 
Endpoint:   cpuregs_reg[13][31]/D1 (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[3]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                   5.000
= Required Time                 4.544
- Arrival Time                  4.424
= Slack Time                    0.120
= Slack Time(original)          0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.120  
      reg_pc_reg[3]        -            SDFFQX2    0.000   0.000    0.120  
      reg_pc_reg[3]        CK ^ -> Q ^  SDFFQX2    0.305   0.305    0.425  
      add_1390_30_g537     -            NAND2X1    0.000   0.305    0.425  
      add_1390_30_g537     B ^ -> Y v   NAND2X1    0.108   0.413    0.533  
      add_1390_30_g535     -            NOR2X1     0.000   0.413    0.533  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.126   0.539    0.659  
      add_1390_30_g533     -            NAND2XL    0.000   0.539    0.659  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.153   0.692    0.812  
      add_1390_30_g531     -            NOR2X1     0.000   0.692    0.812  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.834    0.954  
      add_1390_30_g529     -            NAND2X1    0.000   0.834    0.954  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.937    1.057  
      add_1390_30_g527     -            NOR2XL     0.000   0.937    1.057  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.092    1.212  
      add_1390_30_g525     -            NAND2XL    0.000   1.092    1.212  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.276    1.395  
      add_1390_30_g523     -            NOR2X1     0.000   1.276    1.395  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.439    1.558  
      add_1390_30_g521     -            NAND2X1    0.000   1.439    1.558  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.568    1.687  
      add_1390_30_g519     -            NOR2X1     0.000   1.568    1.687  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.711    1.831  
      add_1390_30_g517     -            NAND2X1    0.000   1.711    1.831  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.860    1.979  
      add_1390_30_g515     -            NOR2X2     0.000   1.860    1.979  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   1.984    2.103  
      add_1390_30_g513     -            NAND2X2    0.000   1.984    2.103  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.080    2.200  
      add_1390_30_g511     -            NOR2X2     0.000   2.080    2.200  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.185    2.305  
      add_1390_30_g509     -            NAND2X2    0.000   2.185    2.305  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.279    2.398  
      add_1390_30_g507     -            NOR2X2     0.000   2.279    2.398  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.383    2.502  
      add_1390_30_g505     -            NAND2X2    0.000   2.383    2.502  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.476    2.595  
      add_1390_30_g503     -            NOR2X2     0.000   2.476    2.595  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.580    2.700  
      add_1390_30_g501     -            NAND2X2    0.000   2.580    2.700  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.673    2.793  
      add_1390_30_g499     -            NOR2X2     0.000   2.673    2.793  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.777    2.897  
      add_1390_30_g497     -            NAND2X2    0.000   2.777    2.897  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.870    2.990  
      add_1390_30_g495     -            NOR2X2     0.000   2.870    2.990  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   2.975    3.094  
      add_1390_30_g493     -            NAND2X2    0.000   2.975    3.094  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.056    3.175  
      add_1390_30_g491     -            NOR2X1     0.000   3.056    3.175  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.176    3.296  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.176    3.296  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.327    3.446  
      add_1390_30_g486     -            NAND2X2    0.000   3.327    3.446  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.410    3.530  
      add_1390_30_g483     -            NOR2X2     0.000   3.410    3.530  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.513    3.632  
      add_1390_30_g480     -            NAND2X2    0.000   3.513    3.632  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.583    3.703  
      add_1390_30_g555     -            XNOR2XL    0.000   3.583    3.703  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.765    3.885  
      g132910              -            AO22X1     0.000   3.765    3.885  
      g132910              A1 ^ -> Y ^  AO22X1     0.659   4.424    4.544  
      cpuregs_reg[13][31]  -            SMDFFHQX1  0.000   4.424    4.544  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------
      Instance             Arc    Cell       Retime  Arrival  Required  
                                             Delay   Time     Time  
      ----------------------------------------------------------------
      -                    clk ^  -          -       0.000    -0.120  
      cpuregs_reg[13][31]  -      SMDFFHQX1  0.000   0.000    -0.120  
      ----------------------------------------------------------------

