==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: set_top krnl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'board_num' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:8:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 114.46 seconds. CPU system time: 14.17 seconds. Elapsed time: 129.15 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'setBB(int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'Node::Node()' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:29:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'createNode(bool, boundingBox, int, int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'strech(boundingBox, boundingBox)' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'compare(overlapEnlargementPair, overlapEnlargementPair)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(overlapEnlargementPair*, overlapEnlargementPair*)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'compare(areaEnlargementPair, areaEnlargementPair)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(areaEnlargementPair*, areaEnlargementPair*)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'get_level_start_index(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(overlapEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getArea(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(areaEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'edgeDelta(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'intersection(boundingBox, boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'createNode(bool, boundingBox, int, int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'overflow2split' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cst_req' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:36:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'writeChanges4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:34:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'insertNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:31:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split2overflow' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:37:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'newLeaf2insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:30:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'receiveNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:33:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.67 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.32 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 838.562 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_3' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_725_18' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_20' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_793_25' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_809_26' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_825_27' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_853_28' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_608_6' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:608) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_610_7' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:610) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_624_8' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:624) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_626_9' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:626) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_685_16' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:674) in function 'memory_manager' completely with a factor of 5.
WARNING: [HLS 200-805] An internal stream 'newLeaf2insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'getNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'receiveNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'writeChanges4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'overflow2split' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cst_req' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'split2overflow' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertFinished' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687:38) to (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598:31) in function 'memory_manager'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'memory_manager' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:5:17)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:22)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:31:1)...34 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.27 seconds; current allocated memory: 902.562 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17:31) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17:31) in function 'memory_manager'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_588_4' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:592:17) in function 'memory_manager' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_723_17' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723:45) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_739_19' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739:45) in function 'memory_manager'.
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:425:16)
INFO: [HLS 200-472] Inferring partial write operation for 'curNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:459:17)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491:59)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515:52)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:552:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:553:31)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:558:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:631:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:615:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:616:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:747:47)
INFO: [HLS 200-472] Inferring partial write operation for 'newNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797:30)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:803:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812:27)
INFO: [HLS 200-472] Inferring partial write operation for 'root.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.68 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.09 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl' ...
WARNING: [SYN 201-107] Renaming port name 'krnl/wait' to 'krnl/wait_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln506', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_505_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_598_5'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln698_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('dist_overlap', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_598_5': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 17.92 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 128.27 seconds. CPU system time: 0.38 seconds. Elapsed time: 128.67 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.29 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_793_25'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_68', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_68', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 149, loop 'VITIS_LOOP_793_25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_809_26'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 148, loop 'VITIS_LOOP_809_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_825_27'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_825_27' (loop 'VITIS_LOOP_825_27'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_825_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_853_28'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_853_28' (loop 'VITIS_LOOP_853_28'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_853_28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.26 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addLeaf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'received' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wait_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_index' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_cur_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_root_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_505_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'memory_manager_Pipeline_VITIS_LOOP_598_5' is 5024 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_598_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.16 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.43 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline 'VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.66 seconds. CPU system time: 0.42 seconds. Elapsed time: 32.7 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline 'VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_793_25' pipeline 'VITIS_LOOP_793_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_793_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_809_26' pipeline 'VITIS_LOOP_809_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_809_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_825_27' pipeline 'VITIS_LOOP_825_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_825_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_853_28' pipeline 'VITIS_LOOP_853_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_853_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stack_top' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'array_size' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager'.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_insert_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_curNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_newNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: set_top krnl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 146.29 seconds. CPU system time: 17.19 seconds. Elapsed time: 164.04 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'setBB(int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'Node::Node()' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:29:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'createNode(bool, boundingBox, int, int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'strech(boundingBox, boundingBox)' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'compare(overlapEnlargementPair, overlapEnlargementPair)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(overlapEnlargementPair*, overlapEnlargementPair*)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'compare(areaEnlargementPair, areaEnlargementPair)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(areaEnlargementPair*, areaEnlargementPair*)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'get_level_start_index(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(overlapEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getArea(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(areaEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'edgeDelta(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'intersection(boundingBox, boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'createNode(bool, boundingBox, int, int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'overflow2split' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cst_req' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:39:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'writeChanges4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:37:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'insertNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:34:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split2overflow' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:40:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'newLeaf2insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:33:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'receiveNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:36:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.82 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.31 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 848.629 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_3' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_725_18' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_20' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_793_25' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_809_26' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_825_27' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_853_28' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_608_6' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:608) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_610_7' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:610) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_624_8' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:624) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_626_9' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:626) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_685_16' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:674) in function 'memory_manager' completely with a factor of 5.
WARNING: [HLS 200-805] An internal stream 'newLeaf2insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'getNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'receiveNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'writeChanges4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'overflow2split' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cst_req' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'split2overflow' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertFinished' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:41) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687:38) to (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598:31) in function 'memory_manager'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'memory_manager' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:5:17)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:22)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:31:1)...34 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 912.629 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17:31) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17:31) in function 'memory_manager'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_588_4' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:592:17) in function 'memory_manager' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_723_17' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723:45) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_739_19' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739:45) in function 'memory_manager'.
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:425:16)
INFO: [HLS 200-472] Inferring partial write operation for 'curNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:459:17)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491:59)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515:52)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:552:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:553:31)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:558:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:631:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:615:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:616:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:747:47)
INFO: [HLS 200-472] Inferring partial write operation for 'newNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797:30)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:803:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812:27)
INFO: [HLS 200-472] Inferring partial write operation for 'root.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl' ...
WARNING: [SYN 201-107] Renaming port name 'krnl/wait' to 'krnl/wait_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln506', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_505_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_598_5'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln698_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('dist_overlap', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_598_5': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.48 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 129.91 seconds. CPU system time: 0.42 seconds. Elapsed time: 130.37 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.32 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_793_25'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_71', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_71', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 149, loop 'VITIS_LOOP_793_25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_809_26'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_65', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_65', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 148, loop 'VITIS_LOOP_809_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_825_27'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_825_27' (loop 'VITIS_LOOP_825_27'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_825_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_853_28'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_853_28' (loop 'VITIS_LOOP_853_28'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_853_28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.11 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addLeaf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'received' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wait_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_index' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_cur_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_root_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_505_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'memory_manager_Pipeline_VITIS_LOOP_598_5' is 5024 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_598_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.87 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.06 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline 'VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.79 seconds. CPU system time: 0.26 seconds. Elapsed time: 22.32 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline 'VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_793_25' pipeline 'VITIS_LOOP_793_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_793_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_809_26' pipeline 'VITIS_LOOP_809_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_809_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_825_27' pipeline 'VITIS_LOOP_825_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_825_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_853_28' pipeline 'VITIS_LOOP_853_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_853_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stack_top' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'array_size' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager'.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
