m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ShifT/GitHub/POP_timing_FPGA/POPtimers_testbench
vclocks
Z1 !s110 1645462360
!i10b 1
!s100 Z]m`6fBn6__FlkN[9nB4m3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IM1Vi0A^QLT1a55]<?g:IV1
R0
w1645441425
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
!i122 6
L0 13 33
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1645462360.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 !s92 +incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source -work work -O0
Z8 tCvgOpt 0
vcomparator
Z9 !s110 1645462359
!i10b 1
!s100 O6l<434<j5RzBBYLDKXTE0
R2
I[E]WHdHBSCY4XSQQXek@k3
R0
Z10 w1645131696
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
!i122 2
L0 1 21
R3
R4
r1
!s85 0
31
Z11 !s108 1645462359.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcomparator_testbench
R1
!i10b 1
!s100 hh3fT9_=IBP3Ce1ZIPCOc0
R2
IR]6NQ56K9<bQ]5kM:EB1Q0
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
!i122 8
L0 3 34
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vcount_n
R9
!i10b 1
!s100 XmXTI<1VzAf[=be6IL3SA0
R2
InWfQk@mEPZ4c]1@Q6?4<00
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
!i122 3
L0 2 24
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcounter_testbench
R1
!i10b 1
!s100 W<U>NaR6Rb_1<A7570[T<1
R2
I;UB:[oJ_0o?IVj]9@`giF3
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
!i122 13
L0 3 37
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vcountupdownpreload
R9
!i10b 1
!s100 AnVg<Y?jYR?SWEJ<aafX?1
R2
I^82o]XKYDi9^FGA?X3k9Z3
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
!i122 1
L0 2 30
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s101 -O0
!i113 1
R6
R7
R8
vDIV4PLL
R1
!i10b 1
!s100 @LfGV^emeSGd[`7AD@7j33
R2
I7TcmWM8nz5M^^ne1?@XQ32
R0
w1645305759
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
!i122 5
L0 8 87
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v|
!s101 -O0
!i113 1
R6
R7
R8
n@d@i@v4@p@l@l
vextended_counter_testbench
R1
!i10b 1
!s100 9W2k2Z75Hh2?P<WcEcI260
R2
IEHi9Gli6endT9I3c`e`[T2
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
!i122 12
L0 3 55
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vPOPtimers
R9
!i10b 1
!s100 VKVMYPC0Tm2n7lhMRee8Z0
R2
IoM^DZ>jU>V`8Yh[nCUY<e0
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
!i122 4
L0 1 82
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s101 -O0
!i113 1
R6
R7
R8
n@p@o@ptimers
vPOPtimers_testbench
R1
!i10b 1
!s100 B1KeKd^ULMZ?788]FeI<V2
R2
I8D<WR<cU>kbDSZnzff8TZ3
R0
R10
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
!i122 10
L0 3 67
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
n@p@o@ptimers_testbench
vquad_state_machine
R9
!i10b 1
!s100 >nWkScX<?JkDKIo>>PBKJ1
R2
I^Q:4L7KNVnz3>^zW?OM@k3
R0
Z12 w1645306226
Z13 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Z14 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
!i122 0
L0 30 14
R3
R4
r1
!s85 0
31
R11
Z15 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
Z16 !s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
!s101 -O0
!i113 1
R6
R7
R8
vslow_clock_pulse
R9
!i10b 1
!s100 ;IdzalUA1j@OKQMG>Z5LR1
R2
IjomRiZG`Ai0NV4BX<[<[K1
R0
R12
R13
R14
!i122 0
L0 4 23
R3
R4
r1
!s85 0
31
R11
R15
R16
!s101 -O0
!i113 1
R6
R7
R8
vtop_testbench
R1
!i10b 1
!s100 [bIB`55Vcz>BSOIJ0@m`X1
R2
ID@=S@FMBAA3>?]MCjEhh]0
R0
w1645462263
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
!i122 7
L0 5 97
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
vwrapper_testbench
R1
!i10b 1
!s100 796BXn2b8Q^;e2bi8[UGz2
R2
IRIa>8B<jVfXFnMhfCzXVE0
R0
w1645461145
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
!i122 11
L0 5 35
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
