{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 14:05:09 2015 " "Info: Processing started: Fri Apr 10 14:05:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register MIN_MAX:inst80\|SYNC_OUT_DATA\[2\] register Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\] -451 ps " "Info: Slack time is -451 ps for clock \"IN_CLK\" between source register \"MIN_MAX:inst80\|SYNC_OUT_DATA\[2\]\" and destination register \"Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "77.21 MHz 12.951 ns " "Info: Fmax is 77.21 MHz (period= 12.951 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.791 ns + Largest register register " "Info: + Largest register to register requirement is 11.791 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.500 ns " "Info: + Latch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\] 2 REG LC_X10_Y3_N1 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N1; Fanout = 2; REG Node = 'Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX:inst80\|SYNC_OUT_DATA\[2\] 2 REG LC_X12_Y5_N5 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'MIN_MAX:inst80\|SYNC_OUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst80|SYNC_OUT_DATA[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst80|SYNC_OUT_DATA[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst80|SYNC_OUT_DATA[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.242 ns - Longest register register " "Info: - Longest register to register delay is 12.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIN_MAX:inst80\|SYNC_OUT_DATA\[2\] 1 REG LC_X12_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N5; Fanout = 3; REG Node = 'MIN_MAX:inst80\|SYNC_OUT_DATA\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.511 ns) 1.457 ns Synchronization:inst74\|trigger:trigger_1\|DATA_SYNC\[2\]~5 2 COMB LC_X12_Y5_N2 4 " "Info: 2: + IC(0.946 ns) + CELL(0.511 ns) = 1.457 ns; Loc. = LC_X12_Y5_N2; Fanout = 4; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|DATA_SYNC\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { MIN_MAX:inst80|SYNC_OUT_DATA[2] Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.978 ns) 4.314 ns Synchronization:inst74\|trigger:trigger_1\|LessThan0~27 3 COMB LC_X10_Y5_N2 1 " "Info: 3: + IC(1.879 ns) + CELL(0.978 ns) = 4.314 ns; Loc. = LC_X10_Y5_N2; Fanout = 1; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst74|trigger:trigger_1|LessThan0~27 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.437 ns Synchronization:inst74\|trigger:trigger_1\|LessThan0~22 4 COMB LC_X10_Y5_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.437 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|LessThan0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Synchronization:inst74|trigger:trigger_1|LessThan0~27 Synchronization:inst74|trigger:trigger_1|LessThan0~22 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.698 ns Synchronization:inst74\|trigger:trigger_1\|LessThan0~17 5 COMB LC_X10_Y5_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 4.698 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Synchronization:inst74|trigger:trigger_1|LessThan0~22 Synchronization:inst74|trigger:trigger_1|LessThan0~17 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.673 ns Synchronization:inst74\|trigger:trigger_1\|LessThan0~0 6 COMB LC_X10_Y5_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 5.673 ns; Loc. = LC_X10_Y5_N7; Fanout = 2; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Synchronization:inst74|trigger:trigger_1|LessThan0~17 Synchronization:inst74|trigger:trigger_1|LessThan0~0 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.740 ns) 7.152 ns Synchronization:inst74\|trigger:trigger_1\|sync_state_out~0 7 COMB LC_X10_Y5_N9 10 " "Info: 7: + IC(0.739 ns) + CELL(0.740 ns) = 7.152 ns; Loc. = LC_X10_Y5_N9; Fanout = 10; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|sync_state_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Synchronization:inst74|trigger:trigger_1|LessThan0~0 Synchronization:inst74|trigger:trigger_1|sync_state_out~0 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.511 ns) 10.367 ns Synchronization:inst74\|trigger:trigger_1\|SlCounter~2 8 COMB LC_X10_Y3_N7 8 " "Info: 8: + IC(2.704 ns) + CELL(0.511 ns) = 10.367 ns; Loc. = LC_X10_Y3_N7; Fanout = 8; COMB Node = 'Synchronization:inst74\|trigger:trigger_1\|SlCounter~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { Synchronization:inst74|trigger:trigger_1|sync_state_out~0 Synchronization:inst74|trigger:trigger_1|SlCounter~2 } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(1.061 ns) 12.242 ns Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\] 9 REG LC_X10_Y3_N1 2 " "Info: 9: + IC(0.814 ns) + CELL(1.061 ns) = 12.242 ns; Loc. = LC_X10_Y3_N1; Fanout = 2; REG Node = 'Synchronization:inst74\|trigger:trigger_1\|SlCounter\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { Synchronization:inst74|trigger:trigger_1|SlCounter~2 Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "trigger.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/trigger.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.160 ns ( 42.15 % ) " "Info: Total cell delay = 5.160 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.082 ns ( 57.85 % ) " "Info: Total interconnect delay = 7.082 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { MIN_MAX:inst80|SYNC_OUT_DATA[2] Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst74|trigger:trigger_1|LessThan0~27 Synchronization:inst74|trigger:trigger_1|LessThan0~22 Synchronization:inst74|trigger:trigger_1|LessThan0~17 Synchronization:inst74|trigger:trigger_1|LessThan0~0 Synchronization:inst74|trigger:trigger_1|sync_state_out~0 Synchronization:inst74|trigger:trigger_1|SlCounter~2 Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { MIN_MAX:inst80|SYNC_OUT_DATA[2] {} Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 {} Synchronization:inst74|trigger:trigger_1|LessThan0~27 {} Synchronization:inst74|trigger:trigger_1|LessThan0~22 {} Synchronization:inst74|trigger:trigger_1|LessThan0~17 {} Synchronization:inst74|trigger:trigger_1|LessThan0~0 {} Synchronization:inst74|trigger:trigger_1|sync_state_out~0 {} Synchronization:inst74|trigger:trigger_1|SlCounter~2 {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.946ns 1.879ns 0.000ns 0.000ns 0.000ns 0.739ns 2.704ns 0.814ns } { 0.000ns 0.511ns 0.978ns 0.123ns 0.261ns 0.975ns 0.740ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst80|SYNC_OUT_DATA[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst80|SYNC_OUT_DATA[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { MIN_MAX:inst80|SYNC_OUT_DATA[2] Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 Synchronization:inst74|trigger:trigger_1|LessThan0~27 Synchronization:inst74|trigger:trigger_1|LessThan0~22 Synchronization:inst74|trigger:trigger_1|LessThan0~17 Synchronization:inst74|trigger:trigger_1|LessThan0~0 Synchronization:inst74|trigger:trigger_1|sync_state_out~0 Synchronization:inst74|trigger:trigger_1|SlCounter~2 Synchronization:inst74|trigger:trigger_1|SlCounter[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { MIN_MAX:inst80|SYNC_OUT_DATA[2] {} Synchronization:inst74|trigger:trigger_1|DATA_SYNC[2]~5 {} Synchronization:inst74|trigger:trigger_1|LessThan0~27 {} Synchronization:inst74|trigger:trigger_1|LessThan0~22 {} Synchronization:inst74|trigger:trigger_1|LessThan0~17 {} Synchronization:inst74|trigger:trigger_1|LessThan0~0 {} Synchronization:inst74|trigger:trigger_1|sync_state_out~0 {} Synchronization:inst74|trigger:trigger_1|SlCounter~2 {} Synchronization:inst74|trigger:trigger_1|SlCounter[7] {} } { 0.000ns 0.946ns 1.879ns 0.000ns 0.000ns 0.000ns 0.739ns 2.704ns 0.814ns } { 0.000ns 0.511ns 0.978ns 0.123ns 0.261ns 0.975ns 0.740ns 0.511ns 1.061ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'IN_CLK' 68 " "Warning: Can't achieve timing requirement Clock Setup: 'IN_CLK' along 68 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register Registers:inst\|STR register Registers:inst\|Start_Write_s 1.39 ns " "Info: Minimum slack time is 1.39 ns for clock \"IN_CLK\" between source register \"Registers:inst\|STR\" and destination register \"Registers:inst\|Start_Write_s\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.235 ns + Shortest register register " "Info: + Shortest register to register delay is 1.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|STR 1 REG LC_X7_Y5_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; REG Node = 'Registers:inst\|STR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|STR } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.280 ns) 1.235 ns Registers:inst\|Start_Write_s 2 REG LC_X7_Y5_N4 150 " "Info: 2: + IC(0.955 ns) + CELL(0.280 ns) = 1.235 ns; Loc. = LC_X7_Y5_N4; Fanout = 150; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.67 % ) " "Info: Total cell delay = 0.280 ns ( 22.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 77.33 % ) " "Info: Total interconnect delay = 0.955 ns ( 77.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.235 ns" { Registers:inst|STR {} Registers:inst|Start_Write_s {} } { 0.000ns 0.955ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 12.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 12.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|Start_Write_s 2 REG LC_X7_Y5_N4 150 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N4; Fanout = 150; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|STR 2 REG LC_X7_Y5_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N5; Fanout = 1; REG Node = 'Registers:inst\|STR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 103 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { Registers:inst|STR Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.235 ns" { Registers:inst|STR {} Registers:inst|Start_Write_s {} } { 0.000ns 0.955ns } { 0.000ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|STR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|STR {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MIN_MAX:inst81\|MIN_DATA_OUT\[7\] ADC_DATA_B\[7\] IN_CLK 15.504 ns register " "Info: tsu for register \"MIN_MAX:inst81\|MIN_DATA_OUT\[7\]\" (data pin = \"ADC_DATA_B\[7\]\", clock pin = \"IN_CLK\") is 15.504 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.852 ns + Longest pin register " "Info: + Longest pin to register delay is 18.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DATA_B\[7\] 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'ADC_DATA_B\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DATA_B[7] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1608 -872 -704 -1592 "ADC_DATA_B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.666 ns) + CELL(0.914 ns) 10.712 ns MIN_MAX:inst81\|IN_DATA\[7\]~0 2 COMB LC_X11_Y4_N2 2 " "Info: 2: + IC(8.666 ns) + CELL(0.914 ns) = 10.712 ns; Loc. = LC_X11_Y4_N2; Fanout = 2; COMB Node = 'MIN_MAX:inst81\|IN_DATA\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.580 ns" { ADC_DATA_B[7] MIN_MAX:inst81|IN_DATA[7]~0 } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(0.740 ns) 14.537 ns MIN_MAX:inst81\|LessThan1~0 3 COMB LC_X12_Y2_N7 1 " "Info: 3: + IC(3.085 ns) + CELL(0.740 ns) = 14.537 ns; Loc. = LC_X12_Y2_N7; Fanout = 1; COMB Node = 'MIN_MAX:inst81\|LessThan1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { MIN_MAX:inst81|IN_DATA[7]~0 MIN_MAX:inst81|LessThan1~0 } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.740 ns) 15.996 ns MIN_MAX:inst81\|MIN_DATA_OUT~1 4 COMB LC_X12_Y2_N9 8 " "Info: 4: + IC(0.719 ns) + CELL(0.740 ns) = 15.996 ns; Loc. = LC_X12_Y2_N9; Fanout = 8; COMB Node = 'MIN_MAX:inst81\|MIN_DATA_OUT~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { MIN_MAX:inst81|LessThan1~0 MIN_MAX:inst81|MIN_DATA_OUT~1 } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(1.243 ns) 18.852 ns MIN_MAX:inst81\|MIN_DATA_OUT\[7\] 5 REG LC_X11_Y1_N5 2 " "Info: 5: + IC(1.613 ns) + CELL(1.243 ns) = 18.852 ns; Loc. = LC_X11_Y1_N5; Fanout = 2; REG Node = 'MIN_MAX:inst81\|MIN_DATA_OUT\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { MIN_MAX:inst81|MIN_DATA_OUT~1 MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.769 ns ( 25.30 % ) " "Info: Total cell delay = 4.769 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.083 ns ( 74.70 % ) " "Info: Total interconnect delay = 14.083 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.852 ns" { ADC_DATA_B[7] MIN_MAX:inst81|IN_DATA[7]~0 MIN_MAX:inst81|LessThan1~0 MIN_MAX:inst81|MIN_DATA_OUT~1 MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.852 ns" { ADC_DATA_B[7] {} ADC_DATA_B[7]~combout {} MIN_MAX:inst81|IN_DATA[7]~0 {} MIN_MAX:inst81|LessThan1~0 {} MIN_MAX:inst81|MIN_DATA_OUT~1 {} MIN_MAX:inst81|MIN_DATA_OUT[7] {} } { 0.000ns 0.000ns 8.666ns 3.085ns 0.719ns 1.613ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX:inst81\|MIN_DATA_OUT\[7\] 2 REG LC_X11_Y1_N5 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y1_N5; Fanout = 2; REG Node = 'MIN_MAX:inst81\|MIN_DATA_OUT\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst81|MIN_DATA_OUT[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.852 ns" { ADC_DATA_B[7] MIN_MAX:inst81|IN_DATA[7]~0 MIN_MAX:inst81|LessThan1~0 MIN_MAX:inst81|MIN_DATA_OUT~1 MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.852 ns" { ADC_DATA_B[7] {} ADC_DATA_B[7]~combout {} MIN_MAX:inst81|IN_DATA[7]~0 {} MIN_MAX:inst81|LessThan1~0 {} MIN_MAX:inst81|MIN_DATA_OUT~1 {} MIN_MAX:inst81|MIN_DATA_OUT[7] {} } { 0.000ns 0.000ns 8.666ns 3.085ns 0.719ns 1.613ns } { 0.000ns 1.132ns 0.914ns 0.740ns 0.740ns 1.243ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX:inst81|MIN_DATA_OUT[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX:inst81|MIN_DATA_OUT[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN_CLK SRAM_OE Registers:inst\|Start_Write_s 14.694 ns register " "Info: tco from clock \"IN_CLK\" to destination pin \"SRAM_OE\" through register \"Registers:inst\|Start_Write_s\" is 14.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns Registers:inst\|Start_Write_s 2 REG LC_X7_Y5_N4 150 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N4; Fanout = 150; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.637 ns + Longest register pin " "Info: + Longest register to pin delay is 10.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst\|Start_Write_s 1 REG LC_X7_Y5_N4 150 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N4; Fanout = 150; REG Node = 'Registers:inst\|Start_Write_s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst|Start_Write_s } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.723 ns) + CELL(0.511 ns) 5.234 ns inst46 2 COMB LC_X11_Y7_N4 1 " "Info: 2: + IC(4.723 ns) + CELL(0.511 ns) = 5.234 ns; Loc. = LC_X11_Y7_N4; Fanout = 1; COMB Node = 'inst46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { Registers:inst|Start_Write_s inst46 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1312 592 656 -1264 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.081 ns) + CELL(2.322 ns) 10.637 ns SRAM_OE 3 PIN PIN_77 0 " "Info: 3: + IC(3.081 ns) + CELL(2.322 ns) = 10.637 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'SRAM_OE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { inst46 SRAM_OE } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1296 720 896 -1280 "SRAM_OE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 26.63 % ) " "Info: Total cell delay = 2.833 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.804 ns ( 73.37 % ) " "Info: Total interconnect delay = 7.804 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.637 ns" { Registers:inst|Start_Write_s inst46 SRAM_OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.637 ns" { Registers:inst|Start_Write_s {} inst46 {} SRAM_OE {} } { 0.000ns 4.723ns 3.081ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK Registers:inst|Start_Write_s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} Registers:inst|Start_Write_s {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.637 ns" { Registers:inst|Start_Write_s inst46 SRAM_OE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.637 ns" { Registers:inst|Start_Write_s {} inst46 {} SRAM_OE {} } { 0.000ns 4.723ns 3.081ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS MCU_DATA\[3\] 24.981 ns Longest " "Info: Longest tpd from source pin \"RS\" to destination pin \"MCU_DATA\[3\]\" is 24.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 PIN PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; PIN Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1104 -904 -736 -1088 "RS" "" } { -1672 640 672 -1656 "RS" "" } { -1040 192 256 -1024 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.964 ns) + CELL(0.740 ns) 8.836 ns Registers:inst\|Mux4~8 2 COMB LC_X5_Y4_N0 1 " "Info: 2: + IC(6.964 ns) + CELL(0.740 ns) = 8.836 ns; Loc. = LC_X5_Y4_N0; Fanout = 1; COMB Node = 'Registers:inst\|Mux4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.704 ns" { RS Registers:inst|Mux4~8 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.914 ns) 11.670 ns Registers:inst\|Mux4~9 3 COMB LC_X5_Y5_N2 1 " "Info: 3: + IC(1.920 ns) + CELL(0.914 ns) = 11.670 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'Registers:inst\|Mux4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Registers:inst|Mux4~8 Registers:inst|Mux4~9 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.740 ns) 13.559 ns Registers:inst\|Mux4~10 4 COMB LC_X6_Y5_N0 1 " "Info: 4: + IC(1.149 ns) + CELL(0.740 ns) = 13.559 ns; Loc. = LC_X6_Y5_N0; Fanout = 1; COMB Node = 'Registers:inst\|Mux4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { Registers:inst|Mux4~9 Registers:inst|Mux4~10 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.678 ns) + CELL(0.511 ns) 18.748 ns Registers:inst\|Mux4~11 5 COMB LC_X8_Y6_N2 1 " "Info: 5: + IC(4.678 ns) + CELL(0.511 ns) = 18.748 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'Registers:inst\|Mux4~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { Registers:inst|Mux4~10 Registers:inst|Mux4~11 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.911 ns) + CELL(2.322 ns) 24.981 ns MCU_DATA\[3\] 6 PIN PIN_112 0 " "Info: 6: + IC(3.911 ns) + CELL(2.322 ns) = 24.981 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'MCU_DATA\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { Registers:inst|Mux4~11 MCU_DATA[3] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1488 720 896 -1472 "MCU_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.359 ns ( 25.46 % ) " "Info: Total cell delay = 6.359 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.622 ns ( 74.54 % ) " "Info: Total interconnect delay = 18.622 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.981 ns" { RS Registers:inst|Mux4~8 Registers:inst|Mux4~9 Registers:inst|Mux4~10 Registers:inst|Mux4~11 MCU_DATA[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.981 ns" { RS {} RS~combout {} Registers:inst|Mux4~8 {} Registers:inst|Mux4~9 {} Registers:inst|Mux4~10 {} Registers:inst|Mux4~11 {} MCU_DATA[3] {} } { 0.000ns 0.000ns 6.964ns 1.920ns 1.149ns 4.678ns 3.911ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\] LA_DATA_IN\[1\] IN_CLK -2.265 ns register " "Info: th for register \"lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"LA_DATA_IN\[1\]\", clock pin = \"IN_CLK\") is -2.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 179 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 179; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1848 -1008 -840 -1832 "IN_CLK" "" } { -1440 448 584 -1424 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LC_X9_Y6_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X9_Y6_N0; Fanout = 5; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.167 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LA_DATA_IN\[1\] 1 PIN PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'LA_DATA_IN\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_DATA_IN[1] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -2064 -952 -784 -2048 "LA_DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.280 ns) 6.167 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LC_X9_Y6_N0 5 " "Info: 2: + IC(4.755 ns) + CELL(0.280 ns) = 6.167 ns; Loc. = LC_X9_Y6_N0; Fanout = 5; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { LA_DATA_IN[1] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 22.90 % ) " "Info: Total cell delay = 1.412 ns ( 22.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 77.10 % ) " "Info: Total interconnect delay = 4.755 ns ( 77.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { LA_DATA_IN[1] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { LA_DATA_IN[1] {} LA_DATA_IN[1]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.755ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { LA_DATA_IN[1] lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { LA_DATA_IN[1] {} LA_DATA_IN[1]~combout {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.755ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 14:05:14 2015 " "Info: Processing ended: Fri Apr 10 14:05:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
