// Seed: 2026118737
module module_0;
  id_1(
      .id_0(), .id_1(id_2), .id_2(1'b0), .id_3(id_2), .id_4(id_3)
  );
  wire id_4;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    output logic id_4,
    output uwire id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    output logic id_9,
    input logic id_10,
    input uwire id_11,
    input logic id_12,
    input supply0 id_13,
    input tri id_14,
    output tri id_15,
    input supply1 id_16,
    output wand id_17,
    input wire id_18,
    input wor id_19,
    output logic id_20,
    input supply0 id_21,
    output supply1 id_22,
    output logic id_23
    , id_25
);
  final begin
    if (1) begin
      id_20 <= id_10;
    end else id_23 <= #1 "";
    if (id_8) begin
      id_4  <= 1;
      id_20 <= id_0;
    end
  end
  assign id_25 = 1;
  always @(posedge id_11) begin
    id_9 <= id_12;
  end
  module_0();
  wire id_26, id_27;
  wire id_28;
  id_29 :
  assert property (@(posedge id_19) 1)
  else $display;
endmodule
