A system verilog project that explore delay optimization for a baseline FIR using different adders.
Tradeoffs between delay vs power vs die area are also considered.
