Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 25 16:33:23 2022
| Host         : LAPTOP-IP0GL19C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file shift_led_timing_summary_routed.rpt -pb shift_led_timing_summary_routed.pb -rpx shift_led_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.552        0.000                      0                   36        0.229        0.000                      0                   36        9.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.552        0.000                      0                   36        0.229        0.000                      0                   36        9.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.552ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.781ns (40.073%)  route 2.663ns (59.927%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.551 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    cnt_reg[20]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.816 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.816    cnt_reg[24]_i_1_n_6
    SLICE_X113Y149       FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y149       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 15.552    

Slack (MET) :             15.557ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.776ns (40.005%)  route 2.663ns (59.995%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.551 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    cnt_reg[20]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.811 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.811    cnt_reg[24]_i_1_n_4
    SLICE_X113Y149       FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y149       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 15.557    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.716ns (39.183%)  route 2.663ns (60.817%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.551 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    cnt_reg[20]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.751 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.751    cnt_reg[24]_i_1_n_5
    SLICE_X113Y149       FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y149       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.636ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.697ns (38.918%)  route 2.663ns (61.082%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.551 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    cnt_reg[20]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.732 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.732    cnt_reg[24]_i_1_n_7
    SLICE_X113Y149       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y149       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                 15.636    

Slack (MET) :             15.650ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.683ns (38.722%)  route 2.663ns (61.278%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.718 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.718    cnt_reg[20]_i_1_n_6
    SLICE_X113Y148       FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y148       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                 15.650    

Slack (MET) :             15.655ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.678ns (38.651%)  route 2.663ns (61.349%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.713 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.713    cnt_reg[20]_i_1_n_4
    SLICE_X113Y148       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y148       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                 15.655    

Slack (MET) :             15.715ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.618ns (37.791%)  route 2.663ns (62.209%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.653 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.653    cnt_reg[20]_i_1_n_5
    SLICE_X113Y148       FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y148       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 15.715    

Slack (MET) :             15.734ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.599ns (37.514%)  route 2.663ns (62.486%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.453 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    cnt_reg[16]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.634 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.634    cnt_reg[20]_i_1_n_7
    SLICE_X113Y148       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y148       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 15.734    

Slack (MET) :             15.748ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.585ns (37.308%)  route 2.663ns (62.692%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.620 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.620    cnt_reg[16]_i_1_n_6
    SLICE_X113Y147       FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y147       FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y147       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 15.748    

Slack (MET) :             15.753ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.580ns (37.234%)  route 2.663ns (62.766%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.745     5.372    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.379     5.751 f  cnt_reg[3]/Q
                         net (fo=2, routed)           0.571     6.322    cnt_reg[3]
    SLICE_X112Y143       LUT4 (Prop_lut4_I2_O)        0.105     6.427 f  led[3]_i_4/O
                         net (fo=1, routed)           0.964     7.390    led[3]_i_4_n_0
    SLICE_X112Y147       LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  led[3]_i_1/O
                         net (fo=33, routed)          1.129     8.624    load
    SLICE_X113Y143       LUT2 (Prop_lut2_I1_O)        0.105     8.729 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.729    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.061 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.061    cnt_reg[0]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.159 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    cnt_reg[4]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.257 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.257    cnt_reg[8]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.355 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.355    cnt_reg[12]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.615 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.615    cnt_reg[16]_i_1_n_4
    SLICE_X113Y147       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.354 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570    24.924    sys_clk_IBUF_BUFG
    SLICE_X113Y147       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.421    25.345    
                         clock uncertainty           -0.035    25.309    
    SLICE_X113Y147       FDCE (Setup_fdce_C_D)        0.059    25.368    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.368    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                 15.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.913%)  route 0.124ns (43.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.970 r  led_reg[3]/Q
                         net (fo=2, routed)           0.124     2.094    led_OBUF[3]
    SLICE_X112Y147       FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y147       FDCE (Hold_fdce_C_D)         0.059     1.865    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.847%)  route 0.179ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.970 r  led_reg[1]/Q
                         net (fo=2, routed)           0.179     2.148    led_OBUF[1]
    SLICE_X112Y147       FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[2]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y147       FDPE (Hold_fdpe_C_D)         0.063     1.869    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.234%)  route 0.176ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDCE (Prop_fdce_C_Q)         0.164     1.970 r  led_reg[0]/Q
                         net (fo=2, routed)           0.176     2.146    led_OBUF[0]
    SLICE_X112Y147       FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[1]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y147       FDPE (Hold_fdpe_C_D)         0.052     1.858    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.286%)  route 0.206ns (55.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       FDPE (Prop_fdpe_C_Q)         0.164     1.970 r  led_reg[2]/Q
                         net (fo=2, routed)           0.206     2.176    led_OBUF[2]
    SLICE_X112Y147       FDPE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X112Y147       FDPE                                         r  led_reg[3]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y147       FDPE (Hold_fdpe_C_D)         0.063     1.869    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.272%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X113Y147       FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.168     2.114    cnt_reg[19]
    SLICE_X113Y147       LUT2 (Prop_lut2_I0_O)        0.045     2.159 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.159    cnt[16]_i_2_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.222 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.222    cnt_reg[16]_i_1_n_4
    SLICE_X113Y147       FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X113Y147       FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y147       FDCE (Hold_fdce_C_D)         0.105     1.911    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.168     2.113    cnt_reg[3]
    SLICE_X113Y143       LUT2 (Prop_lut2_I0_O)        0.045     2.158 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.158    cnt[0]_i_3_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.221 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    cnt_reg[0]_i_1_n_4
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    sys_clk_IBUF_BUFG
    SLICE_X113Y143       FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y143       FDCE (Hold_fdce_C_D)         0.105     1.910    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    sys_clk_IBUF_BUFG
    SLICE_X113Y146       FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     2.115    cnt_reg[15]
    SLICE_X113Y146       LUT2 (Prop_lut2_I0_O)        0.045     2.160 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     2.160    cnt[12]_i_2_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.223 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.223    cnt_reg[12]_i_1_n_4
    SLICE_X113Y146       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    sys_clk_IBUF_BUFG
    SLICE_X113Y146       FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y146       FDCE (Hold_fdce_C_D)         0.105     1.910    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.169     2.116    cnt_reg[23]
    SLICE_X113Y148       LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     2.161    cnt[20]_i_2_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.224 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.224    cnt_reg[20]_i_1_n_4
    SLICE_X113Y148       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X113Y148       FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y148       FDCE (Hold_fdce_C_D)         0.105     1.911    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.719     1.806    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.169     2.116    cnt_reg[27]
    SLICE_X113Y149       LUT2 (Prop_lut2_I0_O)        0.045     2.161 r  cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     2.161    cnt[24]_i_2_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.224 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.224    cnt_reg[24]_i_1_n_4
    SLICE_X113Y149       FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.995     2.337    sys_clk_IBUF_BUFG
    SLICE_X113Y149       FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y149       FDCE (Hold_fdce_C_D)         0.105     1.911    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    sys_clk_IBUF_BUFG
    SLICE_X113Y144       FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.169     2.115    cnt_reg[7]
    SLICE_X113Y144       LUT2 (Prop_lut2_I0_O)        0.045     2.160 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.160    cnt[4]_i_2_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.223 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.223    cnt_reg[4]_i_1_n_4
    SLICE_X113Y144       FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    sys_clk_IBUF_BUFG
    SLICE_X113Y144       FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y144       FDCE (Hold_fdce_C_D)         0.105     1.910    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y143  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y145  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y145  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y146  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y146  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y146  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y146  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y147  cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y147  cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y143  cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y143  cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y143  cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y143  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y145  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y146  cnt_reg[13]/C



