# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
set_param iopl.placeGlobalClockInstsInIOPlacer 0
set_param iopl.placeRegionalClockInstsInIOPlacer 0
set_param xicom.use_bs_reader 1
debug::add_scope route 5
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7z010clg400-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.cache/wt [current_project]
set_property parent.project_path /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:microzed_7010:part0:1.0 [current_project]
set_property ip_repo_paths {
  /DIST/home/asoehn/ip_repo/Test_AXI_Master_simple_1.0
  /DIST/home/asoehn/ip_repo
} [current_project]
add_files /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/Test_AXI_Master_simple_v1_0_hw_1.bd
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_board.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_2/Test_AXI_Master_simple_v1_0_hw_1_clk_wiz_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_sys_reset_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_quad_spi_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_axi_timer_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/ipshared/xilinx.com/jtag_axi_v1_0/ede2cda2/constraints/jtag_axi.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_jtag_axi_0_0_2/Test_AXI_Master_simple_v1_0_hw_1_jtag_axi_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_xbar_0_2/Test_AXI_Master_simple_v1_0_hw_1_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_xbar_1_2/Test_AXI_Master_simple_v1_0_hw_1_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_auto_pc_0_1/Test_AXI_Master_simple_v1_0_hw_1_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/ip/Test_AXI_Master_simple_v1_0_hw_1_auto_pc_1_1/Test_AXI_Master_simple_v1_0_hw_1_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/Test_AXI_Master_simple_v1_0_hw_1_ooc.xdc]
set_property is_locked true [get_files /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/bd/Test_AXI_Master_simple_v1_0_hw_1/Test_AXI_Master_simple_v1_0_hw_1.bd]

read_verilog -library xil_defaultlib /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/sources_1/imports/hdl/Test_AXI_Master_simple_v1_0_hw_1_wrapper.v
read_xdc /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/constrs_1/new/Test_AXI_Master_simple_v1_0_hw_1_wrapper_2.xdc
set_property used_in_implementation false [get_files /DIST/home/asoehn/Syma_Flight_Final/Syma_Flight_Final.srcs/constrs_1/new/Test_AXI_Master_simple_v1_0_hw_1_wrapper_2.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
catch { write_hwdef -file Test_AXI_Master_simple_v1_0_hw_1_wrapper.hwdef }
synth_design -top Test_AXI_Master_simple_v1_0_hw_1_wrapper -part xc7z010clg400-1
write_checkpoint -noxdef Test_AXI_Master_simple_v1_0_hw_1_wrapper.dcp
catch { report_utilization -file Test_AXI_Master_simple_v1_0_hw_1_wrapper_utilization_synth.rpt -pb Test_AXI_Master_simple_v1_0_hw_1_wrapper_utilization_synth.pb }
