/// Auto-generated register definitions for Ethernet_DMA
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::ethernet_dma {

// ============================================================================
// Ethernet_DMA - Ethernet: DMA controller operation
// Base Address: 0x40029000
// ============================================================================

/// Ethernet_DMA Register Structure
struct Ethernet_DMA_Registers {

    /// Ethernet DMA bus mode register
    /// Offset: 0x0000
    /// Reset value: 0x00002101
    /// Access: read-write
    volatile uint32_t DMABMR;

    /// Ethernet DMA transmit poll demand
          register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMATPDR;

    /// EHERNET DMA receive poll demand
          register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMARPDR;

    /// Ethernet DMA receive descriptor list address
          register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMARDLAR;

    /// Ethernet DMA transmit descriptor list
          address register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMATDLAR;

    /// Ethernet DMA status register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t DMASR;

    /// Ethernet DMA operation mode
          register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAOMR;

    /// Ethernet DMA interrupt enable
          register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAIER;

    /// Ethernet DMA missed frame and buffer
          overflow counter register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMFBOCR;

    /// Ethernet DMA receive status watchdog timer
          register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMARSWTR;
    uint8_t RESERVED_0028[32]; ///< Reserved

    /// Ethernet DMA current host transmit
          descriptor register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMACHTDR;

    /// Ethernet DMA current host receive descriptor
          register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMACHRDR;

    /// Ethernet DMA current host transmit buffer
          address register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMACHTBAR;

    /// Ethernet DMA current host receive buffer
          address register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMACHRBAR;
};

static_assert(sizeof(Ethernet_DMA_Registers) >= 88, "Ethernet_DMA_Registers size mismatch");

/// Ethernet_DMA peripheral instance
constexpr Ethernet_DMA_Registers* Ethernet_DMA = 
    reinterpret_cast<Ethernet_DMA_Registers*>(0x40029000);

}  // namespace alloy::hal::st::stm32f4::stm32f407::ethernet_dma
