// Seed: 1700206260
module module_0 (
    output tri id_0,
    output tri id_1,
    input supply1 id_2
);
  wire id_4;
  assign id_1 = id_2;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    input  wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wire  id_4,
    input  uwire id_5
);
  wire id_7;
  supply0 id_8, id_9 = 1;
  supply1 id_10;
  reg id_11, id_12;
  assign id_10 = id_10;
  module_0(
      id_3, id_3, id_2
  );
  always id_11 <= 1;
  reg  id_13 = 1;
  wire id_14;
  id_15(
      id_13, 1, 1, id_8 || id_10, id_11
  );
endmodule
