[2025-09-17 22:55:00] START suite=cs trace=streaming_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2590688 heartbeat IPC: 3.86 cumulative IPC: 3.86 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5443233 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5443233 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5443234 heartbeat IPC: 3.506 cumulative IPC: 5 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 17171585 heartbeat IPC: 0.8526 cumulative IPC: 0.8526 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31544771 heartbeat IPC: 0.6957 cumulative IPC: 0.7662 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 45776883 heartbeat IPC: 0.7026 cumulative IPC: 0.7438 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 61046969 heartbeat IPC: 0.6549 cumulative IPC: 0.7194 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 76978811 heartbeat IPC: 0.6277 cumulative IPC: 0.699 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 92742601 heartbeat IPC: 0.6344 cumulative IPC: 0.6873 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 108466594 heartbeat IPC: 0.636 cumulative IPC: 0.6795 (Simulation time: 00 hr 08 min 45 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 125049980 heartbeat IPC: 0.603 cumulative IPC: 0.6689 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 138182988 heartbeat IPC: 0.7614 cumulative IPC: 0.678 (Simulation time: 00 hr 10 min 11 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 149495593 cumulative IPC: 0.6689 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 149495593 cumulative IPC: 0.6689 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6689 instructions: 100000000 cycles: 149495593
CPU 0 Branch Prediction Accuracy: 99.54% MPKI: 0.0786 Average ROB Occupancy at Mispredict: 9935
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00571
BRANCH_INDIRECT: 0.0561
BRANCH_CONDITIONAL: 0.01679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 553493
LQ_STALL: 14285
SQ_STALL: 109305


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 239.41165
REPLAY_LOAD: 122.49727
NON_REPLAY_LOAD: 55.566288

== Total ==
ADDR_TRANS: 234384
REPLAY_LOAD: 201753
NON_REPLAY_LOAD: 117356

== Counts ==
ADDR_TRANS: 979
REPLAY_LOAD: 1647
NON_REPLAY_LOAD: 2112

cpu0->cpu0_STLB TOTAL        ACCESS:    1539296 HIT:    1505658 MISS:      33638 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1539296 HIT:    1505658 MISS:      33638 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 414.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5779803 HIT:    4786483 MISS:     993320 MSHR_MERGE:     325767
cpu0->cpu0_L2C LOAD         ACCESS:    4340959 HIT:    4106483 MISS:     234476 MSHR_MERGE:      39219
cpu0->cpu0_L2C RFO          ACCESS:     250331 HIT:      77905 MISS:     172426 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     739918 HIT:     223654 MISS:     516264 MSHR_MERGE:     286545
cpu0->cpu0_L2C WRITE        ACCESS:     374750 HIT:     372864 MISS:       1886 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73845 HIT:       5577 MISS:      68268 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     582916 ISSUED:     582916 USEFUL:     132764 USELESS:      49896
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12271455 HIT:    7630340 MISS:    4641115 MSHR_MERGE:     891578
cpu0->cpu0_L1I LOAD         ACCESS:   12271455 HIT:    7630340 MISS:    4641115 MSHR_MERGE:     891578
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24924029 HIT:   22045135 MISS:    2878894 MSHR_MERGE:    1806226
cpu0->cpu0_L1D LOAD         ACCESS:   14011327 HIT:   12997453 MISS:    1013874 MSHR_MERGE:     422449
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2623983 HIT:    2107702 MISS:     516281 MSHR_MERGE:     359226
cpu0->cpu0_L1D WRITE        ACCESS:    8207399 HIT:    6933324 MISS:    1274075 MSHR_MERGE:    1023732
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81320 HIT:       6656 MISS:      74664 MSHR_MERGE:        819
cpu0->cpu0_L1D PREFETCH REQUESTED:    2689585 ISSUED:    2623983 USEFUL:      82799 USELESS:      27118
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 57.42 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9917442 HIT:    9058656 MISS:     858786 MSHR_MERGE:     358718
cpu0->cpu0_ITLB LOAD         ACCESS:    9917442 HIT:    9058656 MISS:     858786 MSHR_MERGE:     358718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.628 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21481788 HIT:   20112643 MISS:    1369145 MSHR_MERGE:     329917
cpu0->cpu0_DTLB LOAD         ACCESS:   21481788 HIT:   20112643 MISS:    1369145 MSHR_MERGE:     329917
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.05 cycles
cpu0->LLC TOTAL        ACCESS:     891743 HIT:     422638 MISS:     469105 MSHR_MERGE:       7966
cpu0->LLC LOAD         ACCESS:     195257 HIT:      73390 MISS:     121867 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:     172423 HIT:      84096 MISS:      88327 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     229716 HIT:      25642 MISS:     204074 MSHR_MERGE:       7934
cpu0->LLC WRITE        ACCESS:     226079 HIT:     225100 MISS:        979 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      68268 HIT:      14410 MISS:      53858 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23303
  ROW_BUFFER_MISS:     436857
  AVG DBUS CONGESTED CYCLE: 5.182
Channel 0 WQ ROW_BUFFER_HIT:      18838
  ROW_BUFFER_MISS:      99856
  FULL:          0
Channel 0 REFRESHES ISSUED:      12458

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       913822       148740        23818        26318
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           43          270         1039         9944
  STLB miss resolved @ L2C                0           38          436         2195         6198
  STLB miss resolved @ LLC                0           65          831         5804        10379
  STLB miss resolved @ MEM                0           37         2984        11358        41391

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155705        33454       549964         4256         1649
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           50          190          343
  STLB miss resolved @ L2C                1            5           52          150          152
  STLB miss resolved @ LLC                1            1           87          513          205
  STLB miss resolved @ MEM                7            2          182          643         1298
[2025-09-17 23:06:02] END   suite=cs trace=streaming_phase2_core3 (rc=0)
