
Week10GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c28  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  08003dc8  08003dc8  00013dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fbc  08003fbc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08003fbc  08003fbc  00013fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fc4  08003fc4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fc4  08003fc4  00013fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fc8  08003fc8  00013fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08003fcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  2000007c  08004048  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08004048  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008376  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001789  00000000  00000000  00028422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  00029bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  0002a280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000158f7  00000000  00000000  0002a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ccb  00000000  00000000  000401bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085b8d  00000000  00000000  00047e8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cda17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fa4  00000000  00000000  000cda6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003db0 	.word	0x08003db0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08003db0 	.word	0x08003db0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b96e 	b.w	8000dc0 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	4604      	mov	r4, r0
 8000b04:	468c      	mov	ip, r1
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	f040 8083 	bne.w	8000c12 <__udivmoddi4+0x116>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d947      	bls.n	8000ba2 <__udivmoddi4+0xa6>
 8000b12:	fab2 f282 	clz	r2, r2
 8000b16:	b142      	cbz	r2, 8000b2a <__udivmoddi4+0x2e>
 8000b18:	f1c2 0020 	rsb	r0, r2, #32
 8000b1c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b20:	4091      	lsls	r1, r2
 8000b22:	4097      	lsls	r7, r2
 8000b24:	ea40 0c01 	orr.w	ip, r0, r1
 8000b28:	4094      	lsls	r4, r2
 8000b2a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b2e:	0c23      	lsrs	r3, r4, #16
 8000b30:	fbbc f6f8 	udiv	r6, ip, r8
 8000b34:	fa1f fe87 	uxth.w	lr, r7
 8000b38:	fb08 c116 	mls	r1, r8, r6, ip
 8000b3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b40:	fb06 f10e 	mul.w	r1, r6, lr
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d909      	bls.n	8000b5c <__udivmoddi4+0x60>
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b4e:	f080 8119 	bcs.w	8000d84 <__udivmoddi4+0x288>
 8000b52:	4299      	cmp	r1, r3
 8000b54:	f240 8116 	bls.w	8000d84 <__udivmoddi4+0x288>
 8000b58:	3e02      	subs	r6, #2
 8000b5a:	443b      	add	r3, r7
 8000b5c:	1a5b      	subs	r3, r3, r1
 8000b5e:	b2a4      	uxth	r4, r4
 8000b60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b64:	fb08 3310 	mls	r3, r8, r0, r3
 8000b68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b6c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b70:	45a6      	cmp	lr, r4
 8000b72:	d909      	bls.n	8000b88 <__udivmoddi4+0x8c>
 8000b74:	193c      	adds	r4, r7, r4
 8000b76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b7a:	f080 8105 	bcs.w	8000d88 <__udivmoddi4+0x28c>
 8000b7e:	45a6      	cmp	lr, r4
 8000b80:	f240 8102 	bls.w	8000d88 <__udivmoddi4+0x28c>
 8000b84:	3802      	subs	r0, #2
 8000b86:	443c      	add	r4, r7
 8000b88:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b8c:	eba4 040e 	sub.w	r4, r4, lr
 8000b90:	2600      	movs	r6, #0
 8000b92:	b11d      	cbz	r5, 8000b9c <__udivmoddi4+0xa0>
 8000b94:	40d4      	lsrs	r4, r2
 8000b96:	2300      	movs	r3, #0
 8000b98:	e9c5 4300 	strd	r4, r3, [r5]
 8000b9c:	4631      	mov	r1, r6
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	b902      	cbnz	r2, 8000ba6 <__udivmoddi4+0xaa>
 8000ba4:	deff      	udf	#255	; 0xff
 8000ba6:	fab2 f282 	clz	r2, r2
 8000baa:	2a00      	cmp	r2, #0
 8000bac:	d150      	bne.n	8000c50 <__udivmoddi4+0x154>
 8000bae:	1bcb      	subs	r3, r1, r7
 8000bb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb4:	fa1f f887 	uxth.w	r8, r7
 8000bb8:	2601      	movs	r6, #1
 8000bba:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bbe:	0c21      	lsrs	r1, r4, #16
 8000bc0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bc8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bcc:	428b      	cmp	r3, r1
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0xe4>
 8000bd0:	1879      	adds	r1, r7, r1
 8000bd2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0xe2>
 8000bd8:	428b      	cmp	r3, r1
 8000bda:	f200 80e9 	bhi.w	8000db0 <__udivmoddi4+0x2b4>
 8000bde:	4684      	mov	ip, r0
 8000be0:	1ac9      	subs	r1, r1, r3
 8000be2:	b2a3      	uxth	r3, r4
 8000be4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000be8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bec:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bf0:	fb08 f800 	mul.w	r8, r8, r0
 8000bf4:	45a0      	cmp	r8, r4
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x10c>
 8000bf8:	193c      	adds	r4, r7, r4
 8000bfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x10a>
 8000c00:	45a0      	cmp	r8, r4
 8000c02:	f200 80d9 	bhi.w	8000db8 <__udivmoddi4+0x2bc>
 8000c06:	4618      	mov	r0, r3
 8000c08:	eba4 0408 	sub.w	r4, r4, r8
 8000c0c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c10:	e7bf      	b.n	8000b92 <__udivmoddi4+0x96>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x12e>
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	f000 80b1 	beq.w	8000d7e <__udivmoddi4+0x282>
 8000c1c:	2600      	movs	r6, #0
 8000c1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c22:	4630      	mov	r0, r6
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	fab3 f683 	clz	r6, r3
 8000c2e:	2e00      	cmp	r6, #0
 8000c30:	d14a      	bne.n	8000cc8 <__udivmoddi4+0x1cc>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0x140>
 8000c36:	4282      	cmp	r2, r0
 8000c38:	f200 80b8 	bhi.w	8000dac <__udivmoddi4+0x2b0>
 8000c3c:	1a84      	subs	r4, r0, r2
 8000c3e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	468c      	mov	ip, r1
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d0a8      	beq.n	8000b9c <__udivmoddi4+0xa0>
 8000c4a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c4e:	e7a5      	b.n	8000b9c <__udivmoddi4+0xa0>
 8000c50:	f1c2 0320 	rsb	r3, r2, #32
 8000c54:	fa20 f603 	lsr.w	r6, r0, r3
 8000c58:	4097      	lsls	r7, r2
 8000c5a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c5e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c62:	40d9      	lsrs	r1, r3
 8000c64:	4330      	orrs	r0, r6
 8000c66:	0c03      	lsrs	r3, r0, #16
 8000c68:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c6c:	fa1f f887 	uxth.w	r8, r7
 8000c70:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c78:	fb06 f108 	mul.w	r1, r6, r8
 8000c7c:	4299      	cmp	r1, r3
 8000c7e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x19c>
 8000c84:	18fb      	adds	r3, r7, r3
 8000c86:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c8a:	f080 808d 	bcs.w	8000da8 <__udivmoddi4+0x2ac>
 8000c8e:	4299      	cmp	r1, r3
 8000c90:	f240 808a 	bls.w	8000da8 <__udivmoddi4+0x2ac>
 8000c94:	3e02      	subs	r6, #2
 8000c96:	443b      	add	r3, r7
 8000c98:	1a5b      	subs	r3, r3, r1
 8000c9a:	b281      	uxth	r1, r0
 8000c9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ca0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ca4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca8:	fb00 f308 	mul.w	r3, r0, r8
 8000cac:	428b      	cmp	r3, r1
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x1c4>
 8000cb0:	1879      	adds	r1, r7, r1
 8000cb2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cb6:	d273      	bcs.n	8000da0 <__udivmoddi4+0x2a4>
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d971      	bls.n	8000da0 <__udivmoddi4+0x2a4>
 8000cbc:	3802      	subs	r0, #2
 8000cbe:	4439      	add	r1, r7
 8000cc0:	1acb      	subs	r3, r1, r3
 8000cc2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cc6:	e778      	b.n	8000bba <__udivmoddi4+0xbe>
 8000cc8:	f1c6 0c20 	rsb	ip, r6, #32
 8000ccc:	fa03 f406 	lsl.w	r4, r3, r6
 8000cd0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cd4:	431c      	orrs	r4, r3
 8000cd6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cda:	fa01 f306 	lsl.w	r3, r1, r6
 8000cde:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ce2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ce6:	431f      	orrs	r7, r3
 8000ce8:	0c3b      	lsrs	r3, r7, #16
 8000cea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cee:	fa1f f884 	uxth.w	r8, r4
 8000cf2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cf6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cfa:	fb09 fa08 	mul.w	sl, r9, r8
 8000cfe:	458a      	cmp	sl, r1
 8000d00:	fa02 f206 	lsl.w	r2, r2, r6
 8000d04:	fa00 f306 	lsl.w	r3, r0, r6
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x220>
 8000d0a:	1861      	adds	r1, r4, r1
 8000d0c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d10:	d248      	bcs.n	8000da4 <__udivmoddi4+0x2a8>
 8000d12:	458a      	cmp	sl, r1
 8000d14:	d946      	bls.n	8000da4 <__udivmoddi4+0x2a8>
 8000d16:	f1a9 0902 	sub.w	r9, r9, #2
 8000d1a:	4421      	add	r1, r4
 8000d1c:	eba1 010a 	sub.w	r1, r1, sl
 8000d20:	b2bf      	uxth	r7, r7
 8000d22:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d26:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d2a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d2e:	fb00 f808 	mul.w	r8, r0, r8
 8000d32:	45b8      	cmp	r8, r7
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x24a>
 8000d36:	19e7      	adds	r7, r4, r7
 8000d38:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3c:	d22e      	bcs.n	8000d9c <__udivmoddi4+0x2a0>
 8000d3e:	45b8      	cmp	r8, r7
 8000d40:	d92c      	bls.n	8000d9c <__udivmoddi4+0x2a0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	4427      	add	r7, r4
 8000d46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d4a:	eba7 0708 	sub.w	r7, r7, r8
 8000d4e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d52:	454f      	cmp	r7, r9
 8000d54:	46c6      	mov	lr, r8
 8000d56:	4649      	mov	r1, r9
 8000d58:	d31a      	bcc.n	8000d90 <__udivmoddi4+0x294>
 8000d5a:	d017      	beq.n	8000d8c <__udivmoddi4+0x290>
 8000d5c:	b15d      	cbz	r5, 8000d76 <__udivmoddi4+0x27a>
 8000d5e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d62:	eb67 0701 	sbc.w	r7, r7, r1
 8000d66:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d6a:	40f2      	lsrs	r2, r6
 8000d6c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d70:	40f7      	lsrs	r7, r6
 8000d72:	e9c5 2700 	strd	r2, r7, [r5]
 8000d76:	2600      	movs	r6, #0
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	462e      	mov	r6, r5
 8000d80:	4628      	mov	r0, r5
 8000d82:	e70b      	b.n	8000b9c <__udivmoddi4+0xa0>
 8000d84:	4606      	mov	r6, r0
 8000d86:	e6e9      	b.n	8000b5c <__udivmoddi4+0x60>
 8000d88:	4618      	mov	r0, r3
 8000d8a:	e6fd      	b.n	8000b88 <__udivmoddi4+0x8c>
 8000d8c:	4543      	cmp	r3, r8
 8000d8e:	d2e5      	bcs.n	8000d5c <__udivmoddi4+0x260>
 8000d90:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d94:	eb69 0104 	sbc.w	r1, r9, r4
 8000d98:	3801      	subs	r0, #1
 8000d9a:	e7df      	b.n	8000d5c <__udivmoddi4+0x260>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	e7d2      	b.n	8000d46 <__udivmoddi4+0x24a>
 8000da0:	4660      	mov	r0, ip
 8000da2:	e78d      	b.n	8000cc0 <__udivmoddi4+0x1c4>
 8000da4:	4681      	mov	r9, r0
 8000da6:	e7b9      	b.n	8000d1c <__udivmoddi4+0x220>
 8000da8:	4666      	mov	r6, ip
 8000daa:	e775      	b.n	8000c98 <__udivmoddi4+0x19c>
 8000dac:	4630      	mov	r0, r6
 8000dae:	e74a      	b.n	8000c46 <__udivmoddi4+0x14a>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	4439      	add	r1, r7
 8000db6:	e713      	b.n	8000be0 <__udivmoddi4+0xe4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	443c      	add	r4, r7
 8000dbc:	e724      	b.n	8000c08 <__udivmoddi4+0x10c>
 8000dbe:	bf00      	nop

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b090      	sub	sp, #64	; 0x40
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dca:	f000 fcc5 	bl	8001758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dce:	f000 fa6b 	bl	80012a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd2:	f000 fafd 	bl	80013d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dd6:	f000 fad1 	bl	800137c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  {
  char temp[]="\r\n\r\nHELLO WORLD\r\n please type something to test UART\r\n\r\n\r\n";
 8000dda:	4bba      	ldr	r3, [pc, #744]	; (80010c4 <main+0x300>)
 8000ddc:	463c      	mov	r4, r7
 8000dde:	461d      	mov	r5, r3
 8000de0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df0:	c403      	stmia	r4!, {r0, r1}
 8000df2:	8022      	strh	r2, [r4, #0]
 8000df4:	3402      	adds	r4, #2
 8000df6:	0c13      	lsrs	r3, r2, #16
 8000df8:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)temp, strlen(temp),10);
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff f9ef 	bl	80001e0 <strlen>
 8000e02:	4603      	mov	r3, r0
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	4639      	mov	r1, r7
 8000e08:	230a      	movs	r3, #10
 8000e0a:	48af      	ldr	r0, [pc, #700]	; (80010c8 <main+0x304>)
 8000e0c:	f001 fd4b 	bl	80028a6 <HAL_UART_Transmit>
		/*Method 1 Polling Mode*/

//		UARTRecieveAndResponsePolling();

		/*Method 2 Interrupt Mode*/
		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 8000e10:	2220      	movs	r2, #32
 8000e12:	49ae      	ldr	r1, [pc, #696]	; (80010cc <main+0x308>)
 8000e14:	48ac      	ldr	r0, [pc, #688]	; (80010c8 <main+0x304>)
 8000e16:	f001 fdd8 	bl	80029ca <HAL_UART_Receive_IT>

		/*Method 2 W/ 1 Char Received*/
		int16_t inputchar = UARTRecieveIT();
 8000e1a:	f000 fb49 	bl	80014b0 <UARTRecieveIT>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	87fb      	strh	r3, [r7, #62]	; 0x3e
		if(inputchar!=-1)
 8000e22:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8000e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e2a:	d011      	beq.n	8000e50 <main+0x8c>
		{

			sprintf(TxDataBuffer, "\r\nReceivedChar:[%c]\r\n", inputchar);
 8000e2c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8000e30:	461a      	mov	r2, r3
 8000e32:	49a7      	ldr	r1, [pc, #668]	; (80010d0 <main+0x30c>)
 8000e34:	48a7      	ldr	r0, [pc, #668]	; (80010d4 <main+0x310>)
 8000e36:	f002 fb8d 	bl	8003554 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8000e3a:	48a6      	ldr	r0, [pc, #664]	; (80010d4 <main+0x310>)
 8000e3c:	f7ff f9d0 	bl	80001e0 <strlen>
 8000e40:	4603      	mov	r3, r0
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e48:	49a2      	ldr	r1, [pc, #648]	; (80010d4 <main+0x310>)
 8000e4a:	489f      	ldr	r0, [pc, #636]	; (80010c8 <main+0x304>)
 8000e4c:	f001 fd2b 	bl	80028a6 <HAL_UART_Transmit>
		}

		switch(System_State)
 8000e50:	4ba1      	ldr	r3, [pc, #644]	; (80010d8 <main+0x314>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b06      	cmp	r3, #6
 8000e56:	f200 81bb 	bhi.w	80011d0 <main+0x40c>
 8000e5a:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <main+0x9c>)
 8000e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e60:	08000e7d 	.word	0x08000e7d
 8000e64:	08000e85 	.word	0x08000e85
 8000e68:	08000eab 	.word	0x08000eab
 8000e6c:	08000edd 	.word	0x08000edd
 8000e70:	08000f03 	.word	0x08000f03
 8000e74:	08001105 	.word	0x08001105
 8000e78:	0800112b 	.word	0x0800112b
		{
		case System_Start:
			System_State = System_Print_Main;
 8000e7c:	4b96      	ldr	r3, [pc, #600]	; (80010d8 <main+0x314>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	701a      	strb	r2, [r3, #0]
			break;
 8000e82:	e1a5      	b.n	80011d0 <main+0x40c>

		case System_Print_Main:
			sprintf(TxDataBuffer, "[MainMenu] \r\n 1. Led controller \r\n 2. Button State \r\n\r\n\r\n");
 8000e84:	4995      	ldr	r1, [pc, #596]	; (80010dc <main+0x318>)
 8000e86:	4893      	ldr	r0, [pc, #588]	; (80010d4 <main+0x310>)
 8000e88:	f002 fb64 	bl	8003554 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8000e8c:	4891      	ldr	r0, [pc, #580]	; (80010d4 <main+0x310>)
 8000e8e:	f7ff f9a7 	bl	80001e0 <strlen>
 8000e92:	4603      	mov	r3, r0
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9a:	498e      	ldr	r1, [pc, #568]	; (80010d4 <main+0x310>)
 8000e9c:	488a      	ldr	r0, [pc, #552]	; (80010c8 <main+0x304>)
 8000e9e:	f001 fd02 	bl	80028a6 <HAL_UART_Transmit>
			System_State = System_Input_Main;
 8000ea2:	4b8d      	ldr	r3, [pc, #564]	; (80010d8 <main+0x314>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	701a      	strb	r2, [r3, #0]
			break;
 8000ea8:	e192      	b.n	80011d0 <main+0x40c>
		case System_Input_Main:
			switch(inputchar)
 8000eaa:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8000eae:	2b32      	cmp	r3, #50	; 0x32
 8000eb0:	d00a      	beq.n	8000ec8 <main+0x104>
 8000eb2:	2b32      	cmp	r3, #50	; 0x32
 8000eb4:	dc0c      	bgt.n	8000ed0 <main+0x10c>
 8000eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eba:	d00d      	beq.n	8000ed8 <main+0x114>
 8000ebc:	2b31      	cmp	r3, #49	; 0x31
 8000ebe:	d107      	bne.n	8000ed0 <main+0x10c>
			{
			case '1':
				System_State = System_Print_One;
 8000ec0:	4b85      	ldr	r3, [pc, #532]	; (80010d8 <main+0x314>)
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	701a      	strb	r2, [r3, #0]
				break;
 8000ec6:	e008      	b.n	8000eda <main+0x116>
			case '2':
				System_State = System_Print_Two;
 8000ec8:	4b83      	ldr	r3, [pc, #524]	; (80010d8 <main+0x314>)
 8000eca:	2205      	movs	r2, #5
 8000ecc:	701a      	strb	r2, [r3, #0]
				break;
 8000ece:	e004      	b.n	8000eda <main+0x116>
			case -1:
				break;
			default:
				System_State = System_Print_Main;
 8000ed0:	4b81      	ldr	r3, [pc, #516]	; (80010d8 <main+0x314>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
				break;
 8000ed6:	e000      	b.n	8000eda <main+0x116>
				break;
 8000ed8:	bf00      	nop
			}
			break;
 8000eda:	e179      	b.n	80011d0 <main+0x40c>

			case System_Print_One:
				sprintf(TxDataBuffer, "[Led controller] \r\n a. +1 Hz \r\n s. -1 Hz \r\n d. On/Off \r\n x. Back \r\n\r\n\r\n");
 8000edc:	4980      	ldr	r1, [pc, #512]	; (80010e0 <main+0x31c>)
 8000ede:	487d      	ldr	r0, [pc, #500]	; (80010d4 <main+0x310>)
 8000ee0:	f002 fb38 	bl	8003554 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8000ee4:	487b      	ldr	r0, [pc, #492]	; (80010d4 <main+0x310>)
 8000ee6:	f7ff f97b 	bl	80001e0 <strlen>
 8000eea:	4603      	mov	r3, r0
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef2:	4978      	ldr	r1, [pc, #480]	; (80010d4 <main+0x310>)
 8000ef4:	4874      	ldr	r0, [pc, #464]	; (80010c8 <main+0x304>)
 8000ef6:	f001 fcd6 	bl	80028a6 <HAL_UART_Transmit>
				System_State = System_Input_One;
 8000efa:	4b77      	ldr	r3, [pc, #476]	; (80010d8 <main+0x314>)
 8000efc:	2204      	movs	r2, #4
 8000efe:	701a      	strb	r2, [r3, #0]
				break;
 8000f00:	e166      	b.n	80011d0 <main+0x40c>
			case System_Input_One:
				switch(inputchar)
 8000f02:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8000f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f0a:	f000 80d9 	beq.w	80010c0 <main+0x2fc>
 8000f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f12:	f2c0 80d1 	blt.w	80010b8 <main+0x2f4>
 8000f16:	2b78      	cmp	r3, #120	; 0x78
 8000f18:	f300 80ce 	bgt.w	80010b8 <main+0x2f4>
 8000f1c:	2b61      	cmp	r3, #97	; 0x61
 8000f1e:	f2c0 80cb 	blt.w	80010b8 <main+0x2f4>
 8000f22:	3b61      	subs	r3, #97	; 0x61
 8000f24:	2b17      	cmp	r3, #23
 8000f26:	f200 80c7 	bhi.w	80010b8 <main+0x2f4>
 8000f2a:	a201      	add	r2, pc, #4	; (adr r2, 8000f30 <main+0x16c>)
 8000f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f30:	08000f91 	.word	0x08000f91
 8000f34:	080010b9 	.word	0x080010b9
 8000f38:	080010b9 	.word	0x080010b9
 8000f3c:	0800104d 	.word	0x0800104d
 8000f40:	080010b9 	.word	0x080010b9
 8000f44:	080010b9 	.word	0x080010b9
 8000f48:	080010b9 	.word	0x080010b9
 8000f4c:	080010b9 	.word	0x080010b9
 8000f50:	080010b9 	.word	0x080010b9
 8000f54:	080010b9 	.word	0x080010b9
 8000f58:	080010b9 	.word	0x080010b9
 8000f5c:	080010b9 	.word	0x080010b9
 8000f60:	080010b9 	.word	0x080010b9
 8000f64:	080010b9 	.word	0x080010b9
 8000f68:	080010b9 	.word	0x080010b9
 8000f6c:	080010b9 	.word	0x080010b9
 8000f70:	080010b9 	.word	0x080010b9
 8000f74:	080010b9 	.word	0x080010b9
 8000f78:	08000fef 	.word	0x08000fef
 8000f7c:	080010b9 	.word	0x080010b9
 8000f80:	080010b9 	.word	0x080010b9
 8000f84:	080010b9 	.word	0x080010b9
 8000f88:	080010b9 	.word	0x080010b9
 8000f8c:	080010b1 	.word	0x080010b1
				{
				case 'a':
					if(LED_Frequency + 1 <= 10)
 8000f90:	4b54      	ldr	r3, [pc, #336]	; (80010e4 <main+0x320>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b09      	cmp	r3, #9
 8000f96:	dc17      	bgt.n	8000fc8 <main+0x204>
					{
						LED_Frequency += 1;
 8000f98:	4b52      	ldr	r3, [pc, #328]	; (80010e4 <main+0x320>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	4a51      	ldr	r2, [pc, #324]	; (80010e4 <main+0x320>)
 8000fa0:	6013      	str	r3, [r2, #0]
						sprintf(TxDataBuffer, "LED Frequency is %d Hz \r\n" , LED_Frequency);
 8000fa2:	4b50      	ldr	r3, [pc, #320]	; (80010e4 <main+0x320>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	494f      	ldr	r1, [pc, #316]	; (80010e8 <main+0x324>)
 8000faa:	484a      	ldr	r0, [pc, #296]	; (80010d4 <main+0x310>)
 8000fac:	f002 fad2 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8000fb0:	4848      	ldr	r0, [pc, #288]	; (80010d4 <main+0x310>)
 8000fb2:	f7ff f915 	bl	80001e0 <strlen>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fbe:	4945      	ldr	r1, [pc, #276]	; (80010d4 <main+0x310>)
 8000fc0:	4841      	ldr	r0, [pc, #260]	; (80010c8 <main+0x304>)
 8000fc2:	f001 fc70 	bl	80028a6 <HAL_UART_Transmit>
 8000fc6:	e00e      	b.n	8000fe6 <main+0x222>
					}
					else
					{
						sprintf(TxDataBuffer, "LED Frequency is at Maximum \r\n");
 8000fc8:	4948      	ldr	r1, [pc, #288]	; (80010ec <main+0x328>)
 8000fca:	4842      	ldr	r0, [pc, #264]	; (80010d4 <main+0x310>)
 8000fcc:	f002 fac2 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8000fd0:	4840      	ldr	r0, [pc, #256]	; (80010d4 <main+0x310>)
 8000fd2:	f7ff f905 	bl	80001e0 <strlen>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fde:	493d      	ldr	r1, [pc, #244]	; (80010d4 <main+0x310>)
 8000fe0:	4839      	ldr	r0, [pc, #228]	; (80010c8 <main+0x304>)
 8000fe2:	f001 fc60 	bl	80028a6 <HAL_UART_Transmit>
					}
					System_State = System_Print_One;
 8000fe6:	4b3c      	ldr	r3, [pc, #240]	; (80010d8 <main+0x314>)
 8000fe8:	2203      	movs	r2, #3
 8000fea:	701a      	strb	r2, [r3, #0]
					break;
 8000fec:	e069      	b.n	80010c2 <main+0x2fe>
				case 's':
					if(LED_Frequency - 1 >= 0)
 8000fee:	4b3d      	ldr	r3, [pc, #244]	; (80010e4 <main+0x320>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	dd17      	ble.n	8001026 <main+0x262>
					{
						LED_Frequency -= 1;
 8000ff6:	4b3b      	ldr	r3, [pc, #236]	; (80010e4 <main+0x320>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	4a39      	ldr	r2, [pc, #228]	; (80010e4 <main+0x320>)
 8000ffe:	6013      	str	r3, [r2, #0]
						sprintf(TxDataBuffer, "LED Frequency is %d Hz \r\n" , LED_Frequency);
 8001000:	4b38      	ldr	r3, [pc, #224]	; (80010e4 <main+0x320>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	4938      	ldr	r1, [pc, #224]	; (80010e8 <main+0x324>)
 8001008:	4832      	ldr	r0, [pc, #200]	; (80010d4 <main+0x310>)
 800100a:	f002 faa3 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800100e:	4831      	ldr	r0, [pc, #196]	; (80010d4 <main+0x310>)
 8001010:	f7ff f8e6 	bl	80001e0 <strlen>
 8001014:	4603      	mov	r3, r0
 8001016:	b29a      	uxth	r2, r3
 8001018:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101c:	492d      	ldr	r1, [pc, #180]	; (80010d4 <main+0x310>)
 800101e:	482a      	ldr	r0, [pc, #168]	; (80010c8 <main+0x304>)
 8001020:	f001 fc41 	bl	80028a6 <HAL_UART_Transmit>
 8001024:	e00e      	b.n	8001044 <main+0x280>
					}
					else
					{
						sprintf(TxDataBuffer, "LED Frequency is at minimum \r\n");
 8001026:	4932      	ldr	r1, [pc, #200]	; (80010f0 <main+0x32c>)
 8001028:	482a      	ldr	r0, [pc, #168]	; (80010d4 <main+0x310>)
 800102a:	f002 fa93 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800102e:	4829      	ldr	r0, [pc, #164]	; (80010d4 <main+0x310>)
 8001030:	f7ff f8d6 	bl	80001e0 <strlen>
 8001034:	4603      	mov	r3, r0
 8001036:	b29a      	uxth	r2, r3
 8001038:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103c:	4925      	ldr	r1, [pc, #148]	; (80010d4 <main+0x310>)
 800103e:	4822      	ldr	r0, [pc, #136]	; (80010c8 <main+0x304>)
 8001040:	f001 fc31 	bl	80028a6 <HAL_UART_Transmit>
					}
					System_State = System_Print_One;
 8001044:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <main+0x314>)
 8001046:	2203      	movs	r2, #3
 8001048:	701a      	strb	r2, [r3, #0]
					break;
 800104a:	e03a      	b.n	80010c2 <main+0x2fe>
				case 'd':
					if(LED_State == 1)
 800104c:	4b29      	ldr	r3, [pc, #164]	; (80010f4 <main+0x330>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d117      	bne.n	8001084 <main+0x2c0>
					{
						LED_State = 0;
 8001054:	4b27      	ldr	r3, [pc, #156]	; (80010f4 <main+0x330>)
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
						HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2120      	movs	r1, #32
 800105e:	4826      	ldr	r0, [pc, #152]	; (80010f8 <main+0x334>)
 8001060:	f000 ff2c 	bl	8001ebc <HAL_GPIO_WritePin>
						sprintf(TxDataBuffer, "Turned LED Off \r\n");
 8001064:	4925      	ldr	r1, [pc, #148]	; (80010fc <main+0x338>)
 8001066:	481b      	ldr	r0, [pc, #108]	; (80010d4 <main+0x310>)
 8001068:	f002 fa74 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800106c:	4819      	ldr	r0, [pc, #100]	; (80010d4 <main+0x310>)
 800106e:	f7ff f8b7 	bl	80001e0 <strlen>
 8001072:	4603      	mov	r3, r0
 8001074:	b29a      	uxth	r2, r3
 8001076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107a:	4916      	ldr	r1, [pc, #88]	; (80010d4 <main+0x310>)
 800107c:	4812      	ldr	r0, [pc, #72]	; (80010c8 <main+0x304>)
 800107e:	f001 fc12 	bl	80028a6 <HAL_UART_Transmit>
 8001082:	e011      	b.n	80010a8 <main+0x2e4>
					}
					else
					{
						LED_State = 1;
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <main+0x330>)
 8001086:	2201      	movs	r2, #1
 8001088:	601a      	str	r2, [r3, #0]
						sprintf(TxDataBuffer, "Turned LED On \r\n");
 800108a:	491d      	ldr	r1, [pc, #116]	; (8001100 <main+0x33c>)
 800108c:	4811      	ldr	r0, [pc, #68]	; (80010d4 <main+0x310>)
 800108e:	f002 fa61 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8001092:	4810      	ldr	r0, [pc, #64]	; (80010d4 <main+0x310>)
 8001094:	f7ff f8a4 	bl	80001e0 <strlen>
 8001098:	4603      	mov	r3, r0
 800109a:	b29a      	uxth	r2, r3
 800109c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a0:	490c      	ldr	r1, [pc, #48]	; (80010d4 <main+0x310>)
 80010a2:	4809      	ldr	r0, [pc, #36]	; (80010c8 <main+0x304>)
 80010a4:	f001 fbff 	bl	80028a6 <HAL_UART_Transmit>
					}
					System_State = System_Print_One;
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <main+0x314>)
 80010aa:	2203      	movs	r2, #3
 80010ac:	701a      	strb	r2, [r3, #0]
					break;
 80010ae:	e008      	b.n	80010c2 <main+0x2fe>
				case 'x':
					System_State = System_Print_Main;
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <main+0x314>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
					break;
 80010b6:	e004      	b.n	80010c2 <main+0x2fe>
				case -1:
					break;
				default:
					System_State = System_Print_One;
 80010b8:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <main+0x314>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	701a      	strb	r2, [r3, #0]
					break;
 80010be:	e000      	b.n	80010c2 <main+0x2fe>
					break;
 80010c0:	bf00      	nop
				}
				break;
 80010c2:	e085      	b.n	80011d0 <main+0x40c>
 80010c4:	08003f24 	.word	0x08003f24
 80010c8:	200000f4 	.word	0x200000f4
 80010cc:	200000b8 	.word	0x200000b8
 80010d0:	08003dc8 	.word	0x08003dc8
 80010d4:	20000098 	.word	0x20000098
 80010d8:	200000e0 	.word	0x200000e0
 80010dc:	08003de0 	.word	0x08003de0
 80010e0:	08003e1c 	.word	0x08003e1c
 80010e4:	20000004 	.word	0x20000004
 80010e8:	08003e64 	.word	0x08003e64
 80010ec:	08003e80 	.word	0x08003e80
 80010f0:	08003ea0 	.word	0x08003ea0
 80010f4:	20000000 	.word	0x20000000
 80010f8:	40020000 	.word	0x40020000
 80010fc:	08003ec0 	.word	0x08003ec0
 8001100:	08003ed4 	.word	0x08003ed4

				case System_Print_Two:
					sprintf(TxDataBuffer, "[Button State] \r\n x. Back \r\n\r\n\r\n");
 8001104:	4959      	ldr	r1, [pc, #356]	; (800126c <main+0x4a8>)
 8001106:	485a      	ldr	r0, [pc, #360]	; (8001270 <main+0x4ac>)
 8001108:	f002 fa24 	bl	8003554 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800110c:	4858      	ldr	r0, [pc, #352]	; (8001270 <main+0x4ac>)
 800110e:	f7ff f867 	bl	80001e0 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b29a      	uxth	r2, r3
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	4955      	ldr	r1, [pc, #340]	; (8001270 <main+0x4ac>)
 800111c:	4855      	ldr	r0, [pc, #340]	; (8001274 <main+0x4b0>)
 800111e:	f001 fbc2 	bl	80028a6 <HAL_UART_Transmit>
					System_State = System_Input_Two;
 8001122:	4b55      	ldr	r3, [pc, #340]	; (8001278 <main+0x4b4>)
 8001124:	2206      	movs	r2, #6
 8001126:	701a      	strb	r2, [r3, #0]
					break;
 8001128:	e052      	b.n	80011d0 <main+0x40c>
				case System_Input_Two:
					Button_State_Bank[0] = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800112a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800112e:	4853      	ldr	r0, [pc, #332]	; (800127c <main+0x4b8>)
 8001130:	f000 feac 	bl	8001e8c <HAL_GPIO_ReadPin>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	4b51      	ldr	r3, [pc, #324]	; (8001280 <main+0x4bc>)
 800113a:	701a      	strb	r2, [r3, #0]
					if(Button_State_Bank[0] == 0 && Button_State_Bank[1] == 1)
 800113c:	4b50      	ldr	r3, [pc, #320]	; (8001280 <main+0x4bc>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d116      	bne.n	8001172 <main+0x3ae>
 8001144:	4b4e      	ldr	r3, [pc, #312]	; (8001280 <main+0x4bc>)
 8001146:	785b      	ldrb	r3, [r3, #1]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d112      	bne.n	8001172 <main+0x3ae>
					{
						sprintf(TxDataBuffer, "Pressed \r\n");
 800114c:	494d      	ldr	r1, [pc, #308]	; (8001284 <main+0x4c0>)
 800114e:	4848      	ldr	r0, [pc, #288]	; (8001270 <main+0x4ac>)
 8001150:	f002 fa00 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8001154:	4846      	ldr	r0, [pc, #280]	; (8001270 <main+0x4ac>)
 8001156:	f7ff f843 	bl	80001e0 <strlen>
 800115a:	4603      	mov	r3, r0
 800115c:	b29a      	uxth	r2, r3
 800115e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001162:	4943      	ldr	r1, [pc, #268]	; (8001270 <main+0x4ac>)
 8001164:	4843      	ldr	r0, [pc, #268]	; (8001274 <main+0x4b0>)
 8001166:	f001 fb9e 	bl	80028a6 <HAL_UART_Transmit>
						System_State = System_Print_Two;
 800116a:	4b43      	ldr	r3, [pc, #268]	; (8001278 <main+0x4b4>)
 800116c:	2205      	movs	r2, #5
 800116e:	701a      	strb	r2, [r3, #0]
 8001170:	e019      	b.n	80011a6 <main+0x3e2>
					}
					else if(Button_State_Bank[0] == 1 && Button_State_Bank[1] == 0)
 8001172:	4b43      	ldr	r3, [pc, #268]	; (8001280 <main+0x4bc>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d115      	bne.n	80011a6 <main+0x3e2>
 800117a:	4b41      	ldr	r3, [pc, #260]	; (8001280 <main+0x4bc>)
 800117c:	785b      	ldrb	r3, [r3, #1]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d111      	bne.n	80011a6 <main+0x3e2>
					{
						sprintf(TxDataBuffer, "Released \r\n");
 8001182:	4941      	ldr	r1, [pc, #260]	; (8001288 <main+0x4c4>)
 8001184:	483a      	ldr	r0, [pc, #232]	; (8001270 <main+0x4ac>)
 8001186:	f002 f9e5 	bl	8003554 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800118a:	4839      	ldr	r0, [pc, #228]	; (8001270 <main+0x4ac>)
 800118c:	f7ff f828 	bl	80001e0 <strlen>
 8001190:	4603      	mov	r3, r0
 8001192:	b29a      	uxth	r2, r3
 8001194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001198:	4935      	ldr	r1, [pc, #212]	; (8001270 <main+0x4ac>)
 800119a:	4836      	ldr	r0, [pc, #216]	; (8001274 <main+0x4b0>)
 800119c:	f001 fb83 	bl	80028a6 <HAL_UART_Transmit>
						System_State = System_Print_Two;
 80011a0:	4b35      	ldr	r3, [pc, #212]	; (8001278 <main+0x4b4>)
 80011a2:	2205      	movs	r2, #5
 80011a4:	701a      	strb	r2, [r3, #0]
					}
					Button_State_Bank[1] = Button_State_Bank[0];
 80011a6:	4b36      	ldr	r3, [pc, #216]	; (8001280 <main+0x4bc>)
 80011a8:	781a      	ldrb	r2, [r3, #0]
 80011aa:	4b35      	ldr	r3, [pc, #212]	; (8001280 <main+0x4bc>)
 80011ac:	705a      	strb	r2, [r3, #1]
					switch(inputchar)
 80011ae:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 80011b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b6:	d009      	beq.n	80011cc <main+0x408>
 80011b8:	2b78      	cmp	r3, #120	; 0x78
 80011ba:	d103      	bne.n	80011c4 <main+0x400>
					{
					case 'x':
						System_State = System_Print_Main;
 80011bc:	4b2e      	ldr	r3, [pc, #184]	; (8001278 <main+0x4b4>)
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
						break;
 80011c2:	e004      	b.n	80011ce <main+0x40a>
					case -1:
						break;
					default:
						System_State = System_Print_Two;
 80011c4:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <main+0x4b4>)
 80011c6:	2205      	movs	r2, #5
 80011c8:	701a      	strb	r2, [r3, #0]
						break;
 80011ca:	e000      	b.n	80011ce <main+0x40a>
						break;
 80011cc:	bf00      	nop
					}
					break;
 80011ce:	bf00      	nop

		}

		LED_Half_Period = ((1.0/LED_Frequency)/2.0)*1000.0;
 80011d0:	4b2e      	ldr	r3, [pc, #184]	; (800128c <main+0x4c8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f9ad 	bl	8000534 <__aeabi_i2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	f04f 0000 	mov.w	r0, #0
 80011e2:	492b      	ldr	r1, [pc, #172]	; (8001290 <main+0x4cc>)
 80011e4:	f7ff fb3a 	bl	800085c <__aeabi_ddiv>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011f8:	f7ff fb30 	bl	800085c <__aeabi_ddiv>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	4b22      	ldr	r3, [pc, #136]	; (8001294 <main+0x4d0>)
 800120a:	f7ff f9fd 	bl	8000608 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fc09 	bl	8000a2c <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	4a1e      	ldr	r2, [pc, #120]	; (8001298 <main+0x4d4>)
 800121e:	6013      	str	r3, [r2, #0]

		/*This section just simulate Work Load*/
		if(LED_State == 1 && LED_Frequency != 0)
 8001220:	4b1e      	ldr	r3, [pc, #120]	; (800129c <main+0x4d8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b01      	cmp	r3, #1
 8001226:	f47f adf3 	bne.w	8000e10 <main+0x4c>
 800122a:	4b18      	ldr	r3, [pc, #96]	; (800128c <main+0x4c8>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f43f adee 	beq.w	8000e10 <main+0x4c>
		{
			if(HAL_GetTick()-TimeStamp > LED_Half_Period)
 8001234:	f000 faf6 	bl	8001824 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	4b19      	ldr	r3, [pc, #100]	; (80012a0 <main+0x4dc>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <main+0x4d4>)
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	dd08      	ble.n	800126a <main+0x4a6>
			{
				TimeStamp = HAL_GetTick();
 8001258:	f000 fae4 	bl	8001824 <HAL_GetTick>
 800125c:	4603      	mov	r3, r0
 800125e:	4a10      	ldr	r2, [pc, #64]	; (80012a0 <main+0x4dc>)
 8001260:	6013      	str	r3, [r2, #0]
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001262:	2120      	movs	r1, #32
 8001264:	480f      	ldr	r0, [pc, #60]	; (80012a4 <main+0x4e0>)
 8001266:	f000 fe42 	bl	8001eee <HAL_GPIO_TogglePin>
	{
 800126a:	e5d1      	b.n	8000e10 <main+0x4c>
 800126c:	08003ee8 	.word	0x08003ee8
 8001270:	20000098 	.word	0x20000098
 8001274:	200000f4 	.word	0x200000f4
 8001278:	200000e0 	.word	0x200000e0
 800127c:	40020800 	.word	0x40020800
 8001280:	20000008 	.word	0x20000008
 8001284:	08003f0c 	.word	0x08003f0c
 8001288:	08003f18 	.word	0x08003f18
 800128c:	20000004 	.word	0x20000004
 8001290:	3ff00000 	.word	0x3ff00000
 8001294:	408f4000 	.word	0x408f4000
 8001298:	200000d8 	.word	0x200000d8
 800129c:	20000000 	.word	0x20000000
 80012a0:	200000dc 	.word	0x200000dc
 80012a4:	40020000 	.word	0x40020000

080012a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b094      	sub	sp, #80	; 0x50
 80012ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	2230      	movs	r2, #48	; 0x30
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f002 f944 	bl	8003544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	4b28      	ldr	r3, [pc, #160]	; (8001374 <SystemClock_Config+0xcc>)
 80012d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d4:	4a27      	ldr	r2, [pc, #156]	; (8001374 <SystemClock_Config+0xcc>)
 80012d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012da:	6413      	str	r3, [r2, #64]	; 0x40
 80012dc:	4b25      	ldr	r3, [pc, #148]	; (8001374 <SystemClock_Config+0xcc>)
 80012de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012e8:	2300      	movs	r3, #0
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	4b22      	ldr	r3, [pc, #136]	; (8001378 <SystemClock_Config+0xd0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a21      	ldr	r2, [pc, #132]	; (8001378 <SystemClock_Config+0xd0>)
 80012f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <SystemClock_Config+0xd0>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001304:	2302      	movs	r3, #2
 8001306:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001308:	2301      	movs	r3, #1
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800130c:	2310      	movs	r3, #16
 800130e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001310:	2302      	movs	r3, #2
 8001312:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001314:	2300      	movs	r3, #0
 8001316:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001318:	2310      	movs	r3, #16
 800131a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800131c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001320:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001322:	2304      	movs	r3, #4
 8001324:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001326:	2304      	movs	r3, #4
 8001328:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800132a:	f107 0320 	add.w	r3, r7, #32
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fdf8 	bl	8001f24 <HAL_RCC_OscConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800133a:	f000 f8e9 	bl	8001510 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133e:	230f      	movs	r3, #15
 8001340:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001342:	2302      	movs	r3, #2
 8001344:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800134a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800134e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001354:	f107 030c 	add.w	r3, r7, #12
 8001358:	2102      	movs	r1, #2
 800135a:	4618      	mov	r0, r3
 800135c:	f001 f85a 	bl	8002414 <HAL_RCC_ClockConfig>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001366:	f000 f8d3 	bl	8001510 <Error_Handler>
  }
}
 800136a:	bf00      	nop
 800136c:	3750      	adds	r7, #80	; 0x50
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800
 8001378:	40007000 	.word	0x40007000

0800137c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 8001382:	4a12      	ldr	r2, [pc, #72]	; (80013cc <MX_USART2_UART_Init+0x50>)
 8001384:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <MX_USART2_UART_Init+0x4c>)
 80013b4:	f001 fa2a 	bl	800280c <HAL_UART_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013be:	f000 f8a7 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200000f4 	.word	0x200000f4
 80013cc:	40004400 	.word	0x40004400

080013d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	; 0x28
 80013d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]
 80013e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <MX_GPIO_Init+0xd0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a2c      	ldr	r2, [pc, #176]	; (80014a0 <MX_GPIO_Init+0xd0>)
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b2a      	ldr	r3, [pc, #168]	; (80014a0 <MX_GPIO_Init+0xd0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b26      	ldr	r3, [pc, #152]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a25      	ldr	r2, [pc, #148]	; (80014a0 <MX_GPIO_Init+0xd0>)
 800140c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a1e      	ldr	r2, [pc, #120]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b1c      	ldr	r3, [pc, #112]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	4a17      	ldr	r2, [pc, #92]	; (80014a0 <MX_GPIO_Init+0xd0>)
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	6313      	str	r3, [r2, #48]	; 0x30
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <MX_GPIO_Init+0xd0>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	2120      	movs	r1, #32
 800145a:	4812      	ldr	r0, [pc, #72]	; (80014a4 <MX_GPIO_Init+0xd4>)
 800145c:	f000 fd2e 	bl	8001ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001466:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <MX_GPIO_Init+0xd8>)
 8001468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_GPIO_Init+0xdc>)
 8001476:	f000 fb85 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800147a:	2320      	movs	r3, #32
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147e:	2301      	movs	r3, #1
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	4804      	ldr	r0, [pc, #16]	; (80014a4 <MX_GPIO_Init+0xd4>)
 8001492:	f000 fb77 	bl	8001b84 <HAL_GPIO_Init>

}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	; 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40020000 	.word	0x40020000
 80014a8:	10210000 	.word	0x10210000
 80014ac:	40020800 	.word	0x40020800

080014b0 <UARTRecieveIT>:

}


int16_t UARTRecieveIT()
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
	static uint32_t dataPos =0;
	int16_t data=-1;
 80014b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ba:	80fb      	strh	r3, [r7, #6]
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <UARTRecieveIT+0x54>)
 80014be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <UARTRecieveIT+0x54>)
 80014c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	4a0f      	ldr	r2, [pc, #60]	; (8001508 <UARTRecieveIT+0x58>)
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d010      	beq.n	80014f4 <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];
 80014d2:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <UARTRecieveIT+0x58>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a0d      	ldr	r2, [pc, #52]	; (800150c <UARTRecieveIT+0x5c>)
 80014d8:	5cd3      	ldrb	r3, [r2, r3]
 80014da:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <UARTRecieveIT+0x58>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	4a08      	ldr	r2, [pc, #32]	; (8001504 <UARTRecieveIT+0x54>)
 80014e4:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80014e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80014ea:	fb02 f201 	mul.w	r2, r2, r1
 80014ee:	1a9b      	subs	r3, r3, r2
 80014f0:	4a05      	ldr	r2, [pc, #20]	; (8001508 <UARTRecieveIT+0x58>)
 80014f2:	6013      	str	r3, [r2, #0]
	}
	return data;
 80014f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	200000f4 	.word	0x200000f4
 8001508:	200000e4 	.word	0x200000e4
 800150c:	200000b8 	.word	0x200000b8

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001518:	e7fe      	b.n	8001518 <Error_Handler+0x8>
	...

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_MspInit+0x4c>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152a:	4a0f      	ldr	r2, [pc, #60]	; (8001568 <HAL_MspInit+0x4c>)
 800152c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001530:	6453      	str	r3, [r2, #68]	; 0x44
 8001532:	4b0d      	ldr	r3, [pc, #52]	; (8001568 <HAL_MspInit+0x4c>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_MspInit+0x4c>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	4a08      	ldr	r2, [pc, #32]	; (8001568 <HAL_MspInit+0x4c>)
 8001548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154c:	6413      	str	r3, [r2, #64]	; 0x40
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_MspInit+0x4c>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800155a:	2007      	movs	r0, #7
 800155c:	f000 fa3e 	bl	80019dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40023800 	.word	0x40023800

0800156c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08a      	sub	sp, #40	; 0x28
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a1d      	ldr	r2, [pc, #116]	; (8001600 <HAL_UART_MspInit+0x94>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d133      	bne.n	80015f6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_UART_MspInit+0x98>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	4a1b      	ldr	r2, [pc, #108]	; (8001604 <HAL_UART_MspInit+0x98>)
 8001598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800159c:	6413      	str	r3, [r2, #64]	; 0x40
 800159e:	4b19      	ldr	r3, [pc, #100]	; (8001604 <HAL_UART_MspInit+0x98>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_UART_MspInit+0x98>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a14      	ldr	r2, [pc, #80]	; (8001604 <HAL_UART_MspInit+0x98>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_UART_MspInit+0x98>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015c6:	230c      	movs	r3, #12
 80015c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ca:	2302      	movs	r3, #2
 80015cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d2:	2303      	movs	r3, #3
 80015d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015d6:	2307      	movs	r3, #7
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4809      	ldr	r0, [pc, #36]	; (8001608 <HAL_UART_MspInit+0x9c>)
 80015e2:	f000 facf 	bl	8001b84 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2026      	movs	r0, #38	; 0x26
 80015ec:	f000 fa01 	bl	80019f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015f0:	2026      	movs	r0, #38	; 0x26
 80015f2:	f000 fa1a 	bl	8001a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015f6:	bf00      	nop
 80015f8:	3728      	adds	r7, #40	; 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40004400 	.word	0x40004400
 8001604:	40023800 	.word	0x40023800
 8001608:	40020000 	.word	0x40020000

0800160c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <NMI_Handler+0x4>

08001612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <HardFault_Handler+0x4>

08001618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <MemManage_Handler+0x4>

0800161e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <BusFault_Handler+0x4>

08001624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <UsageFault_Handler+0x4>

0800162a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001658:	f000 f8d0 	bl	80017fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}

08001660 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001664:	4802      	ldr	r0, [pc, #8]	; (8001670 <USART2_IRQHandler+0x10>)
 8001666:	f001 f9e1 	bl	8002a2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200000f4 	.word	0x200000f4

08001674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <_sbrk+0x5c>)
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <_sbrk+0x60>)
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001688:	4b13      	ldr	r3, [pc, #76]	; (80016d8 <_sbrk+0x64>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <_sbrk+0x64>)
 8001692:	4a12      	ldr	r2, [pc, #72]	; (80016dc <_sbrk+0x68>)
 8001694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001696:	4b10      	ldr	r3, [pc, #64]	; (80016d8 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d207      	bcs.n	80016b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a4:	f001 ff24 	bl	80034f0 <__errno>
 80016a8:	4603      	mov	r3, r0
 80016aa:	220c      	movs	r2, #12
 80016ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	e009      	b.n	80016c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <_sbrk+0x64>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <_sbrk+0x64>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <_sbrk+0x64>)
 80016c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20020000 	.word	0x20020000
 80016d4:	00000400 	.word	0x00000400
 80016d8:	200000e8 	.word	0x200000e8
 80016dc:	20000150 	.word	0x20000150

080016e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <SystemInit+0x20>)
 80016e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ea:	4a05      	ldr	r2, [pc, #20]	; (8001700 <SystemInit+0x20>)
 80016ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800173c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001708:	480d      	ldr	r0, [pc, #52]	; (8001740 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800170a:	490e      	ldr	r1, [pc, #56]	; (8001744 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800170c:	4a0e      	ldr	r2, [pc, #56]	; (8001748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001710:	e002      	b.n	8001718 <LoopCopyDataInit>

08001712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001716:	3304      	adds	r3, #4

08001718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800171c:	d3f9      	bcc.n	8001712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800171e:	4a0b      	ldr	r2, [pc, #44]	; (800174c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001720:	4c0b      	ldr	r4, [pc, #44]	; (8001750 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001724:	e001      	b.n	800172a <LoopFillZerobss>

08001726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001728:	3204      	adds	r2, #4

0800172a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800172c:	d3fb      	bcc.n	8001726 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800172e:	f7ff ffd7 	bl	80016e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001732:	f001 fee3 	bl	80034fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001736:	f7ff fb45 	bl	8000dc4 <main>
  bx  lr    
 800173a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800173c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001744:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001748:	08003fcc 	.word	0x08003fcc
  ldr r2, =_sbss
 800174c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001750:	2000014c 	.word	0x2000014c

08001754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001754:	e7fe      	b.n	8001754 <ADC_IRQHandler>
	...

08001758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800175c:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <HAL_Init+0x40>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a0d      	ldr	r2, [pc, #52]	; (8001798 <HAL_Init+0x40>)
 8001762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001768:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <HAL_Init+0x40>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <HAL_Init+0x40>)
 800176e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001774:	4b08      	ldr	r3, [pc, #32]	; (8001798 <HAL_Init+0x40>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a07      	ldr	r2, [pc, #28]	; (8001798 <HAL_Init+0x40>)
 800177a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800177e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001780:	2003      	movs	r0, #3
 8001782:	f000 f92b 	bl	80019dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001786:	2000      	movs	r0, #0
 8001788:	f000 f808 	bl	800179c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800178c:	f7ff fec6 	bl	800151c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023c00 	.word	0x40023c00

0800179c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_InitTick+0x54>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_InitTick+0x58>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f000 f943 	bl	8001a46 <HAL_SYSTICK_Config>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e00e      	b.n	80017e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b0f      	cmp	r3, #15
 80017ce:	d80a      	bhi.n	80017e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d0:	2200      	movs	r2, #0
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	f04f 30ff 	mov.w	r0, #4294967295
 80017d8:	f000 f90b 	bl	80019f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017dc:	4a06      	ldr	r2, [pc, #24]	; (80017f8 <HAL_InitTick+0x5c>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	e000      	b.n	80017e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	2000000c 	.word	0x2000000c
 80017f4:	20000014 	.word	0x20000014
 80017f8:	20000010 	.word	0x20000010

080017fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <HAL_IncTick+0x20>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_IncTick+0x24>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4413      	add	r3, r2
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <HAL_IncTick+0x24>)
 800180e:	6013      	str	r3, [r2, #0]
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	20000014 	.word	0x20000014
 8001820:	20000138 	.word	0x20000138

08001824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  return uwTick;
 8001828:	4b03      	ldr	r3, [pc, #12]	; (8001838 <HAL_GetTick+0x14>)
 800182a:	681b      	ldr	r3, [r3, #0]
}
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	20000138 	.word	0x20000138

0800183c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <__NVIC_SetPriorityGrouping+0x44>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001858:	4013      	ands	r3, r2
 800185a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800186c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186e:	4a04      	ldr	r2, [pc, #16]	; (8001880 <__NVIC_SetPriorityGrouping+0x44>)
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	60d3      	str	r3, [r2, #12]
}
 8001874:	bf00      	nop
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	e000ed00 	.word	0xe000ed00

08001884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001888:	4b04      	ldr	r3, [pc, #16]	; (800189c <__NVIC_GetPriorityGrouping+0x18>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	0a1b      	lsrs	r3, r3, #8
 800188e:	f003 0307 	and.w	r3, r3, #7
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	db0b      	blt.n	80018ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	f003 021f 	and.w	r2, r3, #31
 80018b8:	4907      	ldr	r1, [pc, #28]	; (80018d8 <__NVIC_EnableIRQ+0x38>)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	095b      	lsrs	r3, r3, #5
 80018c0:	2001      	movs	r0, #1
 80018c2:	fa00 f202 	lsl.w	r2, r0, r2
 80018c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ca:	bf00      	nop
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000e100 	.word	0xe000e100

080018dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	6039      	str	r1, [r7, #0]
 80018e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	db0a      	blt.n	8001906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	490c      	ldr	r1, [pc, #48]	; (8001928 <__NVIC_SetPriority+0x4c>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	0112      	lsls	r2, r2, #4
 80018fc:	b2d2      	uxtb	r2, r2
 80018fe:	440b      	add	r3, r1
 8001900:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001904:	e00a      	b.n	800191c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4908      	ldr	r1, [pc, #32]	; (800192c <__NVIC_SetPriority+0x50>)
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	3b04      	subs	r3, #4
 8001914:	0112      	lsls	r2, r2, #4
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	440b      	add	r3, r1
 800191a:	761a      	strb	r2, [r3, #24]
}
 800191c:	bf00      	nop
 800191e:	370c      	adds	r7, #12
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	e000e100 	.word	0xe000e100
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001930:	b480      	push	{r7}
 8001932:	b089      	sub	sp, #36	; 0x24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	f1c3 0307 	rsb	r3, r3, #7
 800194a:	2b04      	cmp	r3, #4
 800194c:	bf28      	it	cs
 800194e:	2304      	movcs	r3, #4
 8001950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3304      	adds	r3, #4
 8001956:	2b06      	cmp	r3, #6
 8001958:	d902      	bls.n	8001960 <NVIC_EncodePriority+0x30>
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3b03      	subs	r3, #3
 800195e:	e000      	b.n	8001962 <NVIC_EncodePriority+0x32>
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001964:	f04f 32ff 	mov.w	r2, #4294967295
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43da      	mvns	r2, r3
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	401a      	ands	r2, r3
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001978:	f04f 31ff 	mov.w	r1, #4294967295
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	fa01 f303 	lsl.w	r3, r1, r3
 8001982:	43d9      	mvns	r1, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	4313      	orrs	r3, r2
         );
}
 800198a:	4618      	mov	r0, r3
 800198c:	3724      	adds	r7, #36	; 0x24
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
	...

08001998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019a8:	d301      	bcc.n	80019ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019aa:	2301      	movs	r3, #1
 80019ac:	e00f      	b.n	80019ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ae:	4a0a      	ldr	r2, [pc, #40]	; (80019d8 <SysTick_Config+0x40>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019b6:	210f      	movs	r1, #15
 80019b8:	f04f 30ff 	mov.w	r0, #4294967295
 80019bc:	f7ff ff8e 	bl	80018dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <SysTick_Config+0x40>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019c6:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <SysTick_Config+0x40>)
 80019c8:	2207      	movs	r2, #7
 80019ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	e000e010 	.word	0xe000e010

080019dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ff29 	bl	800183c <__NVIC_SetPriorityGrouping>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b086      	sub	sp, #24
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	4603      	mov	r3, r0
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	607a      	str	r2, [r7, #4]
 80019fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a04:	f7ff ff3e 	bl	8001884 <__NVIC_GetPriorityGrouping>
 8001a08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	68b9      	ldr	r1, [r7, #8]
 8001a0e:	6978      	ldr	r0, [r7, #20]
 8001a10:	f7ff ff8e 	bl	8001930 <NVIC_EncodePriority>
 8001a14:	4602      	mov	r2, r0
 8001a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff5d 	bl	80018dc <__NVIC_SetPriority>
}
 8001a22:	bf00      	nop
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b082      	sub	sp, #8
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff31 	bl	80018a0 <__NVIC_EnableIRQ>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ffa2 	bl	8001998 <SysTick_Config>
 8001a54:	4603      	mov	r3, r0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b084      	sub	sp, #16
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a6c:	f7ff feda 	bl	8001824 <HAL_GetTick>
 8001a70:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d008      	beq.n	8001a90 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2280      	movs	r2, #128	; 0x80
 8001a82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e052      	b.n	8001b36 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0216 	bic.w	r2, r2, #22
 8001a9e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	695a      	ldr	r2, [r3, #20]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001aae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d103      	bne.n	8001ac0 <HAL_DMA_Abort+0x62>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d007      	beq.n	8001ad0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 0208 	bic.w	r2, r2, #8
 8001ace:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0201 	bic.w	r2, r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ae0:	e013      	b.n	8001b0a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ae2:	f7ff fe9f 	bl	8001824 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b05      	cmp	r3, #5
 8001aee:	d90c      	bls.n	8001b0a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2220      	movs	r2, #32
 8001af4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2203      	movs	r2, #3
 8001b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e015      	b.n	8001b36 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1e4      	bne.n	8001ae2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b1c:	223f      	movs	r2, #63	; 0x3f
 8001b1e:	409a      	lsls	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d004      	beq.n	8001b5c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2280      	movs	r2, #128	; 0x80
 8001b56:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e00c      	b.n	8001b76 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2205      	movs	r2, #5
 8001b60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b089      	sub	sp, #36	; 0x24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
 8001b9e:	e159      	b.n	8001e54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	f040 8148 	bne.w	8001e4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f003 0303 	and.w	r3, r3, #3
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d005      	beq.n	8001bd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d130      	bne.n	8001c38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	2203      	movs	r2, #3
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43db      	mvns	r3, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	091b      	lsrs	r3, r3, #4
 8001c22:	f003 0201 	and.w	r2, r3, #1
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d017      	beq.n	8001c74 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	2203      	movs	r2, #3
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d123      	bne.n	8001cc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	08da      	lsrs	r2, r3, #3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3208      	adds	r2, #8
 8001c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	220f      	movs	r2, #15
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	08da      	lsrs	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3208      	adds	r2, #8
 8001cc2:	69b9      	ldr	r1, [r7, #24]
 8001cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f003 0203 	and.w	r2, r3, #3
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f000 80a2 	beq.w	8001e4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	4b57      	ldr	r3, [pc, #348]	; (8001e6c <HAL_GPIO_Init+0x2e8>)
 8001d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d12:	4a56      	ldr	r2, [pc, #344]	; (8001e6c <HAL_GPIO_Init+0x2e8>)
 8001d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d18:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1a:	4b54      	ldr	r3, [pc, #336]	; (8001e6c <HAL_GPIO_Init+0x2e8>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d26:	4a52      	ldr	r2, [pc, #328]	; (8001e70 <HAL_GPIO_Init+0x2ec>)
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	3302      	adds	r3, #2
 8001d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	220f      	movs	r2, #15
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43db      	mvns	r3, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4013      	ands	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a49      	ldr	r2, [pc, #292]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d019      	beq.n	8001d86 <HAL_GPIO_Init+0x202>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a48      	ldr	r2, [pc, #288]	; (8001e78 <HAL_GPIO_Init+0x2f4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d013      	beq.n	8001d82 <HAL_GPIO_Init+0x1fe>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a47      	ldr	r2, [pc, #284]	; (8001e7c <HAL_GPIO_Init+0x2f8>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d00d      	beq.n	8001d7e <HAL_GPIO_Init+0x1fa>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a46      	ldr	r2, [pc, #280]	; (8001e80 <HAL_GPIO_Init+0x2fc>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d007      	beq.n	8001d7a <HAL_GPIO_Init+0x1f6>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a45      	ldr	r2, [pc, #276]	; (8001e84 <HAL_GPIO_Init+0x300>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d101      	bne.n	8001d76 <HAL_GPIO_Init+0x1f2>
 8001d72:	2304      	movs	r3, #4
 8001d74:	e008      	b.n	8001d88 <HAL_GPIO_Init+0x204>
 8001d76:	2307      	movs	r3, #7
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x204>
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e004      	b.n	8001d88 <HAL_GPIO_Init+0x204>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e002      	b.n	8001d88 <HAL_GPIO_Init+0x204>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_GPIO_Init+0x204>
 8001d86:	2300      	movs	r3, #0
 8001d88:	69fa      	ldr	r2, [r7, #28]
 8001d8a:	f002 0203 	and.w	r2, r2, #3
 8001d8e:	0092      	lsls	r2, r2, #2
 8001d90:	4093      	lsls	r3, r2
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d98:	4935      	ldr	r1, [pc, #212]	; (8001e70 <HAL_GPIO_Init+0x2ec>)
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001da6:	4b38      	ldr	r3, [pc, #224]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4013      	ands	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dca:	4a2f      	ldr	r2, [pc, #188]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001dd0:	4b2d      	ldr	r3, [pc, #180]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001df4:	4a24      	ldr	r2, [pc, #144]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dfa:	4b23      	ldr	r3, [pc, #140]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4013      	ands	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e1e:	4a1a      	ldr	r2, [pc, #104]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e24:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e48:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <HAL_GPIO_Init+0x304>)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	3301      	adds	r3, #1
 8001e52:	61fb      	str	r3, [r7, #28]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	2b0f      	cmp	r3, #15
 8001e58:	f67f aea2 	bls.w	8001ba0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3724      	adds	r7, #36	; 0x24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40013800 	.word	0x40013800
 8001e74:	40020000 	.word	0x40020000
 8001e78:	40020400 	.word	0x40020400
 8001e7c:	40020800 	.word	0x40020800
 8001e80:	40020c00 	.word	0x40020c00
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40013c00 	.word	0x40013c00

08001e8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
 8001ea8:	e001      	b.n	8001eae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ecc:	787b      	ldrb	r3, [r7, #1]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ed8:	e003      	b.n	8001ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eda:	887b      	ldrh	r3, [r7, #2]
 8001edc:	041a      	lsls	r2, r3, #16
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	619a      	str	r2, [r3, #24]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f00:	887a      	ldrh	r2, [r7, #2]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4013      	ands	r3, r2
 8001f06:	041a      	lsls	r2, r3, #16
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	43d9      	mvns	r1, r3
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	400b      	ands	r3, r1
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	619a      	str	r2, [r3, #24]
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
	...

08001f24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e264      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d075      	beq.n	800202e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f42:	4ba3      	ldr	r3, [pc, #652]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d00c      	beq.n	8001f68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f4e:	4ba0      	ldr	r3, [pc, #640]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f56:	2b08      	cmp	r3, #8
 8001f58:	d112      	bne.n	8001f80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f5a:	4b9d      	ldr	r3, [pc, #628]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f66:	d10b      	bne.n	8001f80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f68:	4b99      	ldr	r3, [pc, #612]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d05b      	beq.n	800202c <HAL_RCC_OscConfig+0x108>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d157      	bne.n	800202c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e23f      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f88:	d106      	bne.n	8001f98 <HAL_RCC_OscConfig+0x74>
 8001f8a:	4b91      	ldr	r3, [pc, #580]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a90      	ldr	r2, [pc, #576]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001f90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e01d      	b.n	8001fd4 <HAL_RCC_OscConfig+0xb0>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa0:	d10c      	bne.n	8001fbc <HAL_RCC_OscConfig+0x98>
 8001fa2:	4b8b      	ldr	r3, [pc, #556]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a8a      	ldr	r2, [pc, #552]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	4b88      	ldr	r3, [pc, #544]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a87      	ldr	r2, [pc, #540]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb8:	6013      	str	r3, [r2, #0]
 8001fba:	e00b      	b.n	8001fd4 <HAL_RCC_OscConfig+0xb0>
 8001fbc:	4b84      	ldr	r3, [pc, #528]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a83      	ldr	r2, [pc, #524]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fc6:	6013      	str	r3, [r2, #0]
 8001fc8:	4b81      	ldr	r3, [pc, #516]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a80      	ldr	r2, [pc, #512]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d013      	beq.n	8002004 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7ff fc22 	bl	8001824 <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff fc1e 	bl	8001824 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e204      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff6:	4b76      	ldr	r3, [pc, #472]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0f0      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xc0>
 8002002:	e014      	b.n	800202e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002004:	f7ff fc0e 	bl	8001824 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800200c:	f7ff fc0a 	bl	8001824 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b64      	cmp	r3, #100	; 0x64
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e1f0      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201e:	4b6c      	ldr	r3, [pc, #432]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f0      	bne.n	800200c <HAL_RCC_OscConfig+0xe8>
 800202a:	e000      	b.n	800202e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d063      	beq.n	8002102 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800203a:	4b65      	ldr	r3, [pc, #404]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00b      	beq.n	800205e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002046:	4b62      	ldr	r3, [pc, #392]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800204e:	2b08      	cmp	r3, #8
 8002050:	d11c      	bne.n	800208c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002052:	4b5f      	ldr	r3, [pc, #380]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d116      	bne.n	800208c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205e:	4b5c      	ldr	r3, [pc, #368]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <HAL_RCC_OscConfig+0x152>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d001      	beq.n	8002076 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e1c4      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002076:	4b56      	ldr	r3, [pc, #344]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	4952      	ldr	r1, [pc, #328]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208a:	e03a      	b.n	8002102 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d020      	beq.n	80020d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002094:	4b4f      	ldr	r3, [pc, #316]	; (80021d4 <HAL_RCC_OscConfig+0x2b0>)
 8002096:	2201      	movs	r2, #1
 8002098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7ff fbc3 	bl	8001824 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020a2:	f7ff fbbf 	bl	8001824 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e1a5      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b4:	4b46      	ldr	r3, [pc, #280]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c0:	4b43      	ldr	r3, [pc, #268]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	4940      	ldr	r1, [pc, #256]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	600b      	str	r3, [r1, #0]
 80020d4:	e015      	b.n	8002102 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d6:	4b3f      	ldr	r3, [pc, #252]	; (80021d4 <HAL_RCC_OscConfig+0x2b0>)
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020dc:	f7ff fba2 	bl	8001824 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e4:	f7ff fb9e 	bl	8001824 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e184      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f6:	4b36      	ldr	r3, [pc, #216]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	2b00      	cmp	r3, #0
 800210c:	d030      	beq.n	8002170 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d016      	beq.n	8002144 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002116:	4b30      	ldr	r3, [pc, #192]	; (80021d8 <HAL_RCC_OscConfig+0x2b4>)
 8002118:	2201      	movs	r2, #1
 800211a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211c:	f7ff fb82 	bl	8001824 <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002124:	f7ff fb7e 	bl	8001824 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e164      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002136:	4b26      	ldr	r3, [pc, #152]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0x200>
 8002142:	e015      	b.n	8002170 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_RCC_OscConfig+0x2b4>)
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214a:	f7ff fb6b 	bl	8001824 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002152:	f7ff fb67 	bl	8001824 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e14d      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002164:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1f0      	bne.n	8002152 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 80a0 	beq.w	80022be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217e:	2300      	movs	r3, #0
 8002180:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002182:	4b13      	ldr	r3, [pc, #76]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10f      	bne.n	80021ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	4b0f      	ldr	r3, [pc, #60]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	4a0e      	ldr	r2, [pc, #56]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 8002198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800219c:	6413      	str	r3, [r2, #64]	; 0x40
 800219e:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <HAL_RCC_OscConfig+0x2ac>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021aa:	2301      	movs	r3, #1
 80021ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <HAL_RCC_OscConfig+0x2b8>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d121      	bne.n	80021fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ba:	4b08      	ldr	r3, [pc, #32]	; (80021dc <HAL_RCC_OscConfig+0x2b8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a07      	ldr	r2, [pc, #28]	; (80021dc <HAL_RCC_OscConfig+0x2b8>)
 80021c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c6:	f7ff fb2d 	bl	8001824 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021cc:	e011      	b.n	80021f2 <HAL_RCC_OscConfig+0x2ce>
 80021ce:	bf00      	nop
 80021d0:	40023800 	.word	0x40023800
 80021d4:	42470000 	.word	0x42470000
 80021d8:	42470e80 	.word	0x42470e80
 80021dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e0:	f7ff fb20 	bl	8001824 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e106      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f2:	4b85      	ldr	r3, [pc, #532]	; (8002408 <HAL_RCC_OscConfig+0x4e4>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d106      	bne.n	8002214 <HAL_RCC_OscConfig+0x2f0>
 8002206:	4b81      	ldr	r3, [pc, #516]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220a:	4a80      	ldr	r2, [pc, #512]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	6713      	str	r3, [r2, #112]	; 0x70
 8002212:	e01c      	b.n	800224e <HAL_RCC_OscConfig+0x32a>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b05      	cmp	r3, #5
 800221a:	d10c      	bne.n	8002236 <HAL_RCC_OscConfig+0x312>
 800221c:	4b7b      	ldr	r3, [pc, #492]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800221e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002220:	4a7a      	ldr	r2, [pc, #488]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002222:	f043 0304 	orr.w	r3, r3, #4
 8002226:	6713      	str	r3, [r2, #112]	; 0x70
 8002228:	4b78      	ldr	r3, [pc, #480]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800222a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800222c:	4a77      	ldr	r2, [pc, #476]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6713      	str	r3, [r2, #112]	; 0x70
 8002234:	e00b      	b.n	800224e <HAL_RCC_OscConfig+0x32a>
 8002236:	4b75      	ldr	r3, [pc, #468]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800223a:	4a74      	ldr	r2, [pc, #464]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800223c:	f023 0301 	bic.w	r3, r3, #1
 8002240:	6713      	str	r3, [r2, #112]	; 0x70
 8002242:	4b72      	ldr	r3, [pc, #456]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002246:	4a71      	ldr	r2, [pc, #452]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002248:	f023 0304 	bic.w	r3, r3, #4
 800224c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d015      	beq.n	8002282 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002256:	f7ff fae5 	bl	8001824 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800225e:	f7ff fae1 	bl	8001824 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	f241 3288 	movw	r2, #5000	; 0x1388
 800226c:	4293      	cmp	r3, r2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e0c5      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002274:	4b65      	ldr	r3, [pc, #404]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d0ee      	beq.n	800225e <HAL_RCC_OscConfig+0x33a>
 8002280:	e014      	b.n	80022ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002282:	f7ff facf 	bl	8001824 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002288:	e00a      	b.n	80022a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800228a:	f7ff facb 	bl	8001824 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	f241 3288 	movw	r2, #5000	; 0x1388
 8002298:	4293      	cmp	r3, r2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e0af      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a0:	4b5a      	ldr	r3, [pc, #360]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 80022a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1ee      	bne.n	800228a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022ac:	7dfb      	ldrb	r3, [r7, #23]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d105      	bne.n	80022be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b2:	4b56      	ldr	r3, [pc, #344]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a55      	ldr	r2, [pc, #340]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 80022b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f000 809b 	beq.w	80023fe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022c8:	4b50      	ldr	r3, [pc, #320]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 030c 	and.w	r3, r3, #12
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d05c      	beq.n	800238e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d141      	bne.n	8002360 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022dc:	4b4c      	ldr	r3, [pc, #304]	; (8002410 <HAL_RCC_OscConfig+0x4ec>)
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e2:	f7ff fa9f 	bl	8001824 <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ea:	f7ff fa9b 	bl	8001824 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e081      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022fc:	4b43      	ldr	r3, [pc, #268]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f0      	bne.n	80022ea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69da      	ldr	r2, [r3, #28]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	431a      	orrs	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	019b      	lsls	r3, r3, #6
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231e:	085b      	lsrs	r3, r3, #1
 8002320:	3b01      	subs	r3, #1
 8002322:	041b      	lsls	r3, r3, #16
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232a:	061b      	lsls	r3, r3, #24
 800232c:	4937      	ldr	r1, [pc, #220]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800232e:	4313      	orrs	r3, r2
 8002330:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002332:	4b37      	ldr	r3, [pc, #220]	; (8002410 <HAL_RCC_OscConfig+0x4ec>)
 8002334:	2201      	movs	r2, #1
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7ff fa74 	bl	8001824 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7ff fa70 	bl	8001824 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e056      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002352:	4b2e      	ldr	r3, [pc, #184]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0f0      	beq.n	8002340 <HAL_RCC_OscConfig+0x41c>
 800235e:	e04e      	b.n	80023fe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002360:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <HAL_RCC_OscConfig+0x4ec>)
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002366:	f7ff fa5d 	bl	8001824 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800236c:	e008      	b.n	8002380 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800236e:	f7ff fa59 	bl	8001824 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e03f      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002380:	4b22      	ldr	r3, [pc, #136]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1f0      	bne.n	800236e <HAL_RCC_OscConfig+0x44a>
 800238c:	e037      	b.n	80023fe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e032      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800239a:	4b1c      	ldr	r3, [pc, #112]	; (800240c <HAL_RCC_OscConfig+0x4e8>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d028      	beq.n	80023fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d121      	bne.n	80023fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d11a      	bne.n	80023fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80023ca:	4013      	ands	r3, r2
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023d0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d111      	bne.n	80023fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e0:	085b      	lsrs	r3, r3, #1
 80023e2:	3b01      	subs	r3, #1
 80023e4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d107      	bne.n	80023fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023f4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d001      	beq.n	80023fe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40007000 	.word	0x40007000
 800240c:	40023800 	.word	0x40023800
 8002410:	42470060 	.word	0x42470060

08002414 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0cc      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002428:	4b68      	ldr	r3, [pc, #416]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d90c      	bls.n	8002450 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002436:	4b65      	ldr	r3, [pc, #404]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800243e:	4b63      	ldr	r3, [pc, #396]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d001      	beq.n	8002450 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0b8      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d020      	beq.n	800249e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002468:	4b59      	ldr	r3, [pc, #356]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	4a58      	ldr	r2, [pc, #352]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002472:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002480:	4b53      	ldr	r3, [pc, #332]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	4a52      	ldr	r2, [pc, #328]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002486:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800248a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800248c:	4b50      	ldr	r3, [pc, #320]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	494d      	ldr	r1, [pc, #308]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 800249a:	4313      	orrs	r3, r2
 800249c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d044      	beq.n	8002534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d107      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024b2:	4b47      	ldr	r3, [pc, #284]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d119      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e07f      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d003      	beq.n	80024d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d107      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d2:	4b3f      	ldr	r3, [pc, #252]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d109      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e06f      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e2:	4b3b      	ldr	r3, [pc, #236]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e067      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024f2:	4b37      	ldr	r3, [pc, #220]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f023 0203 	bic.w	r2, r3, #3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	4934      	ldr	r1, [pc, #208]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002500:	4313      	orrs	r3, r2
 8002502:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002504:	f7ff f98e 	bl	8001824 <HAL_GetTick>
 8002508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250a:	e00a      	b.n	8002522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250c:	f7ff f98a 	bl	8001824 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	f241 3288 	movw	r2, #5000	; 0x1388
 800251a:	4293      	cmp	r3, r2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e04f      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002522:	4b2b      	ldr	r3, [pc, #172]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 020c 	and.w	r2, r3, #12
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	429a      	cmp	r2, r3
 8002532:	d1eb      	bne.n	800250c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002534:	4b25      	ldr	r3, [pc, #148]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	d20c      	bcs.n	800255c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002542:	4b22      	ldr	r3, [pc, #136]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800254a:	4b20      	ldr	r3, [pc, #128]	; (80025cc <HAL_RCC_ClockConfig+0x1b8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e032      	b.n	80025c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d008      	beq.n	800257a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	4916      	ldr	r1, [pc, #88]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002576:	4313      	orrs	r3, r2
 8002578:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b00      	cmp	r3, #0
 8002584:	d009      	beq.n	800259a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002586:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	490e      	ldr	r1, [pc, #56]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800259a:	f000 f821 	bl	80025e0 <HAL_RCC_GetSysClockFreq>
 800259e:	4602      	mov	r2, r0
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <HAL_RCC_ClockConfig+0x1bc>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	091b      	lsrs	r3, r3, #4
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	490a      	ldr	r1, [pc, #40]	; (80025d4 <HAL_RCC_ClockConfig+0x1c0>)
 80025ac:	5ccb      	ldrb	r3, [r1, r3]
 80025ae:	fa22 f303 	lsr.w	r3, r2, r3
 80025b2:	4a09      	ldr	r2, [pc, #36]	; (80025d8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80025b6:	4b09      	ldr	r3, [pc, #36]	; (80025dc <HAL_RCC_ClockConfig+0x1c8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff f8ee 	bl	800179c <HAL_InitTick>

  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40023c00 	.word	0x40023c00
 80025d0:	40023800 	.word	0x40023800
 80025d4:	08003f70 	.word	0x08003f70
 80025d8:	2000000c 	.word	0x2000000c
 80025dc:	20000010 	.word	0x20000010

080025e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025e4:	b084      	sub	sp, #16
 80025e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	2300      	movs	r3, #0
 80025f2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025f8:	4b67      	ldr	r3, [pc, #412]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 030c 	and.w	r3, r3, #12
 8002600:	2b08      	cmp	r3, #8
 8002602:	d00d      	beq.n	8002620 <HAL_RCC_GetSysClockFreq+0x40>
 8002604:	2b08      	cmp	r3, #8
 8002606:	f200 80bd 	bhi.w	8002784 <HAL_RCC_GetSysClockFreq+0x1a4>
 800260a:	2b00      	cmp	r3, #0
 800260c:	d002      	beq.n	8002614 <HAL_RCC_GetSysClockFreq+0x34>
 800260e:	2b04      	cmp	r3, #4
 8002610:	d003      	beq.n	800261a <HAL_RCC_GetSysClockFreq+0x3a>
 8002612:	e0b7      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002614:	4b61      	ldr	r3, [pc, #388]	; (800279c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002616:	60bb      	str	r3, [r7, #8]
       break;
 8002618:	e0b7      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800261a:	4b61      	ldr	r3, [pc, #388]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800261c:	60bb      	str	r3, [r7, #8]
      break;
 800261e:	e0b4      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002620:	4b5d      	ldr	r3, [pc, #372]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002628:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800262a:	4b5b      	ldr	r3, [pc, #364]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d04d      	beq.n	80026d2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002636:	4b58      	ldr	r3, [pc, #352]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	099b      	lsrs	r3, r3, #6
 800263c:	461a      	mov	r2, r3
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002646:	f04f 0100 	mov.w	r1, #0
 800264a:	ea02 0800 	and.w	r8, r2, r0
 800264e:	ea03 0901 	and.w	r9, r3, r1
 8002652:	4640      	mov	r0, r8
 8002654:	4649      	mov	r1, r9
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	f04f 0300 	mov.w	r3, #0
 800265e:	014b      	lsls	r3, r1, #5
 8002660:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002664:	0142      	lsls	r2, r0, #5
 8002666:	4610      	mov	r0, r2
 8002668:	4619      	mov	r1, r3
 800266a:	ebb0 0008 	subs.w	r0, r0, r8
 800266e:	eb61 0109 	sbc.w	r1, r1, r9
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	018b      	lsls	r3, r1, #6
 800267c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002680:	0182      	lsls	r2, r0, #6
 8002682:	1a12      	subs	r2, r2, r0
 8002684:	eb63 0301 	sbc.w	r3, r3, r1
 8002688:	f04f 0000 	mov.w	r0, #0
 800268c:	f04f 0100 	mov.w	r1, #0
 8002690:	00d9      	lsls	r1, r3, #3
 8002692:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002696:	00d0      	lsls	r0, r2, #3
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	eb12 0208 	adds.w	r2, r2, r8
 80026a0:	eb43 0309 	adc.w	r3, r3, r9
 80026a4:	f04f 0000 	mov.w	r0, #0
 80026a8:	f04f 0100 	mov.w	r1, #0
 80026ac:	0259      	lsls	r1, r3, #9
 80026ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80026b2:	0250      	lsls	r0, r2, #9
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4610      	mov	r0, r2
 80026ba:	4619      	mov	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	461a      	mov	r2, r3
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	f7fe fa02 	bl	8000acc <__aeabi_uldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4613      	mov	r3, r2
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	e04a      	b.n	8002768 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d2:	4b31      	ldr	r3, [pc, #196]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	099b      	lsrs	r3, r3, #6
 80026d8:	461a      	mov	r2, r3
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80026e2:	f04f 0100 	mov.w	r1, #0
 80026e6:	ea02 0400 	and.w	r4, r2, r0
 80026ea:	ea03 0501 	and.w	r5, r3, r1
 80026ee:	4620      	mov	r0, r4
 80026f0:	4629      	mov	r1, r5
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	014b      	lsls	r3, r1, #5
 80026fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002700:	0142      	lsls	r2, r0, #5
 8002702:	4610      	mov	r0, r2
 8002704:	4619      	mov	r1, r3
 8002706:	1b00      	subs	r0, r0, r4
 8002708:	eb61 0105 	sbc.w	r1, r1, r5
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	f04f 0300 	mov.w	r3, #0
 8002714:	018b      	lsls	r3, r1, #6
 8002716:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800271a:	0182      	lsls	r2, r0, #6
 800271c:	1a12      	subs	r2, r2, r0
 800271e:	eb63 0301 	sbc.w	r3, r3, r1
 8002722:	f04f 0000 	mov.w	r0, #0
 8002726:	f04f 0100 	mov.w	r1, #0
 800272a:	00d9      	lsls	r1, r3, #3
 800272c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002730:	00d0      	lsls	r0, r2, #3
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	1912      	adds	r2, r2, r4
 8002738:	eb45 0303 	adc.w	r3, r5, r3
 800273c:	f04f 0000 	mov.w	r0, #0
 8002740:	f04f 0100 	mov.w	r1, #0
 8002744:	0299      	lsls	r1, r3, #10
 8002746:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800274a:	0290      	lsls	r0, r2, #10
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	461a      	mov	r2, r3
 8002758:	f04f 0300 	mov.w	r3, #0
 800275c:	f7fe f9b6 	bl	8000acc <__aeabi_uldivmod>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4613      	mov	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	0c1b      	lsrs	r3, r3, #16
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	3301      	adds	r3, #1
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002780:	60bb      	str	r3, [r7, #8]
      break;
 8002782:	e002      	b.n	800278a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002786:	60bb      	str	r3, [r7, #8]
      break;
 8002788:	bf00      	nop
    }
  }
  return sysclockfreq;
 800278a:	68bb      	ldr	r3, [r7, #8]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002796:	bf00      	nop
 8002798:	40023800 	.word	0x40023800
 800279c:	00f42400 	.word	0x00f42400
 80027a0:	007a1200 	.word	0x007a1200

080027a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027aa:	681b      	ldr	r3, [r3, #0]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	2000000c 	.word	0x2000000c

080027bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027c0:	f7ff fff0 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	0a9b      	lsrs	r3, r3, #10
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	4903      	ldr	r1, [pc, #12]	; (80027e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027d2:	5ccb      	ldrb	r3, [r1, r3]
 80027d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d8:	4618      	mov	r0, r3
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40023800 	.word	0x40023800
 80027e0:	08003f80 	.word	0x08003f80

080027e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027e8:	f7ff ffdc 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027ec:	4602      	mov	r2, r0
 80027ee:	4b05      	ldr	r3, [pc, #20]	; (8002804 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	0b5b      	lsrs	r3, r3, #13
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	4903      	ldr	r1, [pc, #12]	; (8002808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027fa:	5ccb      	ldrb	r3, [r1, r3]
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002800:	4618      	mov	r0, r3
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40023800 	.word	0x40023800
 8002808:	08003f80 	.word	0x08003f80

0800280c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e03f      	b.n	800289e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d106      	bne.n	8002838 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7fe fe9a 	bl	800156c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2224      	movs	r2, #36	; 0x24
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800284e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 fc85 	bl	8003160 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002864:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	695a      	ldr	r2, [r3, #20]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002874:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002884:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b08a      	sub	sp, #40	; 0x28
 80028aa:	af02      	add	r7, sp, #8
 80028ac:	60f8      	str	r0, [r7, #12]
 80028ae:	60b9      	str	r1, [r7, #8]
 80028b0:	603b      	str	r3, [r7, #0]
 80028b2:	4613      	mov	r3, r2
 80028b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b20      	cmp	r3, #32
 80028c4:	d17c      	bne.n	80029c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <HAL_UART_Transmit+0x2c>
 80028cc:	88fb      	ldrh	r3, [r7, #6]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d101      	bne.n	80028d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e075      	b.n	80029c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d101      	bne.n	80028e4 <HAL_UART_Transmit+0x3e>
 80028e0:	2302      	movs	r3, #2
 80028e2:	e06e      	b.n	80029c2 <HAL_UART_Transmit+0x11c>
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2221      	movs	r2, #33	; 0x21
 80028f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028fa:	f7fe ff93 	bl	8001824 <HAL_GetTick>
 80028fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	88fa      	ldrh	r2, [r7, #6]
 8002904:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002914:	d108      	bne.n	8002928 <HAL_UART_Transmit+0x82>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	e003      	b.n	8002930 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800292c:	2300      	movs	r3, #0
 800292e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002938:	e02a      	b.n	8002990 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2200      	movs	r2, #0
 8002942:	2180      	movs	r1, #128	; 0x80
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f000 fa47 	bl	8002dd8 <UART_WaitOnFlagUntilTimeout>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e036      	b.n	80029c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10b      	bne.n	8002972 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002968:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	3302      	adds	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e007      	b.n	8002982 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	3301      	adds	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002994:	b29b      	uxth	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1cf      	bne.n	800293a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	2200      	movs	r2, #0
 80029a2:	2140      	movs	r1, #64	; 0x40
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f000 fa17 	bl	8002dd8 <UART_WaitOnFlagUntilTimeout>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e006      	b.n	80029c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	e000      	b.n	80029c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80029c0:	2302      	movs	r3, #2
  }
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3720      	adds	r7, #32
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b084      	sub	sp, #16
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	4613      	mov	r3, r2
 80029d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b20      	cmp	r3, #32
 80029e2:	d11d      	bne.n	8002a20 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d002      	beq.n	80029f0 <HAL_UART_Receive_IT+0x26>
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e016      	b.n	8002a22 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_UART_Receive_IT+0x38>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e00f      	b.n	8002a22 <HAL_UART_Receive_IT+0x58>
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8002a10:	88fb      	ldrh	r3, [r7, #6]
 8002a12:	461a      	mov	r2, r3
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fa28 	bl	8002e6c <UART_Start_Receive_IT>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	e000      	b.n	8002a22 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002a20:	2302      	movs	r3, #2
  }
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	; 0x28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10d      	bne.n	8002a7e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a64:	f003 0320 	and.w	r3, r3, #32
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d008      	beq.n	8002a7e <HAL_UART_IRQHandler+0x52>
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	f003 0320 	and.w	r3, r3, #32
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 fadb 	bl	8003032 <UART_Receive_IT>
      return;
 8002a7c:	e17c      	b.n	8002d78 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 80b1 	beq.w	8002be8 <HAL_UART_IRQHandler+0x1bc>
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d105      	bne.n	8002a9c <HAL_UART_IRQHandler+0x70>
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 80a6 	beq.w	8002be8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00a      	beq.n	8002abc <HAL_UART_IRQHandler+0x90>
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f043 0201 	orr.w	r2, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00a      	beq.n	8002adc <HAL_UART_IRQHandler+0xb0>
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d005      	beq.n	8002adc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	f043 0202 	orr.w	r2, r3, #2
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00a      	beq.n	8002afc <HAL_UART_IRQHandler+0xd0>
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d005      	beq.n	8002afc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f043 0204 	orr.w	r2, r3, #4
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00f      	beq.n	8002b26 <HAL_UART_IRQHandler+0xfa>
 8002b06:	6a3b      	ldr	r3, [r7, #32]
 8002b08:	f003 0320 	and.w	r3, r3, #32
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d104      	bne.n	8002b1a <HAL_UART_IRQHandler+0xee>
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f043 0208 	orr.w	r2, r3, #8
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f000 811f 	beq.w	8002d6e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d007      	beq.n	8002b4a <HAL_UART_IRQHandler+0x11e>
 8002b3a:	6a3b      	ldr	r3, [r7, #32]
 8002b3c:	f003 0320 	and.w	r3, r3, #32
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fa74 	bl	8003032 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b54:	2b40      	cmp	r3, #64	; 0x40
 8002b56:	bf0c      	ite	eq
 8002b58:	2301      	moveq	r3, #1
 8002b5a:	2300      	movne	r3, #0
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	f003 0308 	and.w	r3, r3, #8
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d102      	bne.n	8002b72 <HAL_UART_IRQHandler+0x146>
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d031      	beq.n	8002bd6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f9b4 	bl	8002ee0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b82:	2b40      	cmp	r3, #64	; 0x40
 8002b84:	d123      	bne.n	8002bce <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b94:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d013      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba2:	4a77      	ldr	r2, [pc, #476]	; (8002d80 <HAL_UART_IRQHandler+0x354>)
 8002ba4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe ffc7 	bl	8001b3e <HAL_DMA_Abort_IT>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d016      	beq.n	8002be4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc4:	e00e      	b.n	8002be4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f8f0 	bl	8002dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bcc:	e00a      	b.n	8002be4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f8ec 	bl	8002dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd4:	e006      	b.n	8002be4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f8e8 	bl	8002dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002be2:	e0c4      	b.n	8002d6e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002be4:	bf00      	nop
    return;
 8002be6:	e0c2      	b.n	8002d6e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	f040 80a2 	bne.w	8002d36 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 809c 	beq.w	8002d36 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	f003 0310 	and.w	r3, r3, #16
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 8096 	beq.w	8002d36 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	60fb      	str	r3, [r7, #12]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c2a:	2b40      	cmp	r3, #64	; 0x40
 8002c2c:	d14f      	bne.n	8002cce <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002c38:	8a3b      	ldrh	r3, [r7, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 8099 	beq.w	8002d72 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c44:	8a3a      	ldrh	r2, [r7, #16]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	f080 8093 	bcs.w	8002d72 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	8a3a      	ldrh	r2, [r7, #16]
 8002c50:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c56:	69db      	ldr	r3, [r3, #28]
 8002c58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c5c:	d02b      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68da      	ldr	r2, [r3, #12]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c6c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	695a      	ldr	r2, [r3, #20]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	695a      	ldr	r2, [r3, #20]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c8c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0210 	bic.w	r2, r2, #16
 8002caa:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7fe fed4 	bl	8001a5e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f87a 	bl	8002dc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002ccc:	e051      	b.n	8002d72 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d047      	beq.n	8002d76 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8002ce6:	8a7b      	ldrh	r3, [r7, #18]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d044      	beq.n	8002d76 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002cfa:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695a      	ldr	r2, [r3, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 0201 	bic.w	r2, r2, #1
 8002d0a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 0210 	bic.w	r2, r2, #16
 8002d28:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d2a:	8a7b      	ldrh	r3, [r7, #18]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f846 	bl	8002dc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002d34:	e01f      	b.n	8002d76 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d008      	beq.n	8002d52 <HAL_UART_IRQHandler+0x326>
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f909 	bl	8002f62 <UART_Transmit_IT>
    return;
 8002d50:	e012      	b.n	8002d78 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00d      	beq.n	8002d78 <HAL_UART_IRQHandler+0x34c>
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d008      	beq.n	8002d78 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 f94b 	bl	8003002 <UART_EndTransmit_IT>
    return;
 8002d6c:	e004      	b.n	8002d78 <HAL_UART_IRQHandler+0x34c>
    return;
 8002d6e:	bf00      	nop
 8002d70:	e002      	b.n	8002d78 <HAL_UART_IRQHandler+0x34c>
      return;
 8002d72:	bf00      	nop
 8002d74:	e000      	b.n	8002d78 <HAL_UART_IRQHandler+0x34c>
      return;
 8002d76:	bf00      	nop
  }
}
 8002d78:	3728      	adds	r7, #40	; 0x28
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	08002f3b 	.word	0x08002f3b

08002d84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	4613      	mov	r3, r2
 8002de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002de8:	e02c      	b.n	8002e44 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d028      	beq.n	8002e44 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <UART_WaitOnFlagUntilTimeout+0x30>
 8002df8:	f7fe fd14 	bl	8001824 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d21d      	bcs.n	8002e44 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e16:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	695a      	ldr	r2, [r3, #20]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0201 	bic.w	r2, r2, #1
 8002e26:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e00f      	b.n	8002e64 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	bf0c      	ite	eq
 8002e54:	2301      	moveq	r3, #1
 8002e56:	2300      	movne	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d0c3      	beq.n	8002dea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	4613      	mov	r3, r2
 8002e78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	88fa      	ldrh	r2, [r7, #6]
 8002e8a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2222      	movs	r2, #34	; 0x22
 8002e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eb0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	695a      	ldr	r2, [r3, #20]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f042 0201 	orr.w	r2, r2, #1
 8002ec0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68da      	ldr	r2, [r3, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f042 0220 	orr.w	r2, r2, #32
 8002ed0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002ef6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695a      	ldr	r2, [r3, #20]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d107      	bne.n	8002f20 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0210 	bic.w	r2, r2, #16
 8002f1e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b084      	sub	sp, #16
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f46:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff ff29 	bl	8002dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f5a:	bf00      	nop
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b085      	sub	sp, #20
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b21      	cmp	r3, #33	; 0x21
 8002f74:	d13e      	bne.n	8002ff4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7e:	d114      	bne.n	8002faa <UART_Transmit_IT+0x48>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d110      	bne.n	8002faa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	881b      	ldrh	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f9c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a1b      	ldr	r3, [r3, #32]
 8002fa2:	1c9a      	adds	r2, r3, #2
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	621a      	str	r2, [r3, #32]
 8002fa8:	e008      	b.n	8002fbc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6211      	str	r1, [r2, #32]
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	4619      	mov	r1, r3
 8002fca:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10f      	bne.n	8002ff0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fde:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003018:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2220      	movs	r2, #32
 800301e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7ff feae 	bl	8002d84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b22      	cmp	r3, #34	; 0x22
 8003044:	f040 8087 	bne.w	8003156 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003050:	d117      	bne.n	8003082 <UART_Receive_IT+0x50>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d113      	bne.n	8003082 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003062:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	b29b      	uxth	r3, r3
 800306c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003070:	b29a      	uxth	r2, r3
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307a:	1c9a      	adds	r2, r3, #2
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	629a      	str	r2, [r3, #40]	; 0x28
 8003080:	e026      	b.n	80030d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003088:	2300      	movs	r3, #0
 800308a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003094:	d007      	beq.n	80030a6 <UART_Receive_IT+0x74>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10a      	bne.n	80030b4 <UART_Receive_IT+0x82>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d106      	bne.n	80030b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	b2da      	uxtb	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e008      	b.n	80030c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29b      	uxth	r3, r3
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	4619      	mov	r1, r3
 80030de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d136      	bne.n	8003152 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f022 0220 	bic.w	r2, r2, #32
 80030f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68da      	ldr	r2, [r3, #12]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695a      	ldr	r2, [r3, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2220      	movs	r2, #32
 8003118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003120:	2b01      	cmp	r3, #1
 8003122:	d10e      	bne.n	8003142 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68da      	ldr	r2, [r3, #12]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0210 	bic.w	r2, r2, #16
 8003132:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003138:	4619      	mov	r1, r3
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff fe40 	bl	8002dc0 <HAL_UARTEx_RxEventCallback>
 8003140:	e002      	b.n	8003148 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff fe28 	bl	8002d98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	e002      	b.n	8003158 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	e000      	b.n	8003158 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003156:	2302      	movs	r3, #2
  }
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003164:	b09f      	sub	sp, #124	; 0x7c
 8003166:	af00      	add	r7, sp, #0
 8003168:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800316a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003174:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003176:	68d9      	ldr	r1, [r3, #12]
 8003178:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	ea40 0301 	orr.w	r3, r0, r1
 8003180:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	431a      	orrs	r2, r3
 800318c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	431a      	orrs	r2, r3
 8003192:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	4313      	orrs	r3, r2
 8003198:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800319a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031a4:	f021 010c 	bic.w	r1, r1, #12
 80031a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031ae:	430b      	orrs	r3, r1
 80031b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031be:	6999      	ldr	r1, [r3, #24]
 80031c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	ea40 0301 	orr.w	r3, r0, r1
 80031c8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	4bc5      	ldr	r3, [pc, #788]	; (80034e4 <UART_SetConfig+0x384>)
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d004      	beq.n	80031de <UART_SetConfig+0x7e>
 80031d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	4bc3      	ldr	r3, [pc, #780]	; (80034e8 <UART_SetConfig+0x388>)
 80031da:	429a      	cmp	r2, r3
 80031dc:	d103      	bne.n	80031e6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031de:	f7ff fb01 	bl	80027e4 <HAL_RCC_GetPCLK2Freq>
 80031e2:	6778      	str	r0, [r7, #116]	; 0x74
 80031e4:	e002      	b.n	80031ec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031e6:	f7ff fae9 	bl	80027bc <HAL_RCC_GetPCLK1Freq>
 80031ea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031f4:	f040 80b6 	bne.w	8003364 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031fa:	461c      	mov	r4, r3
 80031fc:	f04f 0500 	mov.w	r5, #0
 8003200:	4622      	mov	r2, r4
 8003202:	462b      	mov	r3, r5
 8003204:	1891      	adds	r1, r2, r2
 8003206:	6439      	str	r1, [r7, #64]	; 0x40
 8003208:	415b      	adcs	r3, r3
 800320a:	647b      	str	r3, [r7, #68]	; 0x44
 800320c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003210:	1912      	adds	r2, r2, r4
 8003212:	eb45 0303 	adc.w	r3, r5, r3
 8003216:	f04f 0000 	mov.w	r0, #0
 800321a:	f04f 0100 	mov.w	r1, #0
 800321e:	00d9      	lsls	r1, r3, #3
 8003220:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003224:	00d0      	lsls	r0, r2, #3
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	1911      	adds	r1, r2, r4
 800322c:	6639      	str	r1, [r7, #96]	; 0x60
 800322e:	416b      	adcs	r3, r5
 8003230:	667b      	str	r3, [r7, #100]	; 0x64
 8003232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	461a      	mov	r2, r3
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	1891      	adds	r1, r2, r2
 800323e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003240:	415b      	adcs	r3, r3
 8003242:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003244:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003248:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800324c:	f7fd fc3e 	bl	8000acc <__aeabi_uldivmod>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4ba5      	ldr	r3, [pc, #660]	; (80034ec <UART_SetConfig+0x38c>)
 8003256:	fba3 2302 	umull	r2, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	011e      	lsls	r6, r3, #4
 800325e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003260:	461c      	mov	r4, r3
 8003262:	f04f 0500 	mov.w	r5, #0
 8003266:	4622      	mov	r2, r4
 8003268:	462b      	mov	r3, r5
 800326a:	1891      	adds	r1, r2, r2
 800326c:	6339      	str	r1, [r7, #48]	; 0x30
 800326e:	415b      	adcs	r3, r3
 8003270:	637b      	str	r3, [r7, #52]	; 0x34
 8003272:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003276:	1912      	adds	r2, r2, r4
 8003278:	eb45 0303 	adc.w	r3, r5, r3
 800327c:	f04f 0000 	mov.w	r0, #0
 8003280:	f04f 0100 	mov.w	r1, #0
 8003284:	00d9      	lsls	r1, r3, #3
 8003286:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800328a:	00d0      	lsls	r0, r2, #3
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	1911      	adds	r1, r2, r4
 8003292:	65b9      	str	r1, [r7, #88]	; 0x58
 8003294:	416b      	adcs	r3, r5
 8003296:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	461a      	mov	r2, r3
 800329e:	f04f 0300 	mov.w	r3, #0
 80032a2:	1891      	adds	r1, r2, r2
 80032a4:	62b9      	str	r1, [r7, #40]	; 0x28
 80032a6:	415b      	adcs	r3, r3
 80032a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80032b2:	f7fd fc0b 	bl	8000acc <__aeabi_uldivmod>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4b8c      	ldr	r3, [pc, #560]	; (80034ec <UART_SetConfig+0x38c>)
 80032bc:	fba3 1302 	umull	r1, r3, r3, r2
 80032c0:	095b      	lsrs	r3, r3, #5
 80032c2:	2164      	movs	r1, #100	; 0x64
 80032c4:	fb01 f303 	mul.w	r3, r1, r3
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	3332      	adds	r3, #50	; 0x32
 80032ce:	4a87      	ldr	r2, [pc, #540]	; (80034ec <UART_SetConfig+0x38c>)
 80032d0:	fba2 2303 	umull	r2, r3, r2, r3
 80032d4:	095b      	lsrs	r3, r3, #5
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80032dc:	441e      	add	r6, r3
 80032de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032e0:	4618      	mov	r0, r3
 80032e2:	f04f 0100 	mov.w	r1, #0
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	1894      	adds	r4, r2, r2
 80032ec:	623c      	str	r4, [r7, #32]
 80032ee:	415b      	adcs	r3, r3
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
 80032f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032f6:	1812      	adds	r2, r2, r0
 80032f8:	eb41 0303 	adc.w	r3, r1, r3
 80032fc:	f04f 0400 	mov.w	r4, #0
 8003300:	f04f 0500 	mov.w	r5, #0
 8003304:	00dd      	lsls	r5, r3, #3
 8003306:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800330a:	00d4      	lsls	r4, r2, #3
 800330c:	4622      	mov	r2, r4
 800330e:	462b      	mov	r3, r5
 8003310:	1814      	adds	r4, r2, r0
 8003312:	653c      	str	r4, [r7, #80]	; 0x50
 8003314:	414b      	adcs	r3, r1
 8003316:	657b      	str	r3, [r7, #84]	; 0x54
 8003318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	461a      	mov	r2, r3
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	1891      	adds	r1, r2, r2
 8003324:	61b9      	str	r1, [r7, #24]
 8003326:	415b      	adcs	r3, r3
 8003328:	61fb      	str	r3, [r7, #28]
 800332a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800332e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003332:	f7fd fbcb 	bl	8000acc <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4b6c      	ldr	r3, [pc, #432]	; (80034ec <UART_SetConfig+0x38c>)
 800333c:	fba3 1302 	umull	r1, r3, r3, r2
 8003340:	095b      	lsrs	r3, r3, #5
 8003342:	2164      	movs	r1, #100	; 0x64
 8003344:	fb01 f303 	mul.w	r3, r1, r3
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	3332      	adds	r3, #50	; 0x32
 800334e:	4a67      	ldr	r2, [pc, #412]	; (80034ec <UART_SetConfig+0x38c>)
 8003350:	fba2 2303 	umull	r2, r3, r2, r3
 8003354:	095b      	lsrs	r3, r3, #5
 8003356:	f003 0207 	and.w	r2, r3, #7
 800335a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4432      	add	r2, r6
 8003360:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003362:	e0b9      	b.n	80034d8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003364:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003366:	461c      	mov	r4, r3
 8003368:	f04f 0500 	mov.w	r5, #0
 800336c:	4622      	mov	r2, r4
 800336e:	462b      	mov	r3, r5
 8003370:	1891      	adds	r1, r2, r2
 8003372:	6139      	str	r1, [r7, #16]
 8003374:	415b      	adcs	r3, r3
 8003376:	617b      	str	r3, [r7, #20]
 8003378:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800337c:	1912      	adds	r2, r2, r4
 800337e:	eb45 0303 	adc.w	r3, r5, r3
 8003382:	f04f 0000 	mov.w	r0, #0
 8003386:	f04f 0100 	mov.w	r1, #0
 800338a:	00d9      	lsls	r1, r3, #3
 800338c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003390:	00d0      	lsls	r0, r2, #3
 8003392:	4602      	mov	r2, r0
 8003394:	460b      	mov	r3, r1
 8003396:	eb12 0804 	adds.w	r8, r2, r4
 800339a:	eb43 0905 	adc.w	r9, r3, r5
 800339e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f04f 0100 	mov.w	r1, #0
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	008b      	lsls	r3, r1, #2
 80033b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80033b6:	0082      	lsls	r2, r0, #2
 80033b8:	4640      	mov	r0, r8
 80033ba:	4649      	mov	r1, r9
 80033bc:	f7fd fb86 	bl	8000acc <__aeabi_uldivmod>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4b49      	ldr	r3, [pc, #292]	; (80034ec <UART_SetConfig+0x38c>)
 80033c6:	fba3 2302 	umull	r2, r3, r3, r2
 80033ca:	095b      	lsrs	r3, r3, #5
 80033cc:	011e      	lsls	r6, r3, #4
 80033ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033d0:	4618      	mov	r0, r3
 80033d2:	f04f 0100 	mov.w	r1, #0
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	1894      	adds	r4, r2, r2
 80033dc:	60bc      	str	r4, [r7, #8]
 80033de:	415b      	adcs	r3, r3
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033e6:	1812      	adds	r2, r2, r0
 80033e8:	eb41 0303 	adc.w	r3, r1, r3
 80033ec:	f04f 0400 	mov.w	r4, #0
 80033f0:	f04f 0500 	mov.w	r5, #0
 80033f4:	00dd      	lsls	r5, r3, #3
 80033f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80033fa:	00d4      	lsls	r4, r2, #3
 80033fc:	4622      	mov	r2, r4
 80033fe:	462b      	mov	r3, r5
 8003400:	1814      	adds	r4, r2, r0
 8003402:	64bc      	str	r4, [r7, #72]	; 0x48
 8003404:	414b      	adcs	r3, r1
 8003406:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003408:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	4618      	mov	r0, r3
 800340e:	f04f 0100 	mov.w	r1, #0
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	f04f 0300 	mov.w	r3, #0
 800341a:	008b      	lsls	r3, r1, #2
 800341c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003420:	0082      	lsls	r2, r0, #2
 8003422:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003426:	f7fd fb51 	bl	8000acc <__aeabi_uldivmod>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4b2f      	ldr	r3, [pc, #188]	; (80034ec <UART_SetConfig+0x38c>)
 8003430:	fba3 1302 	umull	r1, r3, r3, r2
 8003434:	095b      	lsrs	r3, r3, #5
 8003436:	2164      	movs	r1, #100	; 0x64
 8003438:	fb01 f303 	mul.w	r3, r1, r3
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	3332      	adds	r3, #50	; 0x32
 8003442:	4a2a      	ldr	r2, [pc, #168]	; (80034ec <UART_SetConfig+0x38c>)
 8003444:	fba2 2303 	umull	r2, r3, r2, r3
 8003448:	095b      	lsrs	r3, r3, #5
 800344a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800344e:	441e      	add	r6, r3
 8003450:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003452:	4618      	mov	r0, r3
 8003454:	f04f 0100 	mov.w	r1, #0
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	1894      	adds	r4, r2, r2
 800345e:	603c      	str	r4, [r7, #0]
 8003460:	415b      	adcs	r3, r3
 8003462:	607b      	str	r3, [r7, #4]
 8003464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003468:	1812      	adds	r2, r2, r0
 800346a:	eb41 0303 	adc.w	r3, r1, r3
 800346e:	f04f 0400 	mov.w	r4, #0
 8003472:	f04f 0500 	mov.w	r5, #0
 8003476:	00dd      	lsls	r5, r3, #3
 8003478:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800347c:	00d4      	lsls	r4, r2, #3
 800347e:	4622      	mov	r2, r4
 8003480:	462b      	mov	r3, r5
 8003482:	eb12 0a00 	adds.w	sl, r2, r0
 8003486:	eb43 0b01 	adc.w	fp, r3, r1
 800348a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4618      	mov	r0, r3
 8003490:	f04f 0100 	mov.w	r1, #0
 8003494:	f04f 0200 	mov.w	r2, #0
 8003498:	f04f 0300 	mov.w	r3, #0
 800349c:	008b      	lsls	r3, r1, #2
 800349e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80034a2:	0082      	lsls	r2, r0, #2
 80034a4:	4650      	mov	r0, sl
 80034a6:	4659      	mov	r1, fp
 80034a8:	f7fd fb10 	bl	8000acc <__aeabi_uldivmod>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4b0e      	ldr	r3, [pc, #56]	; (80034ec <UART_SetConfig+0x38c>)
 80034b2:	fba3 1302 	umull	r1, r3, r3, r2
 80034b6:	095b      	lsrs	r3, r3, #5
 80034b8:	2164      	movs	r1, #100	; 0x64
 80034ba:	fb01 f303 	mul.w	r3, r1, r3
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	3332      	adds	r3, #50	; 0x32
 80034c4:	4a09      	ldr	r2, [pc, #36]	; (80034ec <UART_SetConfig+0x38c>)
 80034c6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	f003 020f 	and.w	r2, r3, #15
 80034d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4432      	add	r2, r6
 80034d6:	609a      	str	r2, [r3, #8]
}
 80034d8:	bf00      	nop
 80034da:	377c      	adds	r7, #124	; 0x7c
 80034dc:	46bd      	mov	sp, r7
 80034de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034e2:	bf00      	nop
 80034e4:	40011000 	.word	0x40011000
 80034e8:	40011400 	.word	0x40011400
 80034ec:	51eb851f 	.word	0x51eb851f

080034f0 <__errno>:
 80034f0:	4b01      	ldr	r3, [pc, #4]	; (80034f8 <__errno+0x8>)
 80034f2:	6818      	ldr	r0, [r3, #0]
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000018 	.word	0x20000018

080034fc <__libc_init_array>:
 80034fc:	b570      	push	{r4, r5, r6, lr}
 80034fe:	4d0d      	ldr	r5, [pc, #52]	; (8003534 <__libc_init_array+0x38>)
 8003500:	4c0d      	ldr	r4, [pc, #52]	; (8003538 <__libc_init_array+0x3c>)
 8003502:	1b64      	subs	r4, r4, r5
 8003504:	10a4      	asrs	r4, r4, #2
 8003506:	2600      	movs	r6, #0
 8003508:	42a6      	cmp	r6, r4
 800350a:	d109      	bne.n	8003520 <__libc_init_array+0x24>
 800350c:	4d0b      	ldr	r5, [pc, #44]	; (800353c <__libc_init_array+0x40>)
 800350e:	4c0c      	ldr	r4, [pc, #48]	; (8003540 <__libc_init_array+0x44>)
 8003510:	f000 fc4e 	bl	8003db0 <_init>
 8003514:	1b64      	subs	r4, r4, r5
 8003516:	10a4      	asrs	r4, r4, #2
 8003518:	2600      	movs	r6, #0
 800351a:	42a6      	cmp	r6, r4
 800351c:	d105      	bne.n	800352a <__libc_init_array+0x2e>
 800351e:	bd70      	pop	{r4, r5, r6, pc}
 8003520:	f855 3b04 	ldr.w	r3, [r5], #4
 8003524:	4798      	blx	r3
 8003526:	3601      	adds	r6, #1
 8003528:	e7ee      	b.n	8003508 <__libc_init_array+0xc>
 800352a:	f855 3b04 	ldr.w	r3, [r5], #4
 800352e:	4798      	blx	r3
 8003530:	3601      	adds	r6, #1
 8003532:	e7f2      	b.n	800351a <__libc_init_array+0x1e>
 8003534:	08003fc4 	.word	0x08003fc4
 8003538:	08003fc4 	.word	0x08003fc4
 800353c:	08003fc4 	.word	0x08003fc4
 8003540:	08003fc8 	.word	0x08003fc8

08003544 <memset>:
 8003544:	4402      	add	r2, r0
 8003546:	4603      	mov	r3, r0
 8003548:	4293      	cmp	r3, r2
 800354a:	d100      	bne.n	800354e <memset+0xa>
 800354c:	4770      	bx	lr
 800354e:	f803 1b01 	strb.w	r1, [r3], #1
 8003552:	e7f9      	b.n	8003548 <memset+0x4>

08003554 <siprintf>:
 8003554:	b40e      	push	{r1, r2, r3}
 8003556:	b500      	push	{lr}
 8003558:	b09c      	sub	sp, #112	; 0x70
 800355a:	ab1d      	add	r3, sp, #116	; 0x74
 800355c:	9002      	str	r0, [sp, #8]
 800355e:	9006      	str	r0, [sp, #24]
 8003560:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003564:	4809      	ldr	r0, [pc, #36]	; (800358c <siprintf+0x38>)
 8003566:	9107      	str	r1, [sp, #28]
 8003568:	9104      	str	r1, [sp, #16]
 800356a:	4909      	ldr	r1, [pc, #36]	; (8003590 <siprintf+0x3c>)
 800356c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003570:	9105      	str	r1, [sp, #20]
 8003572:	6800      	ldr	r0, [r0, #0]
 8003574:	9301      	str	r3, [sp, #4]
 8003576:	a902      	add	r1, sp, #8
 8003578:	f000 f868 	bl	800364c <_svfiprintf_r>
 800357c:	9b02      	ldr	r3, [sp, #8]
 800357e:	2200      	movs	r2, #0
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	b01c      	add	sp, #112	; 0x70
 8003584:	f85d eb04 	ldr.w	lr, [sp], #4
 8003588:	b003      	add	sp, #12
 800358a:	4770      	bx	lr
 800358c:	20000018 	.word	0x20000018
 8003590:	ffff0208 	.word	0xffff0208

08003594 <__ssputs_r>:
 8003594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003598:	688e      	ldr	r6, [r1, #8]
 800359a:	429e      	cmp	r6, r3
 800359c:	4682      	mov	sl, r0
 800359e:	460c      	mov	r4, r1
 80035a0:	4690      	mov	r8, r2
 80035a2:	461f      	mov	r7, r3
 80035a4:	d838      	bhi.n	8003618 <__ssputs_r+0x84>
 80035a6:	898a      	ldrh	r2, [r1, #12]
 80035a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035ac:	d032      	beq.n	8003614 <__ssputs_r+0x80>
 80035ae:	6825      	ldr	r5, [r4, #0]
 80035b0:	6909      	ldr	r1, [r1, #16]
 80035b2:	eba5 0901 	sub.w	r9, r5, r1
 80035b6:	6965      	ldr	r5, [r4, #20]
 80035b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035c0:	3301      	adds	r3, #1
 80035c2:	444b      	add	r3, r9
 80035c4:	106d      	asrs	r5, r5, #1
 80035c6:	429d      	cmp	r5, r3
 80035c8:	bf38      	it	cc
 80035ca:	461d      	movcc	r5, r3
 80035cc:	0553      	lsls	r3, r2, #21
 80035ce:	d531      	bpl.n	8003634 <__ssputs_r+0xa0>
 80035d0:	4629      	mov	r1, r5
 80035d2:	f000 fb47 	bl	8003c64 <_malloc_r>
 80035d6:	4606      	mov	r6, r0
 80035d8:	b950      	cbnz	r0, 80035f0 <__ssputs_r+0x5c>
 80035da:	230c      	movs	r3, #12
 80035dc:	f8ca 3000 	str.w	r3, [sl]
 80035e0:	89a3      	ldrh	r3, [r4, #12]
 80035e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035e6:	81a3      	strh	r3, [r4, #12]
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f0:	6921      	ldr	r1, [r4, #16]
 80035f2:	464a      	mov	r2, r9
 80035f4:	f000 fabe 	bl	8003b74 <memcpy>
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003602:	81a3      	strh	r3, [r4, #12]
 8003604:	6126      	str	r6, [r4, #16]
 8003606:	6165      	str	r5, [r4, #20]
 8003608:	444e      	add	r6, r9
 800360a:	eba5 0509 	sub.w	r5, r5, r9
 800360e:	6026      	str	r6, [r4, #0]
 8003610:	60a5      	str	r5, [r4, #8]
 8003612:	463e      	mov	r6, r7
 8003614:	42be      	cmp	r6, r7
 8003616:	d900      	bls.n	800361a <__ssputs_r+0x86>
 8003618:	463e      	mov	r6, r7
 800361a:	4632      	mov	r2, r6
 800361c:	6820      	ldr	r0, [r4, #0]
 800361e:	4641      	mov	r1, r8
 8003620:	f000 fab6 	bl	8003b90 <memmove>
 8003624:	68a3      	ldr	r3, [r4, #8]
 8003626:	6822      	ldr	r2, [r4, #0]
 8003628:	1b9b      	subs	r3, r3, r6
 800362a:	4432      	add	r2, r6
 800362c:	60a3      	str	r3, [r4, #8]
 800362e:	6022      	str	r2, [r4, #0]
 8003630:	2000      	movs	r0, #0
 8003632:	e7db      	b.n	80035ec <__ssputs_r+0x58>
 8003634:	462a      	mov	r2, r5
 8003636:	f000 fb6f 	bl	8003d18 <_realloc_r>
 800363a:	4606      	mov	r6, r0
 800363c:	2800      	cmp	r0, #0
 800363e:	d1e1      	bne.n	8003604 <__ssputs_r+0x70>
 8003640:	6921      	ldr	r1, [r4, #16]
 8003642:	4650      	mov	r0, sl
 8003644:	f000 fabe 	bl	8003bc4 <_free_r>
 8003648:	e7c7      	b.n	80035da <__ssputs_r+0x46>
	...

0800364c <_svfiprintf_r>:
 800364c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003650:	4698      	mov	r8, r3
 8003652:	898b      	ldrh	r3, [r1, #12]
 8003654:	061b      	lsls	r3, r3, #24
 8003656:	b09d      	sub	sp, #116	; 0x74
 8003658:	4607      	mov	r7, r0
 800365a:	460d      	mov	r5, r1
 800365c:	4614      	mov	r4, r2
 800365e:	d50e      	bpl.n	800367e <_svfiprintf_r+0x32>
 8003660:	690b      	ldr	r3, [r1, #16]
 8003662:	b963      	cbnz	r3, 800367e <_svfiprintf_r+0x32>
 8003664:	2140      	movs	r1, #64	; 0x40
 8003666:	f000 fafd 	bl	8003c64 <_malloc_r>
 800366a:	6028      	str	r0, [r5, #0]
 800366c:	6128      	str	r0, [r5, #16]
 800366e:	b920      	cbnz	r0, 800367a <_svfiprintf_r+0x2e>
 8003670:	230c      	movs	r3, #12
 8003672:	603b      	str	r3, [r7, #0]
 8003674:	f04f 30ff 	mov.w	r0, #4294967295
 8003678:	e0d1      	b.n	800381e <_svfiprintf_r+0x1d2>
 800367a:	2340      	movs	r3, #64	; 0x40
 800367c:	616b      	str	r3, [r5, #20]
 800367e:	2300      	movs	r3, #0
 8003680:	9309      	str	r3, [sp, #36]	; 0x24
 8003682:	2320      	movs	r3, #32
 8003684:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003688:	f8cd 800c 	str.w	r8, [sp, #12]
 800368c:	2330      	movs	r3, #48	; 0x30
 800368e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003838 <_svfiprintf_r+0x1ec>
 8003692:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003696:	f04f 0901 	mov.w	r9, #1
 800369a:	4623      	mov	r3, r4
 800369c:	469a      	mov	sl, r3
 800369e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036a2:	b10a      	cbz	r2, 80036a8 <_svfiprintf_r+0x5c>
 80036a4:	2a25      	cmp	r2, #37	; 0x25
 80036a6:	d1f9      	bne.n	800369c <_svfiprintf_r+0x50>
 80036a8:	ebba 0b04 	subs.w	fp, sl, r4
 80036ac:	d00b      	beq.n	80036c6 <_svfiprintf_r+0x7a>
 80036ae:	465b      	mov	r3, fp
 80036b0:	4622      	mov	r2, r4
 80036b2:	4629      	mov	r1, r5
 80036b4:	4638      	mov	r0, r7
 80036b6:	f7ff ff6d 	bl	8003594 <__ssputs_r>
 80036ba:	3001      	adds	r0, #1
 80036bc:	f000 80aa 	beq.w	8003814 <_svfiprintf_r+0x1c8>
 80036c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036c2:	445a      	add	r2, fp
 80036c4:	9209      	str	r2, [sp, #36]	; 0x24
 80036c6:	f89a 3000 	ldrb.w	r3, [sl]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 80a2 	beq.w	8003814 <_svfiprintf_r+0x1c8>
 80036d0:	2300      	movs	r3, #0
 80036d2:	f04f 32ff 	mov.w	r2, #4294967295
 80036d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036da:	f10a 0a01 	add.w	sl, sl, #1
 80036de:	9304      	str	r3, [sp, #16]
 80036e0:	9307      	str	r3, [sp, #28]
 80036e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036e6:	931a      	str	r3, [sp, #104]	; 0x68
 80036e8:	4654      	mov	r4, sl
 80036ea:	2205      	movs	r2, #5
 80036ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036f0:	4851      	ldr	r0, [pc, #324]	; (8003838 <_svfiprintf_r+0x1ec>)
 80036f2:	f7fc fd7d 	bl	80001f0 <memchr>
 80036f6:	9a04      	ldr	r2, [sp, #16]
 80036f8:	b9d8      	cbnz	r0, 8003732 <_svfiprintf_r+0xe6>
 80036fa:	06d0      	lsls	r0, r2, #27
 80036fc:	bf44      	itt	mi
 80036fe:	2320      	movmi	r3, #32
 8003700:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003704:	0711      	lsls	r1, r2, #28
 8003706:	bf44      	itt	mi
 8003708:	232b      	movmi	r3, #43	; 0x2b
 800370a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800370e:	f89a 3000 	ldrb.w	r3, [sl]
 8003712:	2b2a      	cmp	r3, #42	; 0x2a
 8003714:	d015      	beq.n	8003742 <_svfiprintf_r+0xf6>
 8003716:	9a07      	ldr	r2, [sp, #28]
 8003718:	4654      	mov	r4, sl
 800371a:	2000      	movs	r0, #0
 800371c:	f04f 0c0a 	mov.w	ip, #10
 8003720:	4621      	mov	r1, r4
 8003722:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003726:	3b30      	subs	r3, #48	; 0x30
 8003728:	2b09      	cmp	r3, #9
 800372a:	d94e      	bls.n	80037ca <_svfiprintf_r+0x17e>
 800372c:	b1b0      	cbz	r0, 800375c <_svfiprintf_r+0x110>
 800372e:	9207      	str	r2, [sp, #28]
 8003730:	e014      	b.n	800375c <_svfiprintf_r+0x110>
 8003732:	eba0 0308 	sub.w	r3, r0, r8
 8003736:	fa09 f303 	lsl.w	r3, r9, r3
 800373a:	4313      	orrs	r3, r2
 800373c:	9304      	str	r3, [sp, #16]
 800373e:	46a2      	mov	sl, r4
 8003740:	e7d2      	b.n	80036e8 <_svfiprintf_r+0x9c>
 8003742:	9b03      	ldr	r3, [sp, #12]
 8003744:	1d19      	adds	r1, r3, #4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	9103      	str	r1, [sp, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	bfbb      	ittet	lt
 800374e:	425b      	neglt	r3, r3
 8003750:	f042 0202 	orrlt.w	r2, r2, #2
 8003754:	9307      	strge	r3, [sp, #28]
 8003756:	9307      	strlt	r3, [sp, #28]
 8003758:	bfb8      	it	lt
 800375a:	9204      	strlt	r2, [sp, #16]
 800375c:	7823      	ldrb	r3, [r4, #0]
 800375e:	2b2e      	cmp	r3, #46	; 0x2e
 8003760:	d10c      	bne.n	800377c <_svfiprintf_r+0x130>
 8003762:	7863      	ldrb	r3, [r4, #1]
 8003764:	2b2a      	cmp	r3, #42	; 0x2a
 8003766:	d135      	bne.n	80037d4 <_svfiprintf_r+0x188>
 8003768:	9b03      	ldr	r3, [sp, #12]
 800376a:	1d1a      	adds	r2, r3, #4
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	9203      	str	r2, [sp, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	bfb8      	it	lt
 8003774:	f04f 33ff 	movlt.w	r3, #4294967295
 8003778:	3402      	adds	r4, #2
 800377a:	9305      	str	r3, [sp, #20]
 800377c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003848 <_svfiprintf_r+0x1fc>
 8003780:	7821      	ldrb	r1, [r4, #0]
 8003782:	2203      	movs	r2, #3
 8003784:	4650      	mov	r0, sl
 8003786:	f7fc fd33 	bl	80001f0 <memchr>
 800378a:	b140      	cbz	r0, 800379e <_svfiprintf_r+0x152>
 800378c:	2340      	movs	r3, #64	; 0x40
 800378e:	eba0 000a 	sub.w	r0, r0, sl
 8003792:	fa03 f000 	lsl.w	r0, r3, r0
 8003796:	9b04      	ldr	r3, [sp, #16]
 8003798:	4303      	orrs	r3, r0
 800379a:	3401      	adds	r4, #1
 800379c:	9304      	str	r3, [sp, #16]
 800379e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037a2:	4826      	ldr	r0, [pc, #152]	; (800383c <_svfiprintf_r+0x1f0>)
 80037a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037a8:	2206      	movs	r2, #6
 80037aa:	f7fc fd21 	bl	80001f0 <memchr>
 80037ae:	2800      	cmp	r0, #0
 80037b0:	d038      	beq.n	8003824 <_svfiprintf_r+0x1d8>
 80037b2:	4b23      	ldr	r3, [pc, #140]	; (8003840 <_svfiprintf_r+0x1f4>)
 80037b4:	bb1b      	cbnz	r3, 80037fe <_svfiprintf_r+0x1b2>
 80037b6:	9b03      	ldr	r3, [sp, #12]
 80037b8:	3307      	adds	r3, #7
 80037ba:	f023 0307 	bic.w	r3, r3, #7
 80037be:	3308      	adds	r3, #8
 80037c0:	9303      	str	r3, [sp, #12]
 80037c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037c4:	4433      	add	r3, r6
 80037c6:	9309      	str	r3, [sp, #36]	; 0x24
 80037c8:	e767      	b.n	800369a <_svfiprintf_r+0x4e>
 80037ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ce:	460c      	mov	r4, r1
 80037d0:	2001      	movs	r0, #1
 80037d2:	e7a5      	b.n	8003720 <_svfiprintf_r+0xd4>
 80037d4:	2300      	movs	r3, #0
 80037d6:	3401      	adds	r4, #1
 80037d8:	9305      	str	r3, [sp, #20]
 80037da:	4619      	mov	r1, r3
 80037dc:	f04f 0c0a 	mov.w	ip, #10
 80037e0:	4620      	mov	r0, r4
 80037e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037e6:	3a30      	subs	r2, #48	; 0x30
 80037e8:	2a09      	cmp	r2, #9
 80037ea:	d903      	bls.n	80037f4 <_svfiprintf_r+0x1a8>
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d0c5      	beq.n	800377c <_svfiprintf_r+0x130>
 80037f0:	9105      	str	r1, [sp, #20]
 80037f2:	e7c3      	b.n	800377c <_svfiprintf_r+0x130>
 80037f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80037f8:	4604      	mov	r4, r0
 80037fa:	2301      	movs	r3, #1
 80037fc:	e7f0      	b.n	80037e0 <_svfiprintf_r+0x194>
 80037fe:	ab03      	add	r3, sp, #12
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	462a      	mov	r2, r5
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <_svfiprintf_r+0x1f8>)
 8003806:	a904      	add	r1, sp, #16
 8003808:	4638      	mov	r0, r7
 800380a:	f3af 8000 	nop.w
 800380e:	1c42      	adds	r2, r0, #1
 8003810:	4606      	mov	r6, r0
 8003812:	d1d6      	bne.n	80037c2 <_svfiprintf_r+0x176>
 8003814:	89ab      	ldrh	r3, [r5, #12]
 8003816:	065b      	lsls	r3, r3, #25
 8003818:	f53f af2c 	bmi.w	8003674 <_svfiprintf_r+0x28>
 800381c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800381e:	b01d      	add	sp, #116	; 0x74
 8003820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003824:	ab03      	add	r3, sp, #12
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	462a      	mov	r2, r5
 800382a:	4b06      	ldr	r3, [pc, #24]	; (8003844 <_svfiprintf_r+0x1f8>)
 800382c:	a904      	add	r1, sp, #16
 800382e:	4638      	mov	r0, r7
 8003830:	f000 f87a 	bl	8003928 <_printf_i>
 8003834:	e7eb      	b.n	800380e <_svfiprintf_r+0x1c2>
 8003836:	bf00      	nop
 8003838:	08003f88 	.word	0x08003f88
 800383c:	08003f92 	.word	0x08003f92
 8003840:	00000000 	.word	0x00000000
 8003844:	08003595 	.word	0x08003595
 8003848:	08003f8e 	.word	0x08003f8e

0800384c <_printf_common>:
 800384c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003850:	4616      	mov	r6, r2
 8003852:	4699      	mov	r9, r3
 8003854:	688a      	ldr	r2, [r1, #8]
 8003856:	690b      	ldr	r3, [r1, #16]
 8003858:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800385c:	4293      	cmp	r3, r2
 800385e:	bfb8      	it	lt
 8003860:	4613      	movlt	r3, r2
 8003862:	6033      	str	r3, [r6, #0]
 8003864:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003868:	4607      	mov	r7, r0
 800386a:	460c      	mov	r4, r1
 800386c:	b10a      	cbz	r2, 8003872 <_printf_common+0x26>
 800386e:	3301      	adds	r3, #1
 8003870:	6033      	str	r3, [r6, #0]
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	0699      	lsls	r1, r3, #26
 8003876:	bf42      	ittt	mi
 8003878:	6833      	ldrmi	r3, [r6, #0]
 800387a:	3302      	addmi	r3, #2
 800387c:	6033      	strmi	r3, [r6, #0]
 800387e:	6825      	ldr	r5, [r4, #0]
 8003880:	f015 0506 	ands.w	r5, r5, #6
 8003884:	d106      	bne.n	8003894 <_printf_common+0x48>
 8003886:	f104 0a19 	add.w	sl, r4, #25
 800388a:	68e3      	ldr	r3, [r4, #12]
 800388c:	6832      	ldr	r2, [r6, #0]
 800388e:	1a9b      	subs	r3, r3, r2
 8003890:	42ab      	cmp	r3, r5
 8003892:	dc26      	bgt.n	80038e2 <_printf_common+0x96>
 8003894:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003898:	1e13      	subs	r3, r2, #0
 800389a:	6822      	ldr	r2, [r4, #0]
 800389c:	bf18      	it	ne
 800389e:	2301      	movne	r3, #1
 80038a0:	0692      	lsls	r2, r2, #26
 80038a2:	d42b      	bmi.n	80038fc <_printf_common+0xb0>
 80038a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038a8:	4649      	mov	r1, r9
 80038aa:	4638      	mov	r0, r7
 80038ac:	47c0      	blx	r8
 80038ae:	3001      	adds	r0, #1
 80038b0:	d01e      	beq.n	80038f0 <_printf_common+0xa4>
 80038b2:	6823      	ldr	r3, [r4, #0]
 80038b4:	68e5      	ldr	r5, [r4, #12]
 80038b6:	6832      	ldr	r2, [r6, #0]
 80038b8:	f003 0306 	and.w	r3, r3, #6
 80038bc:	2b04      	cmp	r3, #4
 80038be:	bf08      	it	eq
 80038c0:	1aad      	subeq	r5, r5, r2
 80038c2:	68a3      	ldr	r3, [r4, #8]
 80038c4:	6922      	ldr	r2, [r4, #16]
 80038c6:	bf0c      	ite	eq
 80038c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038cc:	2500      	movne	r5, #0
 80038ce:	4293      	cmp	r3, r2
 80038d0:	bfc4      	itt	gt
 80038d2:	1a9b      	subgt	r3, r3, r2
 80038d4:	18ed      	addgt	r5, r5, r3
 80038d6:	2600      	movs	r6, #0
 80038d8:	341a      	adds	r4, #26
 80038da:	42b5      	cmp	r5, r6
 80038dc:	d11a      	bne.n	8003914 <_printf_common+0xc8>
 80038de:	2000      	movs	r0, #0
 80038e0:	e008      	b.n	80038f4 <_printf_common+0xa8>
 80038e2:	2301      	movs	r3, #1
 80038e4:	4652      	mov	r2, sl
 80038e6:	4649      	mov	r1, r9
 80038e8:	4638      	mov	r0, r7
 80038ea:	47c0      	blx	r8
 80038ec:	3001      	adds	r0, #1
 80038ee:	d103      	bne.n	80038f8 <_printf_common+0xac>
 80038f0:	f04f 30ff 	mov.w	r0, #4294967295
 80038f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038f8:	3501      	adds	r5, #1
 80038fa:	e7c6      	b.n	800388a <_printf_common+0x3e>
 80038fc:	18e1      	adds	r1, r4, r3
 80038fe:	1c5a      	adds	r2, r3, #1
 8003900:	2030      	movs	r0, #48	; 0x30
 8003902:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003906:	4422      	add	r2, r4
 8003908:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800390c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003910:	3302      	adds	r3, #2
 8003912:	e7c7      	b.n	80038a4 <_printf_common+0x58>
 8003914:	2301      	movs	r3, #1
 8003916:	4622      	mov	r2, r4
 8003918:	4649      	mov	r1, r9
 800391a:	4638      	mov	r0, r7
 800391c:	47c0      	blx	r8
 800391e:	3001      	adds	r0, #1
 8003920:	d0e6      	beq.n	80038f0 <_printf_common+0xa4>
 8003922:	3601      	adds	r6, #1
 8003924:	e7d9      	b.n	80038da <_printf_common+0x8e>
	...

08003928 <_printf_i>:
 8003928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800392c:	460c      	mov	r4, r1
 800392e:	4691      	mov	r9, r2
 8003930:	7e27      	ldrb	r7, [r4, #24]
 8003932:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003934:	2f78      	cmp	r7, #120	; 0x78
 8003936:	4680      	mov	r8, r0
 8003938:	469a      	mov	sl, r3
 800393a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800393e:	d807      	bhi.n	8003950 <_printf_i+0x28>
 8003940:	2f62      	cmp	r7, #98	; 0x62
 8003942:	d80a      	bhi.n	800395a <_printf_i+0x32>
 8003944:	2f00      	cmp	r7, #0
 8003946:	f000 80d8 	beq.w	8003afa <_printf_i+0x1d2>
 800394a:	2f58      	cmp	r7, #88	; 0x58
 800394c:	f000 80a3 	beq.w	8003a96 <_printf_i+0x16e>
 8003950:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003954:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003958:	e03a      	b.n	80039d0 <_printf_i+0xa8>
 800395a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800395e:	2b15      	cmp	r3, #21
 8003960:	d8f6      	bhi.n	8003950 <_printf_i+0x28>
 8003962:	a001      	add	r0, pc, #4	; (adr r0, 8003968 <_printf_i+0x40>)
 8003964:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003968:	080039c1 	.word	0x080039c1
 800396c:	080039d5 	.word	0x080039d5
 8003970:	08003951 	.word	0x08003951
 8003974:	08003951 	.word	0x08003951
 8003978:	08003951 	.word	0x08003951
 800397c:	08003951 	.word	0x08003951
 8003980:	080039d5 	.word	0x080039d5
 8003984:	08003951 	.word	0x08003951
 8003988:	08003951 	.word	0x08003951
 800398c:	08003951 	.word	0x08003951
 8003990:	08003951 	.word	0x08003951
 8003994:	08003ae1 	.word	0x08003ae1
 8003998:	08003a05 	.word	0x08003a05
 800399c:	08003ac3 	.word	0x08003ac3
 80039a0:	08003951 	.word	0x08003951
 80039a4:	08003951 	.word	0x08003951
 80039a8:	08003b03 	.word	0x08003b03
 80039ac:	08003951 	.word	0x08003951
 80039b0:	08003a05 	.word	0x08003a05
 80039b4:	08003951 	.word	0x08003951
 80039b8:	08003951 	.word	0x08003951
 80039bc:	08003acb 	.word	0x08003acb
 80039c0:	680b      	ldr	r3, [r1, #0]
 80039c2:	1d1a      	adds	r2, r3, #4
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	600a      	str	r2, [r1, #0]
 80039c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80039cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0a3      	b.n	8003b1c <_printf_i+0x1f4>
 80039d4:	6825      	ldr	r5, [r4, #0]
 80039d6:	6808      	ldr	r0, [r1, #0]
 80039d8:	062e      	lsls	r6, r5, #24
 80039da:	f100 0304 	add.w	r3, r0, #4
 80039de:	d50a      	bpl.n	80039f6 <_printf_i+0xce>
 80039e0:	6805      	ldr	r5, [r0, #0]
 80039e2:	600b      	str	r3, [r1, #0]
 80039e4:	2d00      	cmp	r5, #0
 80039e6:	da03      	bge.n	80039f0 <_printf_i+0xc8>
 80039e8:	232d      	movs	r3, #45	; 0x2d
 80039ea:	426d      	negs	r5, r5
 80039ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039f0:	485e      	ldr	r0, [pc, #376]	; (8003b6c <_printf_i+0x244>)
 80039f2:	230a      	movs	r3, #10
 80039f4:	e019      	b.n	8003a2a <_printf_i+0x102>
 80039f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80039fa:	6805      	ldr	r5, [r0, #0]
 80039fc:	600b      	str	r3, [r1, #0]
 80039fe:	bf18      	it	ne
 8003a00:	b22d      	sxthne	r5, r5
 8003a02:	e7ef      	b.n	80039e4 <_printf_i+0xbc>
 8003a04:	680b      	ldr	r3, [r1, #0]
 8003a06:	6825      	ldr	r5, [r4, #0]
 8003a08:	1d18      	adds	r0, r3, #4
 8003a0a:	6008      	str	r0, [r1, #0]
 8003a0c:	0628      	lsls	r0, r5, #24
 8003a0e:	d501      	bpl.n	8003a14 <_printf_i+0xec>
 8003a10:	681d      	ldr	r5, [r3, #0]
 8003a12:	e002      	b.n	8003a1a <_printf_i+0xf2>
 8003a14:	0669      	lsls	r1, r5, #25
 8003a16:	d5fb      	bpl.n	8003a10 <_printf_i+0xe8>
 8003a18:	881d      	ldrh	r5, [r3, #0]
 8003a1a:	4854      	ldr	r0, [pc, #336]	; (8003b6c <_printf_i+0x244>)
 8003a1c:	2f6f      	cmp	r7, #111	; 0x6f
 8003a1e:	bf0c      	ite	eq
 8003a20:	2308      	moveq	r3, #8
 8003a22:	230a      	movne	r3, #10
 8003a24:	2100      	movs	r1, #0
 8003a26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a2a:	6866      	ldr	r6, [r4, #4]
 8003a2c:	60a6      	str	r6, [r4, #8]
 8003a2e:	2e00      	cmp	r6, #0
 8003a30:	bfa2      	ittt	ge
 8003a32:	6821      	ldrge	r1, [r4, #0]
 8003a34:	f021 0104 	bicge.w	r1, r1, #4
 8003a38:	6021      	strge	r1, [r4, #0]
 8003a3a:	b90d      	cbnz	r5, 8003a40 <_printf_i+0x118>
 8003a3c:	2e00      	cmp	r6, #0
 8003a3e:	d04d      	beq.n	8003adc <_printf_i+0x1b4>
 8003a40:	4616      	mov	r6, r2
 8003a42:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a46:	fb03 5711 	mls	r7, r3, r1, r5
 8003a4a:	5dc7      	ldrb	r7, [r0, r7]
 8003a4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a50:	462f      	mov	r7, r5
 8003a52:	42bb      	cmp	r3, r7
 8003a54:	460d      	mov	r5, r1
 8003a56:	d9f4      	bls.n	8003a42 <_printf_i+0x11a>
 8003a58:	2b08      	cmp	r3, #8
 8003a5a:	d10b      	bne.n	8003a74 <_printf_i+0x14c>
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	07df      	lsls	r7, r3, #31
 8003a60:	d508      	bpl.n	8003a74 <_printf_i+0x14c>
 8003a62:	6923      	ldr	r3, [r4, #16]
 8003a64:	6861      	ldr	r1, [r4, #4]
 8003a66:	4299      	cmp	r1, r3
 8003a68:	bfde      	ittt	le
 8003a6a:	2330      	movle	r3, #48	; 0x30
 8003a6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a74:	1b92      	subs	r2, r2, r6
 8003a76:	6122      	str	r2, [r4, #16]
 8003a78:	f8cd a000 	str.w	sl, [sp]
 8003a7c:	464b      	mov	r3, r9
 8003a7e:	aa03      	add	r2, sp, #12
 8003a80:	4621      	mov	r1, r4
 8003a82:	4640      	mov	r0, r8
 8003a84:	f7ff fee2 	bl	800384c <_printf_common>
 8003a88:	3001      	adds	r0, #1
 8003a8a:	d14c      	bne.n	8003b26 <_printf_i+0x1fe>
 8003a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a90:	b004      	add	sp, #16
 8003a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a96:	4835      	ldr	r0, [pc, #212]	; (8003b6c <_printf_i+0x244>)
 8003a98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	680e      	ldr	r6, [r1, #0]
 8003aa0:	061f      	lsls	r7, r3, #24
 8003aa2:	f856 5b04 	ldr.w	r5, [r6], #4
 8003aa6:	600e      	str	r6, [r1, #0]
 8003aa8:	d514      	bpl.n	8003ad4 <_printf_i+0x1ac>
 8003aaa:	07d9      	lsls	r1, r3, #31
 8003aac:	bf44      	itt	mi
 8003aae:	f043 0320 	orrmi.w	r3, r3, #32
 8003ab2:	6023      	strmi	r3, [r4, #0]
 8003ab4:	b91d      	cbnz	r5, 8003abe <_printf_i+0x196>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	f023 0320 	bic.w	r3, r3, #32
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	2310      	movs	r3, #16
 8003ac0:	e7b0      	b.n	8003a24 <_printf_i+0xfc>
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	f043 0320 	orr.w	r3, r3, #32
 8003ac8:	6023      	str	r3, [r4, #0]
 8003aca:	2378      	movs	r3, #120	; 0x78
 8003acc:	4828      	ldr	r0, [pc, #160]	; (8003b70 <_printf_i+0x248>)
 8003ace:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ad2:	e7e3      	b.n	8003a9c <_printf_i+0x174>
 8003ad4:	065e      	lsls	r6, r3, #25
 8003ad6:	bf48      	it	mi
 8003ad8:	b2ad      	uxthmi	r5, r5
 8003ada:	e7e6      	b.n	8003aaa <_printf_i+0x182>
 8003adc:	4616      	mov	r6, r2
 8003ade:	e7bb      	b.n	8003a58 <_printf_i+0x130>
 8003ae0:	680b      	ldr	r3, [r1, #0]
 8003ae2:	6826      	ldr	r6, [r4, #0]
 8003ae4:	6960      	ldr	r0, [r4, #20]
 8003ae6:	1d1d      	adds	r5, r3, #4
 8003ae8:	600d      	str	r5, [r1, #0]
 8003aea:	0635      	lsls	r5, r6, #24
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	d501      	bpl.n	8003af4 <_printf_i+0x1cc>
 8003af0:	6018      	str	r0, [r3, #0]
 8003af2:	e002      	b.n	8003afa <_printf_i+0x1d2>
 8003af4:	0671      	lsls	r1, r6, #25
 8003af6:	d5fb      	bpl.n	8003af0 <_printf_i+0x1c8>
 8003af8:	8018      	strh	r0, [r3, #0]
 8003afa:	2300      	movs	r3, #0
 8003afc:	6123      	str	r3, [r4, #16]
 8003afe:	4616      	mov	r6, r2
 8003b00:	e7ba      	b.n	8003a78 <_printf_i+0x150>
 8003b02:	680b      	ldr	r3, [r1, #0]
 8003b04:	1d1a      	adds	r2, r3, #4
 8003b06:	600a      	str	r2, [r1, #0]
 8003b08:	681e      	ldr	r6, [r3, #0]
 8003b0a:	6862      	ldr	r2, [r4, #4]
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	4630      	mov	r0, r6
 8003b10:	f7fc fb6e 	bl	80001f0 <memchr>
 8003b14:	b108      	cbz	r0, 8003b1a <_printf_i+0x1f2>
 8003b16:	1b80      	subs	r0, r0, r6
 8003b18:	6060      	str	r0, [r4, #4]
 8003b1a:	6863      	ldr	r3, [r4, #4]
 8003b1c:	6123      	str	r3, [r4, #16]
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b24:	e7a8      	b.n	8003a78 <_printf_i+0x150>
 8003b26:	6923      	ldr	r3, [r4, #16]
 8003b28:	4632      	mov	r2, r6
 8003b2a:	4649      	mov	r1, r9
 8003b2c:	4640      	mov	r0, r8
 8003b2e:	47d0      	blx	sl
 8003b30:	3001      	adds	r0, #1
 8003b32:	d0ab      	beq.n	8003a8c <_printf_i+0x164>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	079b      	lsls	r3, r3, #30
 8003b38:	d413      	bmi.n	8003b62 <_printf_i+0x23a>
 8003b3a:	68e0      	ldr	r0, [r4, #12]
 8003b3c:	9b03      	ldr	r3, [sp, #12]
 8003b3e:	4298      	cmp	r0, r3
 8003b40:	bfb8      	it	lt
 8003b42:	4618      	movlt	r0, r3
 8003b44:	e7a4      	b.n	8003a90 <_printf_i+0x168>
 8003b46:	2301      	movs	r3, #1
 8003b48:	4632      	mov	r2, r6
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	4640      	mov	r0, r8
 8003b4e:	47d0      	blx	sl
 8003b50:	3001      	adds	r0, #1
 8003b52:	d09b      	beq.n	8003a8c <_printf_i+0x164>
 8003b54:	3501      	adds	r5, #1
 8003b56:	68e3      	ldr	r3, [r4, #12]
 8003b58:	9903      	ldr	r1, [sp, #12]
 8003b5a:	1a5b      	subs	r3, r3, r1
 8003b5c:	42ab      	cmp	r3, r5
 8003b5e:	dcf2      	bgt.n	8003b46 <_printf_i+0x21e>
 8003b60:	e7eb      	b.n	8003b3a <_printf_i+0x212>
 8003b62:	2500      	movs	r5, #0
 8003b64:	f104 0619 	add.w	r6, r4, #25
 8003b68:	e7f5      	b.n	8003b56 <_printf_i+0x22e>
 8003b6a:	bf00      	nop
 8003b6c:	08003f99 	.word	0x08003f99
 8003b70:	08003faa 	.word	0x08003faa

08003b74 <memcpy>:
 8003b74:	440a      	add	r2, r1
 8003b76:	4291      	cmp	r1, r2
 8003b78:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b7c:	d100      	bne.n	8003b80 <memcpy+0xc>
 8003b7e:	4770      	bx	lr
 8003b80:	b510      	push	{r4, lr}
 8003b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b8a:	4291      	cmp	r1, r2
 8003b8c:	d1f9      	bne.n	8003b82 <memcpy+0xe>
 8003b8e:	bd10      	pop	{r4, pc}

08003b90 <memmove>:
 8003b90:	4288      	cmp	r0, r1
 8003b92:	b510      	push	{r4, lr}
 8003b94:	eb01 0402 	add.w	r4, r1, r2
 8003b98:	d902      	bls.n	8003ba0 <memmove+0x10>
 8003b9a:	4284      	cmp	r4, r0
 8003b9c:	4623      	mov	r3, r4
 8003b9e:	d807      	bhi.n	8003bb0 <memmove+0x20>
 8003ba0:	1e43      	subs	r3, r0, #1
 8003ba2:	42a1      	cmp	r1, r4
 8003ba4:	d008      	beq.n	8003bb8 <memmove+0x28>
 8003ba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003baa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003bae:	e7f8      	b.n	8003ba2 <memmove+0x12>
 8003bb0:	4402      	add	r2, r0
 8003bb2:	4601      	mov	r1, r0
 8003bb4:	428a      	cmp	r2, r1
 8003bb6:	d100      	bne.n	8003bba <memmove+0x2a>
 8003bb8:	bd10      	pop	{r4, pc}
 8003bba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bc2:	e7f7      	b.n	8003bb4 <memmove+0x24>

08003bc4 <_free_r>:
 8003bc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bc6:	2900      	cmp	r1, #0
 8003bc8:	d048      	beq.n	8003c5c <_free_r+0x98>
 8003bca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bce:	9001      	str	r0, [sp, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f1a1 0404 	sub.w	r4, r1, #4
 8003bd6:	bfb8      	it	lt
 8003bd8:	18e4      	addlt	r4, r4, r3
 8003bda:	f000 f8d3 	bl	8003d84 <__malloc_lock>
 8003bde:	4a20      	ldr	r2, [pc, #128]	; (8003c60 <_free_r+0x9c>)
 8003be0:	9801      	ldr	r0, [sp, #4]
 8003be2:	6813      	ldr	r3, [r2, #0]
 8003be4:	4615      	mov	r5, r2
 8003be6:	b933      	cbnz	r3, 8003bf6 <_free_r+0x32>
 8003be8:	6063      	str	r3, [r4, #4]
 8003bea:	6014      	str	r4, [r2, #0]
 8003bec:	b003      	add	sp, #12
 8003bee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003bf2:	f000 b8cd 	b.w	8003d90 <__malloc_unlock>
 8003bf6:	42a3      	cmp	r3, r4
 8003bf8:	d90b      	bls.n	8003c12 <_free_r+0x4e>
 8003bfa:	6821      	ldr	r1, [r4, #0]
 8003bfc:	1862      	adds	r2, r4, r1
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	bf04      	itt	eq
 8003c02:	681a      	ldreq	r2, [r3, #0]
 8003c04:	685b      	ldreq	r3, [r3, #4]
 8003c06:	6063      	str	r3, [r4, #4]
 8003c08:	bf04      	itt	eq
 8003c0a:	1852      	addeq	r2, r2, r1
 8003c0c:	6022      	streq	r2, [r4, #0]
 8003c0e:	602c      	str	r4, [r5, #0]
 8003c10:	e7ec      	b.n	8003bec <_free_r+0x28>
 8003c12:	461a      	mov	r2, r3
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	b10b      	cbz	r3, 8003c1c <_free_r+0x58>
 8003c18:	42a3      	cmp	r3, r4
 8003c1a:	d9fa      	bls.n	8003c12 <_free_r+0x4e>
 8003c1c:	6811      	ldr	r1, [r2, #0]
 8003c1e:	1855      	adds	r5, r2, r1
 8003c20:	42a5      	cmp	r5, r4
 8003c22:	d10b      	bne.n	8003c3c <_free_r+0x78>
 8003c24:	6824      	ldr	r4, [r4, #0]
 8003c26:	4421      	add	r1, r4
 8003c28:	1854      	adds	r4, r2, r1
 8003c2a:	42a3      	cmp	r3, r4
 8003c2c:	6011      	str	r1, [r2, #0]
 8003c2e:	d1dd      	bne.n	8003bec <_free_r+0x28>
 8003c30:	681c      	ldr	r4, [r3, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	6053      	str	r3, [r2, #4]
 8003c36:	4421      	add	r1, r4
 8003c38:	6011      	str	r1, [r2, #0]
 8003c3a:	e7d7      	b.n	8003bec <_free_r+0x28>
 8003c3c:	d902      	bls.n	8003c44 <_free_r+0x80>
 8003c3e:	230c      	movs	r3, #12
 8003c40:	6003      	str	r3, [r0, #0]
 8003c42:	e7d3      	b.n	8003bec <_free_r+0x28>
 8003c44:	6825      	ldr	r5, [r4, #0]
 8003c46:	1961      	adds	r1, r4, r5
 8003c48:	428b      	cmp	r3, r1
 8003c4a:	bf04      	itt	eq
 8003c4c:	6819      	ldreq	r1, [r3, #0]
 8003c4e:	685b      	ldreq	r3, [r3, #4]
 8003c50:	6063      	str	r3, [r4, #4]
 8003c52:	bf04      	itt	eq
 8003c54:	1949      	addeq	r1, r1, r5
 8003c56:	6021      	streq	r1, [r4, #0]
 8003c58:	6054      	str	r4, [r2, #4]
 8003c5a:	e7c7      	b.n	8003bec <_free_r+0x28>
 8003c5c:	b003      	add	sp, #12
 8003c5e:	bd30      	pop	{r4, r5, pc}
 8003c60:	200000ec 	.word	0x200000ec

08003c64 <_malloc_r>:
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c66:	1ccd      	adds	r5, r1, #3
 8003c68:	f025 0503 	bic.w	r5, r5, #3
 8003c6c:	3508      	adds	r5, #8
 8003c6e:	2d0c      	cmp	r5, #12
 8003c70:	bf38      	it	cc
 8003c72:	250c      	movcc	r5, #12
 8003c74:	2d00      	cmp	r5, #0
 8003c76:	4606      	mov	r6, r0
 8003c78:	db01      	blt.n	8003c7e <_malloc_r+0x1a>
 8003c7a:	42a9      	cmp	r1, r5
 8003c7c:	d903      	bls.n	8003c86 <_malloc_r+0x22>
 8003c7e:	230c      	movs	r3, #12
 8003c80:	6033      	str	r3, [r6, #0]
 8003c82:	2000      	movs	r0, #0
 8003c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c86:	f000 f87d 	bl	8003d84 <__malloc_lock>
 8003c8a:	4921      	ldr	r1, [pc, #132]	; (8003d10 <_malloc_r+0xac>)
 8003c8c:	680a      	ldr	r2, [r1, #0]
 8003c8e:	4614      	mov	r4, r2
 8003c90:	b99c      	cbnz	r4, 8003cba <_malloc_r+0x56>
 8003c92:	4f20      	ldr	r7, [pc, #128]	; (8003d14 <_malloc_r+0xb0>)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	b923      	cbnz	r3, 8003ca2 <_malloc_r+0x3e>
 8003c98:	4621      	mov	r1, r4
 8003c9a:	4630      	mov	r0, r6
 8003c9c:	f000 f862 	bl	8003d64 <_sbrk_r>
 8003ca0:	6038      	str	r0, [r7, #0]
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	f000 f85d 	bl	8003d64 <_sbrk_r>
 8003caa:	1c43      	adds	r3, r0, #1
 8003cac:	d123      	bne.n	8003cf6 <_malloc_r+0x92>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	6033      	str	r3, [r6, #0]
 8003cb2:	4630      	mov	r0, r6
 8003cb4:	f000 f86c 	bl	8003d90 <__malloc_unlock>
 8003cb8:	e7e3      	b.n	8003c82 <_malloc_r+0x1e>
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	1b5b      	subs	r3, r3, r5
 8003cbe:	d417      	bmi.n	8003cf0 <_malloc_r+0x8c>
 8003cc0:	2b0b      	cmp	r3, #11
 8003cc2:	d903      	bls.n	8003ccc <_malloc_r+0x68>
 8003cc4:	6023      	str	r3, [r4, #0]
 8003cc6:	441c      	add	r4, r3
 8003cc8:	6025      	str	r5, [r4, #0]
 8003cca:	e004      	b.n	8003cd6 <_malloc_r+0x72>
 8003ccc:	6863      	ldr	r3, [r4, #4]
 8003cce:	42a2      	cmp	r2, r4
 8003cd0:	bf0c      	ite	eq
 8003cd2:	600b      	streq	r3, [r1, #0]
 8003cd4:	6053      	strne	r3, [r2, #4]
 8003cd6:	4630      	mov	r0, r6
 8003cd8:	f000 f85a 	bl	8003d90 <__malloc_unlock>
 8003cdc:	f104 000b 	add.w	r0, r4, #11
 8003ce0:	1d23      	adds	r3, r4, #4
 8003ce2:	f020 0007 	bic.w	r0, r0, #7
 8003ce6:	1ac2      	subs	r2, r0, r3
 8003ce8:	d0cc      	beq.n	8003c84 <_malloc_r+0x20>
 8003cea:	1a1b      	subs	r3, r3, r0
 8003cec:	50a3      	str	r3, [r4, r2]
 8003cee:	e7c9      	b.n	8003c84 <_malloc_r+0x20>
 8003cf0:	4622      	mov	r2, r4
 8003cf2:	6864      	ldr	r4, [r4, #4]
 8003cf4:	e7cc      	b.n	8003c90 <_malloc_r+0x2c>
 8003cf6:	1cc4      	adds	r4, r0, #3
 8003cf8:	f024 0403 	bic.w	r4, r4, #3
 8003cfc:	42a0      	cmp	r0, r4
 8003cfe:	d0e3      	beq.n	8003cc8 <_malloc_r+0x64>
 8003d00:	1a21      	subs	r1, r4, r0
 8003d02:	4630      	mov	r0, r6
 8003d04:	f000 f82e 	bl	8003d64 <_sbrk_r>
 8003d08:	3001      	adds	r0, #1
 8003d0a:	d1dd      	bne.n	8003cc8 <_malloc_r+0x64>
 8003d0c:	e7cf      	b.n	8003cae <_malloc_r+0x4a>
 8003d0e:	bf00      	nop
 8003d10:	200000ec 	.word	0x200000ec
 8003d14:	200000f0 	.word	0x200000f0

08003d18 <_realloc_r>:
 8003d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1a:	4607      	mov	r7, r0
 8003d1c:	4614      	mov	r4, r2
 8003d1e:	460e      	mov	r6, r1
 8003d20:	b921      	cbnz	r1, 8003d2c <_realloc_r+0x14>
 8003d22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003d26:	4611      	mov	r1, r2
 8003d28:	f7ff bf9c 	b.w	8003c64 <_malloc_r>
 8003d2c:	b922      	cbnz	r2, 8003d38 <_realloc_r+0x20>
 8003d2e:	f7ff ff49 	bl	8003bc4 <_free_r>
 8003d32:	4625      	mov	r5, r4
 8003d34:	4628      	mov	r0, r5
 8003d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d38:	f000 f830 	bl	8003d9c <_malloc_usable_size_r>
 8003d3c:	42a0      	cmp	r0, r4
 8003d3e:	d20f      	bcs.n	8003d60 <_realloc_r+0x48>
 8003d40:	4621      	mov	r1, r4
 8003d42:	4638      	mov	r0, r7
 8003d44:	f7ff ff8e 	bl	8003c64 <_malloc_r>
 8003d48:	4605      	mov	r5, r0
 8003d4a:	2800      	cmp	r0, #0
 8003d4c:	d0f2      	beq.n	8003d34 <_realloc_r+0x1c>
 8003d4e:	4631      	mov	r1, r6
 8003d50:	4622      	mov	r2, r4
 8003d52:	f7ff ff0f 	bl	8003b74 <memcpy>
 8003d56:	4631      	mov	r1, r6
 8003d58:	4638      	mov	r0, r7
 8003d5a:	f7ff ff33 	bl	8003bc4 <_free_r>
 8003d5e:	e7e9      	b.n	8003d34 <_realloc_r+0x1c>
 8003d60:	4635      	mov	r5, r6
 8003d62:	e7e7      	b.n	8003d34 <_realloc_r+0x1c>

08003d64 <_sbrk_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4d06      	ldr	r5, [pc, #24]	; (8003d80 <_sbrk_r+0x1c>)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	602b      	str	r3, [r5, #0]
 8003d70:	f7fd fc80 	bl	8001674 <_sbrk>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_sbrk_r+0x1a>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_sbrk_r+0x1a>
 8003d7c:	6023      	str	r3, [r4, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	2000013c 	.word	0x2000013c

08003d84 <__malloc_lock>:
 8003d84:	4801      	ldr	r0, [pc, #4]	; (8003d8c <__malloc_lock+0x8>)
 8003d86:	f000 b811 	b.w	8003dac <__retarget_lock_acquire_recursive>
 8003d8a:	bf00      	nop
 8003d8c:	20000144 	.word	0x20000144

08003d90 <__malloc_unlock>:
 8003d90:	4801      	ldr	r0, [pc, #4]	; (8003d98 <__malloc_unlock+0x8>)
 8003d92:	f000 b80c 	b.w	8003dae <__retarget_lock_release_recursive>
 8003d96:	bf00      	nop
 8003d98:	20000144 	.word	0x20000144

08003d9c <_malloc_usable_size_r>:
 8003d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003da0:	1f18      	subs	r0, r3, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	bfbc      	itt	lt
 8003da6:	580b      	ldrlt	r3, [r1, r0]
 8003da8:	18c0      	addlt	r0, r0, r3
 8003daa:	4770      	bx	lr

08003dac <__retarget_lock_acquire_recursive>:
 8003dac:	4770      	bx	lr

08003dae <__retarget_lock_release_recursive>:
 8003dae:	4770      	bx	lr

08003db0 <_init>:
 8003db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003db2:	bf00      	nop
 8003db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003db6:	bc08      	pop	{r3}
 8003db8:	469e      	mov	lr, r3
 8003dba:	4770      	bx	lr

08003dbc <_fini>:
 8003dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dbe:	bf00      	nop
 8003dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dc2:	bc08      	pop	{r3}
 8003dc4:	469e      	mov	lr, r3
 8003dc6:	4770      	bx	lr
