Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul 26 12:01:37 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  3           
TIMING-7   Critical Warning  No common node between related clocks           3           
TIMING-8   Critical Warning  No common period between related clocks         3           
TIMING-17  Critical Warning  Non-clocked sequential cell                     15          
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           124         
TIMING-18  Warning           Missing input or output delay                   19          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (5)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.033     -718.165                    386                20951        0.027        0.000                      0                20951        0.889        0.000                       0                  7561  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_fpga_0           {0.000 5.000}        10.000          100.000         
clk_fpga_1           {0.000 7.000}        14.000          71.429          
lvds_clk_0           {0.000 1.389}        2.778           359.971         
  lvds_word_ready_0  {0.000 11.112}       22.224          44.996          
lvds_clk_1           {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 0.459        0.000                      0                19967        0.027        0.000                      0                19967        3.870        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                            12.408        0.000                       0                     1  
lvds_clk_0                -3.231      -52.817                     81                  178        0.223        0.000                      0                  178        0.889        0.000                       0                   112  
  lvds_word_ready_0       18.137        0.000                      0                   24        0.124        0.000                      0                   24       10.612        0.000                       0                    16  
lvds_clk_1                -2.013      -44.374                     74                  181        0.145        0.000                      0                  181        0.889        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0         lvds_clk_0              -3.859     -210.286                     62                   62        0.230        0.000                      0                   62  
lvds_word_ready_0  lvds_clk_0              -4.033      -21.600                     12                   35        0.462        0.000                      0                   35  
lvds_clk_0         lvds_word_ready_0       -0.777      -11.261                     20                   23        0.168        0.000                      0                   23  
clk_fpga_0         lvds_clk_1              -2.574     -134.506                     62                   62        0.152        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.314        0.000                      0                  387        0.391        0.000                      0                  387  
**async_default**  clk_fpga_0         lvds_clk_0              -3.435     -159.517                     49                   49        0.265        0.000                      0                   49  
**async_default**  clk_fpga_0         lvds_clk_1              -2.252     -108.750                     52                   52        0.185        0.000                      0                   52  
**async_default**  clk_fpga_0         lvds_word_ready_0       -3.639      -53.349                     16                   16        0.328        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)        lvds_clk_1                  
(none)                      clk_fpga_0    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.198ns (24.537%)  route 6.760ns (75.463%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.523    11.591    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X12Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.198ns (24.537%)  route 6.760ns (75.463%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.523    11.591    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X12Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X12Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.198ns (24.571%)  route 6.748ns (75.429%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.511    11.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.198ns (24.571%)  route 6.748ns (75.429%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.511    11.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.198ns (24.571%)  route 6.748ns (75.429%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.511    11.579    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X14Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X14Y42         FDRE (Setup_fdre_C_CE)      -0.299    12.050    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.198ns (24.869%)  route 6.640ns (75.131%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.404    11.471    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.331    12.018    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.198ns (24.869%)  route 6.640ns (75.131%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 12.310 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.404    11.471    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.328    12.310    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y42         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/C
                         clock pessimism              0.193    12.503    
                         clock uncertainty           -0.154    12.349    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.331    12.018    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 2.198ns (25.120%)  route 6.552ns (74.880%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.267     6.677 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.314     6.991    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.096 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.434     7.530    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.108     7.638 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.744     8.382    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.278     8.660 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.386     9.046    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X11Y38         LUT5 (Prop_lut5_I2_O)        0.275     9.321 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.673     9.994    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.107    10.101 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.671    10.772    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I0_O)        0.296    11.068 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.315    11.383    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X14Y40         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.299    12.049    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 2.077ns (23.477%)  route 6.770ns (76.523%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT2 (Prop_lut2_I1_O)        0.270     6.680 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.348     7.028    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.267     7.295 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     7.759    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.106     7.865 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.662     8.527    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.284     8.811 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.619     9.430    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.283     9.713 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.628    10.341    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.105    10.446 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          1.034    11.480    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.324    12.306    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X18Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/C
                         clock pessimism              0.193    12.499    
                         clock uncertainty           -0.154    12.345    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    12.209    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 2.077ns (23.477%)  route 6.770ns (76.523%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 12.306 - 10.000 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.554     2.633    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X6Y44          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.433     3.066 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=77, routed)          0.871     3.937    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_1[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.105     4.042 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     4.329    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.105     4.434 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.076     5.510    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.119     5.629 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.781     6.410    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y44          LUT2 (Prop_lut2_I1_O)        0.270     6.680 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.348     7.028    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X7Y44          LUT6 (Prop_lut6_I4_O)        0.267     7.295 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.463     7.759    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.106     7.865 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.662     8.527    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X6Y36          LUT3 (Prop_lut3_I2_O)        0.284     8.811 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.619     9.430    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.283     9.713 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.628    10.341    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.105    10.446 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          1.034    11.480    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.324    12.306    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X18Y36         FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/C
                         clock pessimism              0.193    12.499    
                         clock uncertainty           -0.154    12.345    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    12.209    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.251ns (63.466%)  route 0.144ns (36.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.565     0.901    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X34Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[29]/Q
                         net (fo=1, routed)           0.144     1.193    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[31]_0[23]
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.103     1.296 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     1.296    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR_n_34
    SLICE_X35Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.826     1.192    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/m_axi_sg_aclk
    SLICE_X35Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[29]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.107     1.269    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.593     0.929    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/out
    SLICE_X21Y39         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.055     1.125    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X20Y39         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.862     1.228    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X20Y39         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X20Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.347%)  route 0.206ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.565     0.901    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X32Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[25]/Q
                         net (fo=2, routed)           0.206     1.270    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[31]_0[20]
    SLICE_X32Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.826     1.192    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X32Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.063     1.225    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.185%)  route 0.207ns (55.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.565     0.901    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X32Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[26]/Q
                         net (fo=2, routed)           0.207     1.272    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[31]_0[21]
    SLICE_X32Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.826     1.192    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X32Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[26]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.063     1.225    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_error_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.509ns  (logic 0.397ns (77.959%)  route 0.112ns (22.041%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     5.893    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.146     6.039 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/Q
                         net (fo=2, routed)           0.112     6.150    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]
    SLICE_X45Y99         LUT1 (Prop_lut1_I0_O)        0.045     6.195 r  main_design_i/noip_ctrl_0/U0/read_data_ctr[16]_i_5/O
                         net (fo=1, routed)           0.000     6.195    main_design_i/noip_ctrl_0/U0/read_data_ctr[16]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     6.347 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.348    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.402 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.402    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]_i_1_n_7
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.911     6.277    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.242    
    SLICE_X45Y100        FDCE (Hold_fdce_C_D)         0.112     6.354    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.354    
                         arrival time                           6.402    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y16         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=32, routed)          0.191     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/A3
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/WCLK
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/DP/CLK
                         clock pessimism             -0.263     0.960    
    SLICE_X22Y15         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.200    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/DP
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y16         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=32, routed)          0.191     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/A3
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/WCLK
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/SP/CLK
                         clock pessimism             -0.263     0.960    
    SLICE_X22Y15         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.200    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19/SP
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y16         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=32, routed)          0.191     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/A3
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/WCLK
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/DP/CLK
                         clock pessimism             -0.263     0.960    
    SLICE_X22Y15         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.200    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/DP
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.427%)  route 0.191ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.590     0.926    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y16         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=32, routed)          0.191     1.258    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/A3
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.857     1.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/WCLK
    SLICE_X22Y15         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/SP/CLK
                         clock pessimism             -0.263     0.960    
    SLICE_X22Y15         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.200    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_19__0/SP
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.520ns  (logic 0.408ns (78.425%)  route 0.112ns (21.575%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     5.893    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDCE (Prop_fdce_C_Q)         0.146     6.039 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/Q
                         net (fo=2, routed)           0.112     6.150    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]
    SLICE_X45Y99         LUT1 (Prop_lut1_I0_O)        0.045     6.195 r  main_design_i/noip_ctrl_0/U0/read_data_ctr[16]_i_5/O
                         net (fo=1, routed)           0.000     6.195    main_design_i/noip_ctrl_0/U0/read_data_ctr[16]_i_5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     6.347 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.348    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.413 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.413    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]_i_1_n_5
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.911     6.277    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.242    
    SLICE_X45Y100        FDCE (Hold_fdce_C_D)         0.112     6.354    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.354    
                         arrival time                           6.413    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           81  Failing Endpoints,  Worst Slack       -3.231ns,  Total Violation      -52.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.799ns (13.278%)  route 5.218ns (86.722%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.388     5.815    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.379     6.194 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/Q
                         net (fo=3, routed)           0.987     7.181    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg_n_0_[2]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.105     7.286 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.723     8.009    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.105     8.114 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.263     9.378    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.105     9.483 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.245    11.728    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.105    11.833 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    11.833    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.718     8.561    
                         clock uncertainty           -0.035     8.526    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.076     8.602    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                 -3.231    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.904ns (17.092%)  route 4.385ns (82.908%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 7.848 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.379     6.191 f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.553     6.744    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X41Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.849 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9/O
                         net (fo=1, routed)           0.204     7.053    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.105     7.158 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5/O
                         net (fo=7, routed)           0.654     7.812    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.105     7.917 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.382     8.299    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.105     8.404 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2/O
                         net (fo=4, routed)           0.259     8.663    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I1_O)        0.105     8.768 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][4]_i_1/O
                         net (fo=1, routed)           2.333    11.101    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][4]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.233     7.848    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                         clock pessimism              0.718     8.565    
                         clock uncertainty           -0.035     8.530    
    SLICE_X40Y86         FDRE (Setup_fdre_C_CE)      -0.168     8.362    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.429ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.799ns (16.049%)  route 4.180ns (83.951%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 7.848 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.379     6.191 f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.553     6.744    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X41Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.849 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9/O
                         net (fo=1, routed)           0.204     7.053    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.105     7.158 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5/O
                         net (fo=7, routed)           0.654     7.812    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.105     7.917 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.396     8.313    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.418 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_1/O
                         net (fo=1, routed)           2.373    10.791    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.233     7.848    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism              0.718     8.565    
                         clock uncertainty           -0.035     8.530    
    SLICE_X41Y86         FDRE (Setup_fdre_C_CE)      -0.168     8.362    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 -2.429    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.902ns (18.255%)  route 4.039ns (81.745%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 7.847 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.348     6.160 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.579     6.739    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.239     6.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7/O
                         net (fo=1, routed)           0.112     7.090    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.195 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3/O
                         net (fo=7, routed)           0.544     7.739    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.105     7.844 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2/O
                         net (fo=3, routed)           0.347     8.191    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[3]_i_2_n_0
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.105     8.296 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_1/O
                         net (fo=1, routed)           2.458    10.753    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_1_n_0
    SLICE_X39Y84         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.232     7.847    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y84         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/C
                         clock pessimism              0.687     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X39Y84         FDRE (Setup_fdre_C_CE)      -0.168     8.330    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.904ns (17.726%)  route 4.196ns (82.274%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.379     6.191 f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.553     6.744    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X41Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.849 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9/O
                         net (fo=1, routed)           0.204     7.053    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.105     7.158 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5/O
                         net (fo=7, routed)           0.654     7.812    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5_n_0
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.105     7.917 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.651     8.568    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.673 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           2.134    10.807    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    10.912 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000    10.912    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.687     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)        0.032     8.527    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.902ns (18.204%)  route 4.053ns (81.796%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.348     6.160 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.579     6.739    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.239     6.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7/O
                         net (fo=1, routed)           0.112     7.090    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.195 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3/O
                         net (fo=7, routed)           0.633     7.828    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.933 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_2/O
                         net (fo=4, routed)           0.343     8.276    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_2_n_0
    SLICE_X43Y82         LUT2 (Prop_lut2_I1_O)        0.105     8.381 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][6]_i_1/O
                         net (fo=1, routed)           2.386    10.767    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][6]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/C
                         clock pessimism              0.718     8.561    
                         clock uncertainty           -0.035     8.526    
    SLICE_X42Y81         FDRE (Setup_fdre_C_CE)      -0.136     8.390    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                 -2.377    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.799ns (16.689%)  route 3.989ns (83.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 7.845 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.379     6.191 f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/Q
                         net (fo=2, routed)           0.553     6.744    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[21]
    SLICE_X41Y82         LUT4 (Prop_lut4_I2_O)        0.105     6.849 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9/O
                         net (fo=1, routed)           0.204     7.053    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_9_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.105     7.158 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5/O
                         net (fo=7, routed)           0.671     7.829    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_5_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.105     7.934 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2/O
                         net (fo=5, routed)           0.267     8.202    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X39Y82         LUT2 (Prop_lut2_I1_O)        0.105     8.307 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           2.293    10.600    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230     7.845    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/C
                         clock pessimism              0.687     8.531    
                         clock uncertainty           -0.035     8.496    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168     8.328    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.902ns (18.772%)  route 3.903ns (81.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 7.842 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.348     6.160 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.579     6.739    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.239     6.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7/O
                         net (fo=1, routed)           0.112     7.090    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.195 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3/O
                         net (fo=7, routed)           0.516     7.711    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.816 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_2/O
                         net (fo=56, routed)          0.335     8.151    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.105     8.256 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           2.361    10.617    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227     7.842    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/C
                         clock pessimism              0.718     8.559    
                         clock uncertainty           -0.035     8.524    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.168     8.356    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.902ns (18.772%)  route 3.903ns (81.228%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 7.842 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.348     6.160 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.579     6.739    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.239     6.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7/O
                         net (fo=1, routed)           0.112     7.090    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.195 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3/O
                         net (fo=7, routed)           0.516     7.711    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.816 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_2/O
                         net (fo=56, routed)          0.335     8.151    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.105     8.256 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           2.361    10.617    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227     7.842    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism              0.718     8.559    
                         clock uncertainty           -0.035     8.524    
    SLICE_X43Y79         FDRE (Setup_fdre_C_CE)      -0.168     8.356    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.252ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.007ns (20.289%)  route 3.956ns (79.711%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 7.841 - 2.778 ) 
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.385     5.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.348     6.160 f  main_design_i/noip_lvds_stream_0/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.579     6.739    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[30]
    SLICE_X41Y84         LUT5 (Prop_lut5_I1_O)        0.239     6.978 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7/O
                         net (fo=1, routed)           0.112     7.090    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_7_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.195 f  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3/O
                         net (fo=7, routed)           0.516     7.711    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_3_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.816 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_i_2/O
                         net (fo=56, routed)          0.694     8.510    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X38Y79         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.055    10.671    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.105    10.776 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.776    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.226     7.841    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.687     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X49Y79         FDRE (Setup_fdre_C_D)        0.032     8.524    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 -2.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.877%)  route 0.135ns (45.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.135     2.898    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.583     2.612    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.063     2.675    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.417%)  route 0.127ns (43.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.127     2.890    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.583     2.612    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.052     2.664    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.247ns (67.839%)  route 0.117ns (32.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.148     2.747 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.117     2.864    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.099     2.963 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.963    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.597     2.599    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.121     2.720    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.319%)  route 0.131ns (34.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     2.747 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.131     2.878    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X38Y84         LUT6 (Prop_lut6_I4_O)        0.099     2.977 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.977    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.597     2.599    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.121     2.720    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.947%)  route 0.171ns (45.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     2.760 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/Q
                         net (fo=5, routed)           0.171     2.931    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg_n_0_[4]
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.976 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_rewire/O
                         net (fo=1, routed)           0.000     2.976    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism             -0.597     2.596    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121     2.717    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     2.740 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/Q
                         net (fo=1, routed)           0.166     2.906    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0]_0[4]
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.951 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][4]_i_2/O
                         net (fo=2, routed)           0.000     2.951    main_design_i/noip_lvds_stream_0/U0/mux10_out[4]
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                         clock pessimism             -0.598     2.599    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.091     2.690    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.039%)  route 0.180ns (45.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.180     2.943    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X36Y84         LUT5 (Prop_lut5_I3_O)        0.048     2.991 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.991    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.597     2.599    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.131     2.730    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     2.760 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/Q
                         net (fo=3, routed)           0.174     2.934    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg_n_0_[0]
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.979 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
                         clock pessimism             -0.597     2.596    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     2.716    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.212ns (53.513%)  route 0.184ns (46.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.550     2.595    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDSE (Prop_fdse_C_Q)         0.164     2.759 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.184     2.943    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.048     2.991 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.991    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.597     2.595    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.131     2.726    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.685%)  route 0.180ns (46.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.180     2.943    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X36Y84         LUT4 (Prop_lut4_I3_O)        0.045     2.988 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.988    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.597     2.599    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.121     2.720    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_0_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y0  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X36Y82   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X36Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X36Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X36Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X36Y82   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X36Y82   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X37Y84   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X37Y83   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X36Y82   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X36Y82   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_word_ready_0
  To Clock:  lvds_word_ready_0

Setup :            0  Failing Endpoints,  Worst Slack       18.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.137ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.904ns (23.093%)  route 3.011ns (76.907%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 28.057 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584     9.706    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.811 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.766    10.577    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.422    28.057    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.829    28.885    
                         clock uncertainty           -0.035    28.850    
    SLICE_X36Y79         FDCE (Setup_fdce_C_CE)      -0.136    28.714    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         28.714    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 18.137    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.904ns (22.099%)  route 3.187ns (77.901%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585     9.707    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105     9.812 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    10.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.829    29.111    
                         clock uncertainty           -0.035    29.075    
    SLICE_X39Y78         FDPE (Setup_fdpe_C_CE)      -0.168    28.907    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.904ns (22.099%)  route 3.187ns (77.901%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585     9.707    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105     9.812 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    10.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.829    29.111    
                         clock uncertainty           -0.035    29.075    
    SLICE_X39Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.907    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.904ns (22.099%)  route 3.187ns (77.901%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585     9.707    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105     9.812 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    10.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.829    29.111    
                         clock uncertainty           -0.035    29.075    
    SLICE_X39Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.907    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         28.907    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 18.154    

Slack (MET) :             18.217ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.904ns (23.919%)  route 2.875ns (76.081%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584     9.706    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.811 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.631    10.442    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X40Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X40Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/C
                         clock pessimism              0.865    28.862    
                         clock uncertainty           -0.035    28.827    
    SLICE_X40Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.659    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         28.659    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 18.217    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.904ns (24.216%)  route 2.829ns (75.784%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 28.085 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585     9.707    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105     9.812 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.583    10.395    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.450    28.085    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.847    28.931    
                         clock uncertainty           -0.035    28.896    
    SLICE_X37Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.728    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         28.728    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.333ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.904ns (24.216%)  route 2.829ns (75.784%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 28.085 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585     9.707    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105     9.812 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.583    10.395    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.450    28.085    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.847    28.931    
                         clock uncertainty           -0.035    28.896    
    SLICE_X37Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.728    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         28.728    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                 18.333    

Slack (MET) :             18.373ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.904ns (24.781%)  route 2.744ns (75.220%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584     9.706    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.811 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    10.310    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.889    28.886    
                         clock uncertainty           -0.035    28.851    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.683    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         28.683    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 18.373    

Slack (MET) :             18.373ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.904ns (24.781%)  route 2.744ns (75.220%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584     9.706    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.811 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    10.310    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.889    28.886    
                         clock uncertainty           -0.035    28.851    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.683    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         28.683    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 18.373    

Slack (MET) :             18.373ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.224ns  (lvds_word_ready_0 rise@22.224ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.904ns (24.781%)  route 2.744ns (75.220%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.536     7.577    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.105     7.682 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13/O
                         net (fo=1, routed)           0.452     8.133    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_13_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.105     8.238 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.220     8.458    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.563 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454     9.017    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105     9.122 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584     9.706    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105     9.811 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    10.310    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.889    28.886    
                         clock uncertainty           -0.035    28.851    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.683    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         28.683    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 18.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.953%)  route 0.194ns (46.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.266     3.024    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.128     3.152 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/Q
                         net (fo=2, routed)           0.194     3.346    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[8]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.099     3.445 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     3.445    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.637     3.201    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.120     3.321    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.833%)  route 0.160ns (46.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.266     3.024    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.141     3.165 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.160     3.325    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X37Y79         LUT6 (Prop_lut6_I3_O)        0.045     3.370 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     3.370    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.304     3.699    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.637     3.062    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.092     3.154    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.914%)  route 0.318ns (63.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.266     3.024    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.141     3.165 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.152     3.317    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.045     3.362 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[5]_i_1/O
                         net (fo=1, routed)           0.166     3.528    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[5]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism             -0.637     3.201    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.052     3.253    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.253    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.235%)  route 0.228ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     3.287 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.228     3.515    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.679     3.159    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.060     3.219    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.964%)  route 0.240ns (63.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     3.287 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.240     3.528    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism             -0.692     3.146    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.070     3.216    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.561%)  route 0.231ns (55.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.265     3.023    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     3.164 r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/Q
                         net (fo=2, routed)           0.231     3.395    main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]
    SLICE_X39Y79         LUT4 (Prop_lut4_I3_O)        0.045     3.440 r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000     3.440    main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X39Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.304     3.699    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism             -0.676     3.023    
    SLICE_X39Y79         FDCE (Hold_fdce_C_D)         0.092     3.115    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.149%)  route 0.303ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     3.310 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.303     3.613    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.692     3.146    
    SLICE_X38Y78         FDCE (Hold_fdce_C_D)         0.063     3.209    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.991%)  route 0.402ns (71.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     3.310 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.402     3.712    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism             -0.679     3.159    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.066     3.225    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.208ns (28.761%)  route 0.515ns (71.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     3.310 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/Q
                         net (fo=5, routed)           0.515     3.825    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6]
    SLICE_X37Y78         LUT3 (Prop_lut3_I1_O)        0.044     3.869 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2/O
                         net (fo=1, routed)           0.000     3.869    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.308     3.703    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism             -0.637     3.066    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.107     3.173    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.366%)  route 0.519ns (73.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.388     3.146    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDPE (Prop_fdpe_C_Q)         0.141     3.287 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.180     3.467    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I1_O)        0.045     3.512 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.340     3.852    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.679     3.159    
    SLICE_X38Y78         FDCE (Hold_fdce_C_CE)       -0.016     3.143    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.708    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_word_ready_0
Waveform(ns):       { 0.000 11.112 }
Period(ns):         22.224
Sources:            { main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            1.000         22.224      21.224     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X37Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X37Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         22.224      21.224     SLICE_X36Y79  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X39Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11.112      10.612     SLICE_X38Y78  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           74  Failing Endpoints,  Worst Slack       -2.013ns,  Total Violation      -44.374ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.007ns (22.064%)  route 3.557ns (77.936%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 6.881 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.438     6.705    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X43Y81         LUT4 (Prop_lut4_I0_O)        0.105     6.810 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.405     7.215    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X47Y82         LUT3 (Prop_lut3_I2_O)        0.105     7.320 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2/O
                         net (fo=4, routed)           0.265     7.585    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.105     7.690 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1/O
                         net (fo=1, routed)           1.376     9.066    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     6.881    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                         clock pessimism              0.343     7.224    
                         clock uncertainty           -0.035     7.189    
    SLICE_X42Y82         FDRE (Setup_fdre_C_CE)      -0.136     7.053    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.902ns (20.188%)  route 3.566ns (79.812%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 6.880 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.642     6.910    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.015 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_2/O
                         net (fo=4, routed)           0.393     7.408    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_2_n_0
    SLICE_X49Y82         LUT2 (Prop_lut2_I1_O)        0.105     7.513 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           1.457     8.970    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X45Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227     6.880    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/C
                         clock pessimism              0.376     7.256    
                         clock uncertainty           -0.035     7.221    
    SLICE_X45Y82         FDRE (Setup_fdre_C_CE)      -0.168     7.053    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.887ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.007ns (21.715%)  route 3.630ns (78.285%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 6.881 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.642     6.910    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.105     7.015 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_2/O
                         net (fo=4, routed)           0.393     7.408    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[2]_i_2_n_0
    SLICE_X49Y82         LUT2 (Prop_lut2_I1_O)        0.105     7.513 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           1.521     9.035    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.105     9.140 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     9.140    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     6.881    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.375     7.256    
                         clock uncertainty           -0.035     7.221    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.032     7.253    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 -1.887    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.007ns (22.872%)  route 3.396ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 6.881 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.604     6.872    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.105     6.977 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2/O
                         net (fo=4, routed)           0.362     7.339    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X43Y82         LUT2 (Prop_lut2_I1_O)        0.105     7.444 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           1.356     8.800    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.105     8.905 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     8.905    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     6.881    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.343     7.224    
                         clock uncertainty           -0.035     7.189    
    SLICE_X48Y83         FDRE (Setup_fdre_C_D)        0.032     7.221    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.902ns (21.534%)  route 3.287ns (78.466%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 6.882 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.619     6.887    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.105     6.992 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_2/O
                         net (fo=4, routed)           0.403     7.395    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[6]_i_2_n_0
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.500 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1/O
                         net (fo=1, routed)           1.191     8.691    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1_n_0
    SLICE_X44Y85         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.229     6.882    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y85         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/C
                         clock pessimism              0.375     7.257    
                         clock uncertainty           -0.035     7.222    
    SLICE_X44Y85         FDRE (Setup_fdre_C_CE)      -0.168     7.054    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.902ns (21.413%)  route 3.310ns (78.587%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 6.880 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.604     6.872    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.105     6.977 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2/O
                         net (fo=4, routed)           0.362     7.339    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X43Y82         LUT2 (Prop_lut2_I1_O)        0.105     7.444 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           1.271     8.715    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X46Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227     6.880    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/C
                         clock pessimism              0.375     7.255    
                         clock uncertainty           -0.035     7.220    
    SLICE_X46Y82         FDRE (Setup_fdre_C_CE)      -0.136     7.084    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.084    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.007ns (23.097%)  route 3.353ns (76.903%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 6.881 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.438     6.705    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X43Y81         LUT4 (Prop_lut4_I0_O)        0.105     6.810 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.645     7.456    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.105     7.561 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           1.196     8.757    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105     8.862 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     8.862    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     6.881    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.375     7.256    
                         clock uncertainty           -0.035     7.221    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.030     7.251    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.007ns (23.018%)  route 3.368ns (76.982%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 6.882 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.506     6.774    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.105     6.879 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_2/O
                         net (fo=6, routed)           0.417     7.296    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_2_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I2_O)        0.105     7.401 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.371     8.772    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.105     8.877 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     8.877    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.229     6.882    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.343     7.225    
                         clock uncertainty           -0.035     7.190    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.076     7.266    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.902ns (21.753%)  route 3.245ns (78.247%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 6.875 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.506     6.774    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.105     6.879 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_2/O
                         net (fo=6, routed)           0.500     7.379    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[0]_i_2_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.105     7.484 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_1/O
                         net (fo=1, routed)           1.165     8.649    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.222     6.875    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y77         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/C
                         clock pessimism              0.375     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.047    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.902ns (22.125%)  route 3.175ns (77.875%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 6.884 - 2.778 ) 
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.380     4.502    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.348     4.850 f  main_design_i/noip_lvds_stream_1/U0/i_reg[30]/Q
                         net (fo=2, routed)           0.731     5.581    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[30]
    SLICE_X42Y81         LUT5 (Prop_lut5_I1_O)        0.239     5.820 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7/O
                         net (fo=2, routed)           0.343     6.163    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_7_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105     6.268 f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3/O
                         net (fo=6, routed)           0.386     6.653    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_i_3_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I1_O)        0.105     6.758 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_2/O
                         net (fo=3, routed)           0.508     7.266    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[3]_i_2_n_0
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.105     7.371 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1/O
                         net (fo=1, routed)           1.208     8.579    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.231     6.884    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y86         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/C
                         clock pessimism              0.343     7.227    
                         clock uncertainty           -0.035     7.192    
    SLICE_X43Y86         FDRE (Setup_fdre_C_CE)      -0.168     7.024    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 -1.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.482%)  route 0.272ns (52.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.936 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.272     2.208    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.098     2.306 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.306    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.108     2.054    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.107     2.161    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.246ns (47.482%)  route 0.272ns (52.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.936 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.272     2.208    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.098     2.306 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.306    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[8]
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.108     2.054    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.092     2.146    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.023%)  route 0.277ns (52.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.936 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.277     2.213    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.098     2.311 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.311    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.108     2.054    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.092     2.146    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.193%)  route 0.326ns (71.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.793    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.326     2.247    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X51Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.815     2.159    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.108     2.051    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.016     2.067    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.479%)  route 0.133ns (48.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.793    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.133     2.067    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.355     1.808    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.075     1.883    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.802%)  route 0.101ns (44.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.551     1.792    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.920 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.101     2.021    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X49Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.357     1.805    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.019     1.824    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.041%)  route 0.129ns (40.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.551     1.792    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.129     2.062    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X49Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.107 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X49Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.357     1.805    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.091     1.896    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.595%)  route 0.179ns (49.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.793    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.179     2.112    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X43Y85         LUT3 (Prop_lut3_I1_O)        0.042     2.154 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.154    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X43Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.370     1.793    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     1.900    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.583%)  route 0.179ns (49.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.793    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.179     2.112    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X43Y84         LUT5 (Prop_lut5_I3_O)        0.042     2.154 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.154    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X43Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.369     1.793    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.107     1.900    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.234ns (36.322%)  route 0.410ns (63.678%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.551     1.792    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.154     2.087    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X49Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.132 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_2/O
                         net (fo=5, routed)           0.256     2.388    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_2_n_0
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.048     2.436 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.436    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.813     2.157    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.108     2.049    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.131     2.180    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_1_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y18  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X51Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X47Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X49Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X49Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X45Y86    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y84    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X48Y85    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           62  Failing Endpoints,  Worst Slack       -3.859ns,  Total Violation     -210.286ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.891ns  (logic 0.484ns (8.216%)  route 5.407ns (91.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.443    58.352    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y80         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X36Y80         FDSE (Setup_fdse_C_S)       -0.423    54.493    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         54.493    
                         arrival time                         -58.352    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.891ns  (logic 0.484ns (8.216%)  route 5.407ns (91.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.443    58.352    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.423    54.493    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         54.493    
                         arrival time                         -58.352    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.891ns  (logic 0.484ns (8.216%)  route 5.407ns (91.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.443    58.352    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.423    54.493    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         54.493    
                         arrival time                         -58.352    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.891ns  (logic 0.484ns (8.216%)  route 5.407ns (91.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.443    58.352    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.423    54.493    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         54.493    
                         arrival time                         -58.352    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.891ns  (logic 0.484ns (8.216%)  route 5.407ns (91.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.443    58.352    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.423    54.493    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         54.493    
                         arrival time                         -58.352    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.642ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        6.172ns  (logic 0.694ns (11.244%)  route 5.478ns (88.756%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.970    54.810    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X41Y78         LUT5 (Prop_lut5_I3_O)        0.105    54.915 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.263    56.178    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.105    56.283 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.245    58.528    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.105    58.633 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    58.633    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.076    54.992    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         54.992    
                         arrival time                         -58.633    
  -------------------------------------------------------------------
                         slack                                 -3.642    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.627ns  (logic 0.484ns (8.601%)  route 5.143ns (91.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.179    58.088    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.088    
  -------------------------------------------------------------------
                         slack                                 -3.595    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.627ns  (logic 0.484ns (8.601%)  route 5.143ns (91.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.179    58.088    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.088    
  -------------------------------------------------------------------
                         slack                                 -3.595    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.627ns  (logic 0.484ns (8.601%)  route 5.143ns (91.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.179    58.088    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.088    
  -------------------------------------------------------------------
                         slack                                 -3.595    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.627ns  (logic 0.484ns (8.601%)  route 5.143ns (91.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.179    58.088    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y81         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X36Y81         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.088    
  -------------------------------------------------------------------
                         slack                                 -3.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.231ns (8.300%)  route 2.552ns (91.700%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.436     2.464    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.509 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           1.117     3.626    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I3_O)        0.045     3.671 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     3.671    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.819     3.195    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.154     3.349    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.092     3.441    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.186ns (6.605%)  route 2.630ns (93.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.630     3.659    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.045     3.704 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     3.704    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.154     3.347    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     3.467    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.231ns (8.178%)  route 2.594ns (91.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.470     2.499    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y86         LUT2 (Prop_lut2_I0_O)        0.045     2.544 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           1.123     3.667    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.045     3.712 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.712    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.000     3.197    
                         clock uncertainty            0.154     3.351    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     3.442    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.186ns (6.721%)  route 2.582ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.024     3.655    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X38Y84         FDRE (Hold_fdre_C_R)         0.009     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.186ns (6.721%)  route 2.582ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.024     3.655    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X38Y84         FDRE (Hold_fdre_C_R)         0.009     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.186ns (6.721%)  route 2.582ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.024     3.655    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X38Y84         FDRE (Hold_fdre_C_R)         0.009     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.186ns (6.721%)  route 2.582ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.024     3.655    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X38Y84         FDRE (Hold_fdre_C_R)         0.009     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.186ns (6.721%)  route 2.582ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.024     3.655    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y84         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X38Y84         FDRE (Hold_fdre_C_R)         0.009     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.359    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.186ns (6.828%)  route 2.538ns (93.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.152     2.181    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.226 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_1/O
                         net (fo=1, routed)           1.386     3.612    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_1_n_0
    SLICE_X39Y84         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y84         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X39Y84         FDRE (Hold_fdre_C_CE)       -0.039     3.311    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.186ns (6.700%)  route 2.590ns (93.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.033     3.664    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y83         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.154     3.349    
    SLICE_X36Y83         FDRE (Hold_fdre_C_R)         0.009     3.358    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.358    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_word_ready_0
  To Clock:  lvds_clk_0

Setup :           12  Failing Endpoints,  Worst Slack       -4.033ns,  Total Violation      -21.600ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.033ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.377ns (23.556%)  route 4.469ns (76.444%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.397     8.514    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.275     8.789 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.263    10.053    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.105    10.158 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.245    12.403    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.105    12.508 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    12.508    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.591     8.434    
                         clock uncertainty           -0.035     8.399    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.076     8.475    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                 -4.033    

Slack (VIOLATED) :        -3.124ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.377ns (28.141%)  route 3.516ns (71.859%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.421     8.539    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X39Y80         LUT2 (Prop_lut2_I0_O)        0.275     8.814 f  main_design_i/noip_lvds_stream_0/U0/i[1]_i_2/O
                         net (fo=4, routed)           0.398     9.212    main_design_i/noip_lvds_stream_0/U0/i[1]_i_2_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I1_O)        0.105     9.317 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           2.134    11.450    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105    11.555 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000    11.555    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.591     8.434    
                         clock uncertainty           -0.035     8.399    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)        0.032     8.431    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -3.124    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.377ns (28.722%)  route 3.417ns (71.278%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 7.846 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.421     8.539    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X39Y80         LUT2 (Prop_lut2_I0_O)        0.275     8.814 f  main_design_i/noip_lvds_stream_0/U0/i[1]_i_2/O
                         net (fo=4, routed)           0.375     9.189    main_design_i/noip_lvds_stream_0/U0/i[1]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I0_O)        0.105     9.294 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           2.058    11.351    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I3_O)        0.105    11.456 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000    11.456    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.231     7.846    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.591     8.436    
                         clock uncertainty           -0.035     8.401    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)        0.032     8.433    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.272ns (28.422%)  route 3.203ns (71.578%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 7.841 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.584     8.702    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X38Y79         LUT5 (Prop_lut5_I3_O)        0.275     8.977 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.055    11.033    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.105    11.138 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.138    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.226     7.841    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.591     8.431    
                         clock uncertainty           -0.035     8.396    
    SLICE_X49Y79         FDRE (Setup_fdre_C_D)        0.032     8.428    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.272ns (28.975%)  route 3.118ns (71.025%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 7.845 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.584     8.702    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X38Y79         LUT5 (Prop_lut5_I3_O)        0.275     8.977 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.970    10.947    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.105    11.052 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_rewire/O
                         net (fo=1, routed)           0.000    11.052    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230     7.845    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.591     8.435    
                         clock uncertainty           -0.035     8.400    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.074     8.474    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.272ns (30.241%)  route 2.934ns (69.759%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 7.849 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.584     8.702    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X38Y79         LUT5 (Prop_lut5_I3_O)        0.275     8.977 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.786    10.763    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    10.868    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234     7.849    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.591     8.439    
                         clock uncertainty           -0.035     8.404    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.030     8.434    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 1.272ns (48.731%)  route 1.338ns (51.269%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 7.845 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.400     8.517    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X41Y80         LUT3 (Prop_lut3_I1_O)        0.275     8.792 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3/O
                         net (fo=2, routed)           0.375     9.167    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I2_O)        0.105     9.272 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     9.272    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230     7.845    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
                         clock pessimism              0.591     8.435    
                         clock uncertainty           -0.035     8.400    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.072     8.472    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.272ns (50.313%)  route 1.256ns (49.687%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 7.843 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.421     8.539    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X39Y80         LUT2 (Prop_lut2_I0_O)        0.275     8.814 f  main_design_i/noip_lvds_stream_0/U0/i[1]_i_2/O
                         net (fo=4, routed)           0.272     9.085    main_design_i/noip_lvds_stream_0/U0/i[1]_i_2_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.105     9.190 r  main_design_i/noip_lvds_stream_0/U0/i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.190    main_design_i/noip_lvds_stream_0/U0/i[1]
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.228     7.843    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                         clock pessimism              0.591     8.433    
                         clock uncertainty           -0.035     8.398    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)        0.033     8.431    main_design_i/noip_lvds_stream_0/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 1.272ns (51.223%)  route 1.211ns (48.777%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 7.842 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.400     8.517    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X41Y80         LUT3 (Prop_lut3_I1_O)        0.275     8.792 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3/O
                         net (fo=2, routed)           0.248     9.040    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.105     9.145 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     9.145    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_2_n_0
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227     7.842    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism              0.591     8.432    
                         clock uncertainty           -0.035     8.397    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.030     8.427    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.272ns (52.920%)  route 1.132ns (47.080%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    6.662ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.379     5.806    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.433     6.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.423     6.662    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.379     7.041 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.564     7.605    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.105     7.710 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.710    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     8.118 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.421     8.539    main_design_i/noip_lvds_stream_0/U0/temp_sync_word32_in
    SLICE_X39Y80         LUT2 (Prop_lut2_I0_O)        0.275     8.814 f  main_design_i/noip_lvds_stream_0/U0/i[1]_i_2/O
                         net (fo=4, routed)           0.147     8.961    main_design_i/noip_lvds_stream_0/U0/i[1]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.105     9.066 r  main_design_i/noip_lvds_stream_0/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.066    main_design_i/noip_lvds_stream_0/U0/i[0]
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism              0.591     8.434    
                         clock uncertainty           -0.035     8.399    
    SLICE_X39Y80         FDCE (Setup_fdce_C_D)        0.030     8.429    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.137%)  route 0.177ns (45.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.270     3.028    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDCE (Prop_fdce_C_Q)         0.164     3.192 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/Q
                         net (fo=8, routed)           0.177     3.369    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[0]
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.045     3.414 r  main_design_i/noip_lvds_stream_0/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.414    main_design_i/noip_lvds_stream_0/U0/i[0]
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X39Y80         FDCE (Hold_fdce_C_D)         0.091     2.952    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.637%)  route 0.264ns (53.363%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.221     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     3.120 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/Q
                         net (fo=9, routed)           0.146     3.265    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[1]
    SLICE_X39Y79         LUT4 (Prop_lut4_I3_O)        0.045     3.310 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_2/O
                         net (fo=2, routed)           0.119     3.429    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_2_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I3_O)        0.045     3.474 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     3.474    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121     2.982    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.192%)  route 0.328ns (63.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.221     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     3.120 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/Q
                         net (fo=9, routed)           0.328     3.448    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[1]
    SLICE_X41Y80         LUT5 (Prop_lut5_I4_O)        0.045     3.493 r  main_design_i/noip_lvds_stream_0/U0/i[1]_i_1/O
                         net (fo=1, routed)           0.000     3.493    main_design_i/noip_lvds_stream_0/U0/i[1]
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X41Y80         FDCE (Hold_fdce_C_D)         0.092     2.953    main_design_i/noip_lvds_stream_0/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.326%)  route 0.302ns (56.674%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.221     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     3.120 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/Q
                         net (fo=9, routed)           0.146     3.265    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[1]
    SLICE_X39Y79         LUT4 (Prop_lut4_I3_O)        0.045     3.310 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_2/O
                         net (fo=2, routed)           0.157     3.467    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_2_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.512 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     3.512    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092     2.953    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.447%)  route 0.354ns (65.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.221     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     3.120 r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.354     3.474    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[2]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.045     3.519 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_1/O
                         net (fo=1, routed)           0.000     3.519    main_design_i/noip_lvds_stream_0/U0/i[2]
    SLICE_X43Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.814     3.190    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/C
                         clock pessimism             -0.331     2.859    
    SLICE_X43Y78         FDCE (Hold_fdce_C_D)         0.092     2.951    main_design_i/noip_lvds_stream_0/U0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.443%)  route 0.298ns (61.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.270     3.028    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     3.169 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.190     3.359    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.045     3.404 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.108     3.512    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X39Y82         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.818     3.194    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X39Y82         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.331     2.863    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.078     2.941    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.341%)  route 0.342ns (59.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.221     2.979    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDCE (Prop_fdce_C_Q)         0.141     3.120 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/Q
                         net (fo=10, routed)          0.238     3.357    main_design_i/noip_lvds_stream_0/U0/bitslip_reg_n_0_[3]
    SLICE_X41Y80         LUT3 (Prop_lut3_I0_O)        0.045     3.402 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3/O
                         net (fo=2, routed)           0.104     3.506    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_3_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I2_O)        0.045     3.551 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     3.551    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_2_n_0
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism             -0.331     2.860    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.091     2.951    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.706%)  route 0.250ns (57.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.270     3.028    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     3.169 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.126     3.295    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045     3.340 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.124     3.463    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X36Y80         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X36Y80         FDSE (Hold_fdse_C_CE)       -0.016     2.845    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.706%)  route 0.250ns (57.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.270     3.028    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     3.169 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.126     3.295    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045     3.340 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.124     3.463    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X36Y80         FDRE (Hold_fdre_C_CE)       -0.016     2.845    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_word_ready_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.706%)  route 0.250ns (57.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.758 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.270     3.028    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     3.169 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.126     3.295    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045     3.340 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.124     3.463    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y80         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.331     2.861    
    SLICE_X36Y80         FDRE (Hold_fdre_C_CE)       -0.016     2.845    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_word_ready_0

Setup :           20  Failing Endpoints,  Worst Slack       -0.777ns,  Total Violation      -11.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.995ns  (logic 0.748ns (18.721%)  route 3.247ns (81.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 28.057 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584    28.382    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105    28.487 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.766    29.253    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.422    28.057    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.591    28.647    
                         clock uncertainty           -0.035    28.612    
    SLICE_X36Y79         FDCE (Setup_fdce_C_CE)      -0.136    28.476    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         28.476    
                         arrival time                         -29.253    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        4.171ns  (logic 0.748ns (17.931%)  route 3.423ns (82.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585    28.383    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105    28.488 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    29.429    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.591    28.873    
                         clock uncertainty           -0.035    28.837    
    SLICE_X39Y78         FDPE (Setup_fdpe_C_CE)      -0.168    28.669    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         28.669    
                         arrival time                         -29.429    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        4.171ns  (logic 0.748ns (17.931%)  route 3.423ns (82.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585    28.383    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105    28.488 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    29.429    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.591    28.873    
                         clock uncertainty           -0.035    28.837    
    SLICE_X39Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.669    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         28.669    
                         arrival time                         -29.429    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        4.171ns  (logic 0.748ns (17.931%)  route 3.423ns (82.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 28.282 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585    28.383    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105    28.488 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.941    29.429    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647    28.282    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.591    28.873    
                         clock uncertainty           -0.035    28.837    
    SLICE_X39Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.669    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         28.669    
                         arrival time                         -29.429    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.997ns  (logic 0.840ns (21.013%)  route 3.157ns (78.987%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.398    25.655 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/Q
                         net (fo=11, routed)          1.353    27.009    main_design_i/noip_lvds_stream_0/U0/data0[0]
    SLICE_X42Y78         LUT5 (Prop_lut5_I0_O)        0.232    27.241 r  main_design_i/noip_lvds_stream_0/U0/bitslip[2]_i_2/O
                         net (fo=2, routed)           0.503    27.744    main_design_i/noip_lvds_stream_0/U0/bitslip[2]_i_2_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.105    27.849 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_7/O
                         net (fo=1, routed)           0.493    28.342    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_7_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.105    28.447 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_2/O
                         net (fo=2, routed)           0.808    29.255    main_design_i/noip_lvds_stream_0/U0/findbitslip[3]
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.591    28.588    
                         clock uncertainty           -0.035    28.553    
    SLICE_X41Y78         FDCE (Setup_fdce_C_D)       -0.042    28.511    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         28.511    
                         arrival time                         -29.255    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.860ns  (logic 0.748ns (19.377%)  route 3.112ns (80.623%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584    28.382    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105    28.487 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.631    29.118    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X40Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X40Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/C
                         clock pessimism              0.591    28.588    
                         clock uncertainty           -0.035    28.553    
    SLICE_X40Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.385    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         28.385    
                         arrival time                         -29.118    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.729ns  (logic 0.748ns (20.060%)  route 2.981ns (79.940%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584    28.382    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105    28.487 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    28.986    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.591    28.588    
                         clock uncertainty           -0.035    28.553    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.385    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         28.385    
                         arrival time                         -28.986    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.729ns  (logic 0.748ns (20.060%)  route 2.981ns (79.940%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584    28.382    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105    28.487 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    28.986    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.591    28.588    
                         clock uncertainty           -0.035    28.553    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.385    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         28.385    
                         arrival time                         -28.986    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.729ns  (logic 0.748ns (20.060%)  route 2.981ns (79.940%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 27.997 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.584    28.382    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X38Y78         LUT2 (Prop_lut2_I0_O)        0.105    28.487 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=5, routed)           0.499    28.986    main_design_i/noip_lvds_stream_0/U0/bitslip
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.363    27.997    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.591    28.588    
                         clock uncertainty           -0.035    28.553    
    SLICE_X41Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.385    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         28.385    
                         arrival time                         -28.986    
  -------------------------------------------------------------------
                         slack                                 -0.601    

Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_word_ready_0 rise@22.224ns - lvds_clk_0 rise@19.446ns)
  Data Path Delay:        3.814ns  (logic 0.748ns (19.613%)  route 3.066ns (80.387%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 28.085 - 22.224 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 25.257 - 19.446 ) 
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                     19.446    19.446 r  
    B19                                               0.000    19.446 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    19.446    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870    20.316 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471    23.787    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086    23.873 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.384    25.257    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDCE (Prop_fdce_C_Q)         0.433    25.690 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/Q
                         net (fo=15, routed)          1.444    27.134    main_design_i/noip_lvds_stream_0/U0/data0[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.105    27.239 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.454    27.693    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.105    27.798 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.585    28.383    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.105    28.488 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.583    29.071    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                     22.224    22.224 r  
    B19                                               0.000    22.224 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    22.224    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    23.054 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    25.983    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    26.061 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227    27.288    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347    27.635 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.450    28.085    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.591    28.676    
                         clock uncertainty           -0.035    28.640    
    SLICE_X37Y78         FDCE (Setup_fdce_C_CE)      -0.168    28.472    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         28.472    
                         arrival time                         -29.071    
  -------------------------------------------------------------------
                         slack                                 -0.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.230ns (21.876%)  route 0.821ns (78.124%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     2.737 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=16, routed)          0.425     3.162    main_design_i/noip_lvds_stream_0/U0/data0[3]
    SLICE_X39Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.207 r  main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.396     3.603    main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.044     3.647 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2/O
                         net (fo=1, routed)           0.000     3.647    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.308     3.703    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism             -0.331     3.372    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.107     3.479    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.231ns (23.553%)  route 0.750ns (76.447%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.552     2.597    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y82         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDCE (Prop_fdce_C_Q)         0.141     2.738 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/Q
                         net (fo=19, routed)          0.459     3.197    main_design_i/noip_lvds_stream_0/U0/data0[5]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.045     3.242 r  main_design_i/noip_lvds_stream_0/U0/bitslip[2]_i_4/O
                         net (fo=1, routed)           0.291     3.533    main_design_i/noip_lvds_stream_0/U0/bitslip[2]_i_4_n_0
    SLICE_X41Y78         LUT4 (Prop_lut4_I3_O)        0.045     3.578 r  main_design_i/noip_lvds_stream_0/U0/bitslip[2]_i_1/O
                         net (fo=1, routed)           0.000     3.578    main_design_i/noip_lvds_stream_0/U0/findbitslip[2]
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism             -0.331     3.316    
    SLICE_X41Y78         FDCE (Hold_fdce_C_D)         0.091     3.407    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.951%)  route 0.821ns (78.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     2.737 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=16, routed)          0.425     3.162    main_design_i/noip_lvds_stream_0/U0/data0[3]
    SLICE_X39Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.207 f  main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.396     3.603    main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3_n_0
    SLICE_X37Y78         LUT3 (Prop_lut3_I2_O)        0.045     3.648 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[7]_i_1/O
                         net (fo=1, routed)           0.000     3.648    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[7]_i_1_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.308     3.703    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism             -0.331     3.372    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.091     3.463    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.133%)  route 0.900ns (82.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.552     2.597    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y82         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDCE (Prop_fdce_C_Q)         0.141     2.738 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[3]/Q
                         net (fo=19, routed)          0.900     3.638    main_design_i/noip_lvds_stream_0/U0/data0[5]
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.045     3.683 r  main_design_i/noip_lvds_stream_0/U0/bitslip[0]_i_1/O
                         net (fo=1, routed)           0.000     3.683    main_design_i/noip_lvds_stream_0/U0/findbitslip[0]
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.304     3.699    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism             -0.331     3.368    
    SLICE_X36Y79         FDCE (Hold_fdce_C_D)         0.120     3.488    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.231ns (21.626%)  route 0.837ns (78.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     2.737 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/Q
                         net (fo=16, routed)          0.425     3.162    main_design_i/noip_lvds_stream_0/U0/data0[3]
    SLICE_X39Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.207 r  main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.412     3.619    main_design_i/noip_lvds_stream_0/U0/fifo_din[63]_i_3_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.045     3.664 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     3.664    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.304     3.699    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.331     3.368    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.092     3.460    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.186ns (17.469%)  route 0.879ns (82.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/Q
                         net (fo=12, routed)          0.371     3.106    main_design_i/noip_lvds_stream_0/U0/p_0_in[0]
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.045     3.151 r  main_design_i/noip_lvds_stream_0/U0/bitslip[1]_i_1/O
                         net (fo=1, routed)           0.508     3.659    main_design_i/noip_lvds_stream_0/U0/findbitslip[1]
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism             -0.331     3.316    
    SLICE_X41Y78         FDCE (Hold_fdce_C_D)         0.066     3.382    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.231ns (19.375%)  route 0.961ns (80.625%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/Q
                         net (fo=1, routed)           0.374     3.109    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg_n_0_[0][6]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.154 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.247     3.401    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.045     3.446 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.340     3.786    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.331     3.507    
    SLICE_X38Y78         FDCE (Hold_fdce_C_CE)       -0.016     3.491    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.231ns (19.375%)  route 0.961ns (80.625%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/Q
                         net (fo=1, routed)           0.374     3.109    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg_n_0_[0][6]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.154 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.247     3.401    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.045     3.446 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.340     3.786    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.331     3.507    
    SLICE_X38Y78         FDCE (Hold_fdce_C_CE)       -0.016     3.491    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.231ns (19.375%)  route 0.961ns (80.625%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/Q
                         net (fo=1, routed)           0.374     3.109    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg_n_0_[0][6]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.154 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.247     3.401    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.045     3.446 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.340     3.786    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism             -0.331     3.507    
    SLICE_X38Y78         FDCE (Hold_fdce_C_CE)       -0.016     3.491    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             lvds_word_ready_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.231ns (19.375%)  route 0.961ns (80.625%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.549     2.594    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDCE (Prop_fdce_C_Q)         0.141     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/Q
                         net (fo=1, routed)           0.374     3.109    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg_n_0_[0][6]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.154 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.247     3.401    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I2_O)        0.045     3.446 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.340     3.786    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.331     3.507    
    SLICE_X38Y78         FDCE (Hold_fdce_C_CE)       -0.016     3.491    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           62  Failing Endpoints,  Worst Slack       -2.574ns,  Total Violation     -134.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.706ns  (logic 0.484ns (13.059%)  route 3.222ns (86.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 54.099 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.513    54.353    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.105    54.458 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_1/O
                         net (fo=4, routed)           1.709    56.167    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_1_alias
    SLICE_X51Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.220    54.099    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y85         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    54.099    
                         clock uncertainty           -0.154    53.945    
    SLICE_X51Y85         FDRE (Setup_fdre_C_R)       -0.352    53.593    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         53.593    
                         arrival time                         -56.167    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.522ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        4.092ns  (logic 0.694ns (16.962%)  route 3.398ns (83.038%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 54.108 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.349    54.189    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.105    54.294 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           0.677    54.972    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.105    55.077 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.371    56.448    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.105    56.553 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    56.553    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.229    54.108    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.000    54.108    
                         clock uncertainty           -0.154    53.954    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.076    54.030    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         54.030    
                         arrival time                         -56.553    
  -------------------------------------------------------------------
                         slack                                 -2.522    

Slack (VIOLATED) :        -2.435ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.504ns  (logic 0.484ns (13.813%)  route 3.020ns (86.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 54.107 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.514    55.965    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X46Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228    54.107    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    54.107    
                         clock uncertainty           -0.154    53.953    
    SLICE_X46Y84         FDRE (Setup_fdre_C_R)       -0.423    53.530    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         53.530    
                         arrival time                         -55.965    
  -------------------------------------------------------------------
                         slack                                 -2.435    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.487ns  (logic 0.484ns (13.880%)  route 3.003ns (86.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 54.098 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.513    54.353    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.105    54.458 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_1/O
                         net (fo=4, routed)           1.490    55.948    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_1_alias
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.219    54.098    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.000    54.098    
                         clock uncertainty           -0.154    53.944    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.423    53.521    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         53.521    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.487ns  (logic 0.484ns (13.880%)  route 3.003ns (86.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 54.098 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.513    54.353    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.105    54.458 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_1/O
                         net (fo=4, routed)           1.490    55.948    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_1_alias
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.219    54.098    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X50Y83         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000    54.098    
                         clock uncertainty           -0.154    53.944    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.423    53.521    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         53.521    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.448ns  (logic 0.484ns (14.037%)  route 2.964ns (85.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 54.109 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.458    55.909    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.230    54.109    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    54.109    
                         clock uncertainty           -0.154    53.955    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.352    53.603    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                         -55.909    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.448ns  (logic 0.484ns (14.037%)  route 2.964ns (85.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 54.109 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.458    55.909    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_srst_repN_alias
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.230    54.109    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    54.109    
                         clock uncertainty           -0.154    53.955    
    SLICE_X48Y86         FDRE (Setup_fdre_C_R)       -0.352    53.603    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                         -55.909    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.427ns  (logic 0.484ns (14.123%)  route 2.943ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 54.107 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.437    55.888    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228    54.107    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    54.107    
                         clock uncertainty           -0.154    53.953    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.352    53.601    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         53.601    
                         arrival time                         -55.888    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.427ns  (logic 0.484ns (14.123%)  route 2.943ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 54.107 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.437    55.888    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228    54.107    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    54.107    
                         clock uncertainty           -0.154    53.953    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.352    53.601    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         53.601    
                         arrival time                         -55.888    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.427ns  (logic 0.484ns (14.123%)  route 2.943ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 54.107 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.437    55.888    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/fifo_srst_repN_alias
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228    54.107    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism              0.000    54.107    
                         clock uncertainty           -0.154    53.953    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.352    53.601    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         53.601    
                         arrival time                         -55.888    
  -------------------------------------------------------------------
                         slack                                 -2.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.388ns (13.749%)  route 2.434ns (86.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228     2.211    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.304     2.515 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.434     4.949    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y84         LUT5 (Prop_lut5_I2_O)        0.084     5.033 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     5.033    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.382     4.504    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.000     4.504    
                         clock uncertainty            0.154     4.659    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.222     4.881    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.881    
                         arrival time                           5.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.186ns (11.888%)  route 1.379ns (88.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.756     1.785    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X48Y82         LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_1/O
                         net (fo=1, routed)           0.623     2.452    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_1_n_0
    SLICE_X44Y81         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.815     2.159    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y81         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism              0.000     2.159    
                         clock uncertainty            0.154     2.313    
    SLICE_X44Y81         FDRE (Hold_fdre_C_CE)       -0.039     2.274    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.231ns (13.588%)  route 1.469ns (86.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.983     2.012    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.045     2.057 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           0.486     2.543    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.588 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.588    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.000     2.162    
                         clock uncertainty            0.154     2.316    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.091     2.407    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.186ns (11.513%)  route 1.430ns (88.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.823     1.852    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.897 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           0.607     2.503    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X46Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.816     2.160    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/C
                         clock pessimism              0.000     2.160    
                         clock uncertainty            0.154     2.314    
    SLICE_X46Y82         FDRE (Hold_fdre_C_CE)       -0.016     2.298    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.186ns (11.653%)  route 1.410ns (88.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.832     1.860    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1/O
                         net (fo=1, routed)           0.578     2.484    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y86         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/C
                         clock pessimism              0.000     2.163    
                         clock uncertainty            0.154     2.317    
    SLICE_X43Y86         FDRE (Hold_fdre_C_CE)       -0.039     2.278    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.231ns (13.353%)  route 1.499ns (86.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.823     1.852    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.897 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           0.676     2.573    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.618 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     2.618    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.092     2.407    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.186ns (11.562%)  route 1.423ns (88.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.844     1.872    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.917 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1/O
                         net (fo=1, routed)           0.579     2.496    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1_n_0
    SLICE_X44Y85         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y85         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/C
                         clock pessimism              0.000     2.163    
                         clock uncertainty            0.154     2.317    
    SLICE_X44Y85         FDRE (Hold_fdre_C_CE)       -0.039     2.278    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.418%)  route 1.443ns (88.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.780     1.808    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1/O
                         net (fo=1, routed)           0.663     2.517    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.816     2.160    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y82         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                         clock pessimism              0.000     2.160    
                         clock uncertainty            0.154     2.314    
    SLICE_X42Y82         FDRE (Hold_fdre_C_CE)       -0.016     2.298    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.231ns (13.254%)  route 1.512ns (86.746%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.766     1.794    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           0.746     2.585    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.630 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     2.630    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.092     2.407    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.186ns (11.304%)  route 1.459ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.769     2.533    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/fifo_srst_repN_3_alias
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000     2.163    
                         clock uncertainty            0.154     2.317    
    SLICE_X45Y86         FDSE (Hold_fdse_C_S)        -0.018     2.299    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.484ns (15.345%)  route 2.670ns (84.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.342     5.615    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y97         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.410    
                         clock uncertainty           -0.154     7.256    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.327     6.929    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.484ns (15.345%)  route 2.670ns (84.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.342     5.615    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y97         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.410    
                         clock uncertainty           -0.154     7.256    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.327     6.929    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.484ns (15.345%)  route 2.670ns (84.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.342     5.615    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X43Y97         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.410    
                         clock uncertainty           -0.154     7.256    
    SLICE_X43Y97         FDCE (Recov_fdce_C_CLR)     -0.327     6.929    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.484ns (15.278%)  route 2.684ns (84.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.356     5.629    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y99         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.224     7.441    
                         clock uncertainty           -0.154     7.287    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.327     6.960    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.484ns (15.278%)  route 2.684ns (84.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.356     5.629    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y99         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.224     7.441    
                         clock uncertainty           -0.154     7.287    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.327     6.960    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.484ns (15.278%)  route 2.684ns (84.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.356     5.629    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y99         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.224     7.441    
                         clock uncertainty           -0.154     7.287    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.327     6.960    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.484ns (15.278%)  route 2.684ns (84.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.356     5.629    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y99         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.224     7.441    
                         clock uncertainty           -0.154     7.287    
    SLICE_X45Y99         FDCE (Recov_fdce_C_CLR)     -0.327     6.960    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.484ns (15.265%)  route 2.687ns (84.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.359     5.632    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     7.371    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.480    
                         clock uncertainty           -0.154     7.326    
    SLICE_X45Y101        FDCE (Recov_fdce_C_CLR)     -0.327     6.999    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.484ns (15.265%)  route 2.687ns (84.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.359     5.632    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     7.371    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.480    
                         clock uncertainty           -0.154     7.326    
    SLICE_X45Y101        FDCE (Recov_fdce_C_CLR)     -0.327     6.999    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.484ns (15.265%)  route 2.687ns (84.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.328     4.168    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X48Y89         LUT1 (Prop_lut1_I0_O)        0.105     4.273 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.359     5.632    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     7.371    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.108     7.480    
                         clock uncertainty           -0.154     7.326    
    SLICE_X45Y101        FDCE (Recov_fdce_C_CLR)     -0.327     6.999    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  1.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.883%)  route 0.129ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.621     0.957    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.128     1.085 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.129     1.213    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X1Y35          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.890     1.256    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X1Y35          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.972    
    SLICE_X1Y35          FDPE (Remov_fdpe_C_PRE)     -0.149     0.823    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.883%)  route 0.129ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.621     0.957    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDPE (Prop_fdpe_C_Q)         0.128     1.085 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.129     1.213    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X1Y35          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.890     1.256    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X1Y35          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.972    
    SLICE_X1Y35          FDPE (Remov_fdpe_C_PRE)     -0.149     0.823    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.099%)  route 0.191ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.891    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.191     1.211    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.821     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.280     0.907    
    SLICE_X32Y18         FDPE (Remov_fdpe_C_PRE)     -0.125     0.782    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.099%)  route 0.191ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.891    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.191     1.211    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.821     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.280     0.907    
    SLICE_X32Y18         FDPE (Remov_fdpe_C_PRE)     -0.125     0.782    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.099%)  route 0.191ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.556     0.891    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.191     1.211    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.821     1.187    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.280     0.907    
    SLICE_X32Y18         FDPE (Remov_fdpe_C_PRE)     -0.125     0.782    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.953%)  route 0.185ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.185     1.200    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y27         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.919    
    SLICE_X41Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.770    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.953%)  route 0.185ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.185     1.200    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y27         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y27         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.919    
    SLICE_X41Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.770    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.533%)  route 0.269ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDPE (Prop_fdpe_C_Q)         0.148     1.040 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.269     1.309    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X30Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.849     1.215    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X30Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X30Y18         FDPE (Remov_fdpe_C_PRE)     -0.124     0.828    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.533%)  route 0.269ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.892    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDPE (Prop_fdpe_C_Q)         0.148     1.040 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.269     1.309    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X30Y18         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.849     1.215    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X30Y18         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.952    
    SLICE_X30Y18         FDPE (Remov_fdpe_C_PRE)     -0.124     0.828    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.443%)  route 0.201ns (57.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.621     0.957    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.148     1.105 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.201     1.305    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.889     1.255    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X1Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.285     0.970    
    SLICE_X1Y34          FDPE (Remov_fdpe_C_PRE)     -0.148     0.822    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           49  Failing Endpoints,  Worst Slack       -3.435ns,  Total Violation     -159.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.601ns  (logic 0.484ns (8.642%)  route 5.117ns (91.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.073 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.153    58.062    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y85         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.232    55.073    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[28]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.154    54.919    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.292    54.627    main_design_i/noip_lvds_stream_0/U0/i_reg[28]
  -------------------------------------------------------------------
                         required time                         54.627    
                         arrival time                         -58.062    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.551ns  (logic 0.484ns (8.720%)  route 5.067ns (91.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.102    58.012    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X40Y83         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.231    55.072    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y83         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.331    54.587    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         54.587    
                         arrival time                         -58.012    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.579ns  (logic 0.484ns (8.676%)  route 5.095ns (91.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.075 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.130    58.040    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y86         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    55.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y86         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.000    55.075    
                         clock uncertainty           -0.154    54.921    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.292    54.629    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         54.629    
                         arrival time                         -58.040    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.579ns  (logic 0.484ns (8.676%)  route 5.095ns (91.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.075 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.130    58.040    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y86         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    55.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y86         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]/C
                         clock pessimism              0.000    55.075    
                         clock uncertainty           -0.154    54.921    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.292    54.629    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                         54.629    
                         arrival time                         -58.040    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.579ns  (logic 0.484ns (8.676%)  route 5.095ns (91.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.075 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.130    58.040    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y86         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234    55.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y86         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                         clock pessimism              0.000    55.075    
                         clock uncertainty           -0.154    54.921    
    SLICE_X38Y86         FDCE (Recov_fdce_C_CLR)     -0.292    54.629    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                         54.629    
                         arrival time                         -58.040    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.401ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[27]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.601ns  (logic 0.484ns (8.642%)  route 5.117ns (91.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.073 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.153    58.062    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y85         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.232    55.073    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.154    54.919    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.258    54.661    main_design_i/noip_lvds_stream_0/U0/i_reg[27]
  -------------------------------------------------------------------
                         required time                         54.661    
                         arrival time                         -58.062    
  -------------------------------------------------------------------
                         slack                                 -3.401    

Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.513ns  (logic 0.484ns (8.779%)  route 5.029ns (91.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.065    57.974    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y81         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[10]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.331    54.585    main_design_i/noip_lvds_stream_0/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         54.585    
                         arrival time                         -57.974    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[11]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.513ns  (logic 0.484ns (8.779%)  route 5.029ns (91.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.065    57.974    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y81         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[11]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.331    54.585    main_design_i/noip_lvds_stream_0/U0/i_reg[11]
  -------------------------------------------------------------------
                         required time                         54.585    
                         arrival time                         -57.974    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.513ns  (logic 0.484ns (8.779%)  route 5.029ns (91.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.065    57.974    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y81         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229    55.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[12]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X41Y81         FDCE (Recov_fdce_C_CLR)     -0.331    54.585    main_design_i/noip_lvds_stream_0/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                         54.585    
                         arrival time                         -57.974    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.458ns  (logic 0.484ns (8.868%)  route 4.974ns (91.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964    55.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105    55.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.009    57.919    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X37Y81         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X37Y81         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.919    
  -------------------------------------------------------------------
                         slack                                 -3.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.186ns (7.068%)  route 2.446ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.888     3.519    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X41Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.186ns (7.068%)  route 2.446ns (92.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.888     3.519    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[8]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X41Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.186ns (7.058%)  route 2.449ns (92.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.892     3.523    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X40Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[9]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X40Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.186ns (6.967%)  route 2.484ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.927     3.558    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y84         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.186ns (6.967%)  route 2.484ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.927     3.558    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y84         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.186ns (6.967%)  route 2.484ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.927     3.558    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y84         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.186ns (7.034%)  route 2.458ns (92.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.901     3.532    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[13]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.186ns (7.034%)  route 2.458ns (92.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.901     3.532    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[13]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[14]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.186ns (7.034%)  route 2.458ns (92.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.901     3.532    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y80         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.816     3.192    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[14]/C
                         clock pessimism              0.000     3.192    
                         clock uncertainty            0.154     3.346    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     3.254    main_design_i/noip_lvds_stream_0/U0/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.186ns (6.983%)  route 2.478ns (93.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         0.920     3.551    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y85         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y85         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                         clock pessimism              0.000     3.197    
                         clock uncertainty            0.154     3.351    
    SLICE_X41Y85         FDCE (Remov_fdce_C_CLR)     -0.092     3.259    main_design_i/noip_lvds_stream_0/U0/i_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           52  Failing Endpoints,  Worst Slack       -2.252ns,  Total Violation     -108.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.252ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.407ns  (logic 0.484ns (14.205%)  route 2.923ns (85.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.395    54.235    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.105    54.340 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_4/O
                         net (fo=10, routed)          1.529    55.868    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_4
    SLICE_X47Y78         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.222    54.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y78         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.331    53.616    main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                         -55.868    
  -------------------------------------------------------------------
                         slack                                 -2.252    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.379ns  (logic 0.484ns (14.326%)  route 2.895ns (85.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.395    54.235    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.105    54.340 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_4/O
                         net (fo=10, routed)          1.500    55.840    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_4
    SLICE_X47Y80         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.225    54.104    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X47Y80         FDCE (Recov_fdce_C_CLR)     -0.331    53.619    main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         53.619    
                         arrival time                         -55.840    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[10]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.369ns  (logic 0.484ns (14.368%)  route 2.885ns (85.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.379    55.830    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X48Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227    54.106    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X48Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[10]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.331    53.621    main_design_i/noip_lvds_stream_1/U0/i_reg[10]
  -------------------------------------------------------------------
                         required time                         53.621    
                         arrival time                         -55.830    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[13]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.369ns  (logic 0.484ns (14.368%)  route 2.885ns (85.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.379    55.830    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X48Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227    54.106    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X48Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[13]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.331    53.621    main_design_i/noip_lvds_stream_1/U0/i_reg[13]
  -------------------------------------------------------------------
                         required time                         53.621    
                         arrival time                         -55.830    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[11]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.365ns  (logic 0.484ns (14.384%)  route 2.881ns (85.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.375    55.826    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X49Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227    54.106    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X49Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[11]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X49Y82         FDCE (Recov_fdce_C_CLR)     -0.331    53.621    main_design_i/noip_lvds_stream_1/U0/i_reg[11]
  -------------------------------------------------------------------
                         required time                         53.621    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.365ns  (logic 0.484ns (14.384%)  route 2.881ns (85.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.375    55.826    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X49Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227    54.106    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X49Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[12]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X49Y82         FDCE (Recov_fdce_C_CLR)     -0.331    53.621    main_design_i/noip_lvds_stream_1/U0/i_reg[12]
  -------------------------------------------------------------------
                         required time                         53.621    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[9]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.365ns  (logic 0.484ns (14.384%)  route 2.881ns (85.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.506    54.346    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.105    54.451 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica/O
                         net (fo=30, routed)          1.375    55.826    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN
    SLICE_X49Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.227    54.106    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X49Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[9]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X49Y82         FDCE (Recov_fdce_C_CLR)     -0.331    53.621    main_design_i/noip_lvds_stream_1/U0/i_reg[9]
  -------------------------------------------------------------------
                         required time                         53.621    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.360ns  (logic 0.484ns (14.405%)  route 2.876ns (85.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 54.103 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.395    54.235    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.105    54.340 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_4/O
                         net (fo=10, routed)          1.481    55.821    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_4
    SLICE_X47Y79         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.224    54.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C
                         clock pessimism              0.000    54.103    
                         clock uncertainty           -0.154    53.949    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.331    53.618    main_design_i/noip_lvds_stream_1/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         53.618    
                         arrival time                         -55.821    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.202ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.360ns  (logic 0.484ns (14.405%)  route 2.876ns (85.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 54.103 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.395    54.235    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.105    54.340 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_4/O
                         net (fo=10, routed)          1.481    55.821    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_4
    SLICE_X47Y79         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.224    54.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/C
                         clock pessimism              0.000    54.103    
                         clock uncertainty           -0.154    53.949    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.331    53.618    main_design_i/noip_lvds_stream_1/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         53.618    
                         arrival time                         -55.821    
  -------------------------------------------------------------------
                         slack                                 -2.202    

Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.358ns  (logic 0.484ns (14.413%)  route 2.874ns (85.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 52.461 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382    52.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379    52.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.395    54.235    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X45Y81         LUT1 (Prop_lut1_I0_O)        0.105    54.340 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_4/O
                         net (fo=10, routed)          1.479    55.819    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_4
    SLICE_X47Y81         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y81         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X47Y81         FDCE (Recov_fdce_C_CLR)     -0.331    53.620    main_design_i/noip_lvds_stream_1/U0/i_reg[3]
  -------------------------------------------------------------------
                         required time                         53.620    
                         arrival time                         -55.819    
  -------------------------------------------------------------------
                         slack                                 -2.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.643     2.408    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y83         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.223    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.643     2.408    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y83         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.223    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.643     2.408    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y83         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.223    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.643     2.408    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y83         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.223    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.643     2.408    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y83         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.154     2.315    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.223    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[8]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.186ns (12.185%)  route 1.340ns (87.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.650     2.414    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X43Y81         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.815     2.159    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y81         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[8]/C
                         clock pessimism              0.000     2.159    
                         clock uncertainty            0.154     2.313    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.221    main_design_i/noip_lvds_stream_1/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[31]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.186ns (11.886%)  route 1.379ns (88.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.688     2.453    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X49Y80         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.814     2.158    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X49Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[31]/C
                         clock pessimism              0.000     2.158    
                         clock uncertainty            0.154     2.312    
    SLICE_X49Y80         FDCE (Remov_fdce_C_CLR)     -0.092     2.220    main_design_i/noip_lvds_stream_1/U0/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.771%)  route 1.394ns (88.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.789     1.818    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.863 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_2/O
                         net (fo=9, routed)           0.605     2.468    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_2
    SLICE_X44Y79         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/C
                         clock pessimism              0.000     2.157    
                         clock uncertainty            0.154     2.311    
    SLICE_X44Y79         FDCE (Remov_fdce_C_CLR)     -0.092     2.219    main_design_i/noip_lvds_stream_1/U0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[25]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.186ns (11.720%)  route 1.401ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.710     2.475    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X44Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.816     2.160    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[25]/C
                         clock pessimism              0.000     2.160    
                         clock uncertainty            0.154     2.314    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    main_design_i/noip_lvds_stream_1/U0/i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[26]_replica/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.186ns (11.720%)  route 1.401ns (88.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.691     1.719    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0_replica_3/O
                         net (fo=43, routed)          0.710     2.475    main_design_i/noip_lvds_stream_1/U0/fifo_srst_repN_3
    SLICE_X44Y82         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[26]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.816     2.160    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y82         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[26]_replica/C
                         clock pessimism              0.000     2.160    
                         clock uncertainty            0.154     2.314    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.222    main_design_i/noip_lvds_stream_1/U0/i_reg[26]_replica
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_word_ready_0

Setup :           16  Failing Endpoints,  Worst Slack       -3.639ns,  Total Violation      -53.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.639ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.585ns  (logic 0.484ns (7.350%)  route 6.101ns (92.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 205.892 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.137   209.046    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y79         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.465   205.892    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000   205.892    
                         clock uncertainty           -0.154   205.738    
    SLICE_X39Y79         FDCE (Recov_fdce_C_CLR)     -0.331   205.407    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                        205.407    
                         arrival time                        -209.046    
  -------------------------------------------------------------------
                         slack                                 -3.639    

Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X39Y78         FDCE (Recov_fdce_C_CLR)     -0.331   205.589    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                        205.589    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.410    

Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X39Y78         FDCE (Recov_fdce_C_CLR)     -0.331   205.589    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                        205.589    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.410    

Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X38Y78         FDCE (Recov_fdce_C_CLR)     -0.292   205.628    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                        205.628    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y78         FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X39Y78         FDPE (Recov_fdpe_C_PRE)     -0.292   205.628    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                        205.628    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X38Y78         FDCE (Recov_fdce_C_CLR)     -0.258   205.662    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X38Y78         FDCE (Recov_fdce_C_CLR)     -0.258   205.662    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.337ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.538ns  (logic 0.484ns (7.403%)  route 6.054ns (92.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 206.074 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         3.090   208.999    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.647   206.074    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000   206.074    
                         clock uncertainty           -0.154   205.920    
    SLICE_X38Y78         FDCE (Recov_fdce_C_CLR)     -0.258   205.662    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                        205.662    
                         arrival time                        -208.999    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.263ns  (logic 0.484ns (7.727%)  route 5.779ns (92.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 205.877 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.815   208.724    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X37Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.450   205.877    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000   205.877    
                         clock uncertainty           -0.154   205.723    
    SLICE_X37Y78         FDCE (Recov_fdce_C_CLR)     -0.331   205.392    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                        205.392    
                         arrival time                        -208.724    
  -------------------------------------------------------------------
                         slack                                 -3.333    

Slack (VIOLATED) :        -3.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (lvds_word_ready_0 rise@200.016ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        6.263ns  (logic 0.484ns (7.727%)  route 5.779ns (92.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 205.877 - 200.016 ) 
    Source Clock Delay      (SCD):    2.461ns = ( 202.461 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   200.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   201.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382   202.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379   202.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         2.964   205.804    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105   205.909 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         2.815   208.724    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X37Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                    200.016   200.016 r  
    B19                                               0.000   200.016 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000   200.016    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830   200.846 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928   203.775    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078   203.853 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.227   205.080    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.347   205.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.450   205.877    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X37Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000   205.877    
                         clock uncertainty           -0.154   205.723    
    SLICE_X37Y78         FDCE (Recov_fdce_C_CLR)     -0.331   205.392    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                        205.392    
                         arrival time                        -208.724    
  -------------------------------------------------------------------
                         slack                                 -3.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.186ns (5.526%)  route 3.180ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.623     4.253    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     3.838    
                         clock uncertainty            0.154     3.992    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067     3.925    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.186ns (5.526%)  route 3.180ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.623     4.253    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     3.838    
                         clock uncertainty            0.154     3.992    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067     3.925    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.186ns (5.526%)  route 3.180ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.623     4.253    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     3.838    
                         clock uncertainty            0.154     3.992    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067     3.925    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.186ns (5.526%)  route 3.180ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.623     4.253    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X38Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X38Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     3.838    
                         clock uncertainty            0.154     3.992    
    SLICE_X38Y78         FDCE (Remov_fdce_C_CLR)     -0.067     3.925    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.186ns (5.734%)  route 3.058ns (94.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.500     4.131    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X36Y79         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.304     3.699    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X36Y79         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000     3.699    
                         clock uncertainty            0.154     3.853    
    SLICE_X36Y79         FDCE (Remov_fdce_C_CLR)     -0.067     3.786    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.786    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.186ns (5.870%)  route 2.983ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.426     4.056    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000     3.647    
                         clock uncertainty            0.154     3.801    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.709    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.186ns (5.870%)  route 2.983ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.426     4.056    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000     3.647    
                         clock uncertainty            0.154     3.801    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.709    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.186ns (5.870%)  route 2.983ns (94.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.426     4.056    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000     3.647    
                         clock uncertainty            0.154     3.801    
    SLICE_X41Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.709    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.186ns (5.863%)  route 2.987ns (94.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.429     4.060    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X40Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.252     3.647    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X40Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica/C
                         clock pessimism              0.000     3.647    
                         clock uncertainty            0.154     3.801    
    SLICE_X40Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.709    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_word_ready_0  {rise@0.000ns fall@11.112ns period=22.224ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_word_ready_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.186ns (5.526%)  route 3.180ns (94.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         1.557     2.586    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.631 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=111, routed)         1.623     4.253    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X39Y78         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_word_ready_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.815     3.191    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.204     3.395 r  main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg/Q
                         net (fo=16, routed)          0.443     3.838    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready_reg_n_0
    SLICE_X39Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     3.838    
                         clock uncertainty            0.154     3.992    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.092     3.900    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.353    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.414ns  (logic 0.105ns (7.428%)  route 1.309ns (92.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.309     1.309    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y86         LUT1 (Prop_lut1_I0_O)        0.105     1.414 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.414    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y86         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.232     2.215    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.045ns (6.864%)  route 0.611ns (93.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.611     0.611    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.656 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.656    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y86         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y86         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.086     9.926    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.105    10.031 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.606    10.637    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.322     2.304    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 0.484ns (5.920%)  route 7.692ns (94.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.086     9.926    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.105    10.031 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.606    10.637    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.322     2.304    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.109ns  (logic 0.505ns (6.227%)  route 7.604ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.086     9.926    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.126    10.052 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.519    10.570    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.391     2.373    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.109ns  (logic 0.505ns (6.227%)  route 7.604ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.086     9.926    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.126    10.052 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.519    10.570    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.391     2.373    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.889ns  (logic 0.498ns (6.312%)  route 7.391ns (93.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.097     9.937    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.119    10.056 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.294    10.350    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.245     2.227    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.889ns  (logic 0.498ns (6.312%)  route 7.391ns (93.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.097     9.937    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.119    10.056 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.294    10.350    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.245     2.227    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 0.484ns (6.160%)  route 7.374ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.097     9.937    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.105    10.042 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.277    10.319    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.245     2.227    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 0.484ns (6.160%)  route 7.374ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         7.097     9.937    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.105    10.042 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.277    10.319    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.245     2.227    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 0.506ns (8.104%)  route 5.738ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         4.541     7.381    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.127     7.508 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.197     8.705    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y40          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.396     2.378    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y40          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 0.506ns (8.104%)  route 5.738ns (91.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.382     2.461    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         4.541     7.381    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y47          LUT1 (Prop_lut1_I0_O)        0.127     7.508 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         1.197     8.705    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y40          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.396     2.378    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y40          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.107     1.114    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X43Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.808     1.174    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[21]
    SLICE_X37Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[26]
    SLICE_X41Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.811     1.177    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X39Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     1.175    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X41Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     1.179    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[29]
    SLICE_X39Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     1.179    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]/Q
                         net (fo=1, routed)           0.107     1.119    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[3]
    SLICE_X35Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.813     1.179    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[2]
    SLICE_X43Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[30]
    SLICE_X39Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.551     0.887    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.107     1.121    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[5]
    SLICE_X35Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 3.800ns (45.587%)  route 4.535ns (54.413%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.535     5.004    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     8.335 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.335    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 3.817ns (46.320%)  route 4.424ns (53.680%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.424     4.893    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     8.242 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.242    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 3.847ns (47.198%)  route 4.304ns (52.802%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.304     4.773    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     8.152 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.152    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 3.848ns (47.908%)  route 4.184ns (52.092%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.184     4.653    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     8.033 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.033    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 3.768ns (48.854%)  route 3.945ns (51.146%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.945     4.414    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.299     7.712 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.712    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 3.773ns (49.658%)  route 3.825ns (50.342%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.825     4.294    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         3.304     7.597 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.597    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 3.731ns (50.349%)  route 3.679ns (49.651%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.679     4.148    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         3.262     7.410 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.410    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 3.746ns (51.277%)  route 3.559ns (48.723%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.559     4.028    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.277     7.305 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.305    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 3.724ns (51.988%)  route 3.439ns (48.012%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.439     3.908    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         3.255     7.163 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.163    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 3.732ns (52.926%)  route 3.319ns (47.074%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X49Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.319     3.788    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         3.263     7.052 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.052    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.227ns (77.690%)  route 0.065ns (22.310%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/Q
                         net (fo=2, routed)           0.065     0.193    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[8]
    SLICE_X47Y87         LUT2 (Prop_lut2_I1_O)        0.099     0.292 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.108     0.249    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X46Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     0.294    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.112     0.253    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X46Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.298 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.431%)  route 0.208ns (59.569%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.208     0.349    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X47Y86         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.141ns (37.553%)  route 0.234ns (62.447%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.234     0.375    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X47Y86         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.141ns (33.379%)  route 0.281ns (66.621%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.281     0.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X47Y84         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.282%)  route 0.288ns (60.718%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDPE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
    SLICE_X47Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.355 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     0.474    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.282%)  route 0.288ns (60.718%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDPE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
    SLICE_X47Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.355 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     0.474    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.186ns (39.282%)  route 0.288ns (60.718%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDPE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
    SLICE_X47Y86         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.355 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     0.474    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.185ns (38.304%)  route 0.298ns (61.696%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/Q
                         net (fo=5, routed)           0.298     0.439    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[6]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.044     0.483 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_2/O
                         net (fo=1, routed)           0.000     0.483    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_2_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 3.557ns (38.023%)  route 5.798ns (61.977%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.792     7.871    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.105     7.976 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.012    10.988    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    14.355 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    14.355    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 3.561ns (39.261%)  route 5.508ns (60.739%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.792     7.871    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X56Y94         LUT2 (Prop_lut2_I0_O)        0.105     7.976 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.722    10.698    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    14.069 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    14.069    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        2.640     8.719    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274    11.993 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.993    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 3.747ns (44.253%)  route 4.720ns (55.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.720     7.563    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.930 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.930    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 3.797ns (45.513%)  route 4.546ns (54.487%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.672     3.515    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X49Y88         LUT2 (Prop_lut2_I0_O)        0.105     3.620 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           3.874     7.494    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    10.807 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.807    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 3.746ns (45.091%)  route 4.562ns (54.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.562     7.405    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.773 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.773    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.137ns (52.323%)  route 3.770ns (47.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.348     2.812 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.446     3.258    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X49Y88         LUT2 (Prop_lut2_I0_O)        0.242     3.500 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.324     6.824    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    10.371 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.371    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 3.779ns (48.920%)  route 3.946ns (51.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.468    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y92         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.433     2.901 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           3.946     6.847    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.193 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.193    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.678ns (47.890%)  route 4.002ns (52.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.388     2.467    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X47Y90         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDPE (Prop_fdpe_C_Q)         0.379     2.846 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.002     6.848    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.147 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.147    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 3.684ns (48.841%)  route 3.859ns (51.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.385     2.464    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           3.859     6.702    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    10.007 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.007    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.141ns (22.052%)  route 0.498ns (77.948%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.498     1.527    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X49Y67         LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.824%)  route 0.920ns (83.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.148     1.993    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y86         FDPE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.824%)  route 0.920ns (83.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.148     1.993    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y86         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.824%)  route 0.920ns (83.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.148     1.993    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y86         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.186ns (16.824%)  route 0.920ns (83.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.148     1.993    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y86         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.186ns (15.853%)  route 0.987ns (84.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.216     2.061    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y87         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.186ns (15.853%)  route 0.987ns (84.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.216     2.061    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y87         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.186ns (15.853%)  route 0.987ns (84.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.216     2.061    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y87         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.186ns (15.853%)  route 0.987ns (84.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.216     2.061    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X46Y87         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.186ns (15.853%)  route 0.987ns (84.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=102, routed)         0.771     1.800    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.845 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=17, routed)          0.216     2.061    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X46Y87         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.543ns  (logic 3.418ns (40.012%)  route 5.125ns (59.988%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.251     8.251    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.105     8.356 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           3.874    12.230    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    15.543 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.543    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 3.673ns (44.533%)  route 4.575ns (55.467%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.251     8.251    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.126     8.377 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.324    11.701    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    15.248 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.248    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.447ns (41.242%)  route 2.062ns (58.758%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.594     0.594    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.046     0.640 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.468     2.108    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.401     3.509 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.509    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.592ns  (logic 1.313ns (36.559%)  route 2.279ns (63.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.594     0.594    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X49Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.639 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.685     2.324    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.592 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  lvds_clk_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 0.905ns (16.920%)  route 4.444ns (83.080%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.843     9.849    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y84         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 0.905ns (16.920%)  route 4.444ns (83.080%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.843     9.849    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y84         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 0.905ns (17.638%)  route 4.226ns (82.362%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.625     9.631    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y86         FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 0.905ns (17.638%)  route 4.226ns (82.362%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.625     9.631    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 0.905ns (17.638%)  route 4.226ns (82.362%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.625     9.631    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.131ns  (logic 0.905ns (17.638%)  route 4.226ns (82.362%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.105     9.006 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.625     9.631    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 0.915ns (18.081%)  route 4.146ns (81.919%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.115     9.016 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.545     9.561    main_design_i/noip_lvds_stream_1/U0/bitslip
    SLICE_X49Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 0.915ns (18.613%)  route 4.001ns (81.387%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.115     9.016 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.400     9.416    main_design_i/noip_lvds_stream_1/U0/bitslip
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 0.915ns (18.613%)  route 4.001ns (81.387%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.115     9.016 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.400     9.416    main_design_i/noip_lvds_stream_1/U0/bitslip
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.916ns  (logic 0.915ns (18.613%)  route 4.001ns (81.387%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.348     4.848 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[5]/Q
                         net (fo=8, routed)           1.499     6.348    main_design_i/noip_lvds_stream_1/U0/data0[7]
    SLICE_X45Y84         LUT6 (Prop_lut6_I3_O)        0.242     6.590 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12/O
                         net (fo=1, routed)           0.362     6.951    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_12_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.105     7.056 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7/O
                         net (fo=1, routed)           0.844     7.900    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.105     8.005 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=2, routed)           0.896     8.901    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.115     9.016 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.400     9.416    main_design_i/noip_lvds_stream_1/U0/bitslip
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.560%)  route 0.273ns (59.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[1]/Q
                         net (fo=16, routed)          0.273     2.202    main_design_i/noip_lvds_stream_1/U0/data0[3]
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.247 r  main_design_i/noip_lvds_stream_1/U0/bitslip[0]_i_1/O
                         net (fo=1, routed)           0.000     2.247    main_design_i/noip_lvds_stream_1/U0/findbitslip[0]
    SLICE_X49Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.186ns (29.485%)  route 0.445ns (70.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.445     2.375    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.420 r  main_design_i/noip_lvds_stream_1/U0/bitslip[1]_i_1/O
                         net (fo=1, routed)           0.000     2.420    main_design_i/noip_lvds_stream_1/U0/findbitslip[1]
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.231ns (32.530%)  route 0.479ns (67.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.546     1.787    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y78         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[7]/Q
                         net (fo=12, routed)          0.369     2.296    main_design_i/noip_lvds_stream_1/U0/p_0_in[0]
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.341 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3/O
                         net (fo=1, routed)           0.111     2.452    main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_3_n_0
    SLICE_X48Y87         LUT4 (Prop_lut4_I2_O)        0.045     2.497 r  main_design_i/noip_lvds_stream_1/U0/bitslip[2]_i_1/O
                         net (fo=1, routed)           0.000     2.497    main_design_i/noip_lvds_stream_1/U0/findbitslip[2]
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.231ns (29.848%)  route 0.543ns (70.152%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.267     2.196    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.241 f  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.276     2.518    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.045     2.563 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[7]_i_1/O
                         net (fo=1, routed)           0.000     2.563    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[7]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.777ns  (logic 0.234ns (30.119%)  route 0.543ns (69.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.267     2.196    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.241 r  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.276     2.518    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.048     2.566 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_2/O
                         net (fo=1, routed)           0.000     2.566    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_2_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.796%)  route 0.571ns (71.204%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.299     2.229    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.274 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.153     2.427    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.472 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     2.591    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.796%)  route 0.571ns (71.204%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.299     2.229    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.274 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.153     2.427    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.472 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     2.591    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.796%)  route 0.571ns (71.204%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.299     2.229    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.274 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3/O
                         net (fo=1, routed)           0.153     2.427    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_3_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.472 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.118     2.591    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X47Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.231ns (27.020%)  route 0.624ns (72.980%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.548     1.789    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y80         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/Q
                         net (fo=18, routed)          0.267     2.196    main_design_i/noip_lvds_stream_1/U0/data0[4]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.241 r  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=5, routed)           0.357     2.599    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     2.644 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000     2.644    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.337ns (39.451%)  route 0.517ns (60.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.551     1.792    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y83         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.128     1.920 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[6]/Q
                         net (fo=11, routed)          0.362     2.282    main_design_i/noip_lvds_stream_1/U0/data0[0]
    SLICE_X49Y87         LUT5 (Prop_lut5_I4_O)        0.102     2.384 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_6/O
                         net (fo=1, routed)           0.155     2.539    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_6_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.107     2.646 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_2/O
                         net (fo=1, routed)           0.000     2.646    main_design_i/noip_lvds_stream_1/U0/findbitslip[3]
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 1.565ns (28.863%)  route 3.856ns (71.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.856     5.316    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.105     5.421 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.421    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.565ns (29.738%)  route 3.697ns (70.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.697     5.156    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.105     5.261 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     5.261    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.565ns (30.583%)  route 3.551ns (69.417%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.551     5.011    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.105     5.116 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.116    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.565ns (30.722%)  route 3.528ns (69.278%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.528     4.988    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.105     5.093 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.093    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.994ns  (logic 1.565ns (31.331%)  route 3.429ns (68.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.429     4.889    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.105     4.994 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.994    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.565ns (31.692%)  route 3.372ns (68.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.372     4.832    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.105     4.937 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.937    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 1.565ns (32.515%)  route 3.247ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.247     4.707    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.105     4.812 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.812    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 1.565ns (32.542%)  route 3.243ns (67.458%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.243     4.703    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.105     4.808 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.808    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.565ns (33.418%)  route 3.117ns (66.582%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 7.218 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.117     4.577    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     4.682 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.682    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X43Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.235     7.218    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.560ns  (logic 1.565ns (34.312%)  route 2.995ns (65.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.217 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.995     4.455    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     4.560    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     7.217    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.341ns (18.862%)  route 1.467ns (81.138%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.467     1.763    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.808    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.341ns (18.842%)  route 1.469ns (81.158%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.469     1.765    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.810    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.341ns (18.070%)  route 1.546ns (81.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.546     1.842    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.887    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.341ns (18.060%)  route 1.547ns (81.940%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.547     1.843    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.888    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.341ns (18.025%)  route 1.551ns (81.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.551     1.847    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.892    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.341ns (17.695%)  route 1.586ns (82.305%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.586     1.882    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.927    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.825     6.191    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.341ns (17.692%)  route 1.586ns (82.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 6.190 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.586     1.882    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.927    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     6.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.341ns (16.613%)  route 1.711ns (83.387%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 6.190 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.711     2.007    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X43Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     6.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.085ns  (logic 0.341ns (16.350%)  route 1.744ns (83.650%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 6.190 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.744     2.040    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.085 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.085    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     6.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.341ns (16.342%)  route 1.745ns (83.658%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 6.190 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.745     2.041    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.086 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.086    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     6.190    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.937ns  (logic 1.404ns (14.127%)  route 8.533ns (85.873%))
  Logic Levels:           6  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.723     6.114    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.105     6.219 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.263     7.482    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.105     7.587 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.245     9.832    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.105     9.937 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     9.937    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     5.066    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.652ns  (logic 1.299ns (15.011%)  route 7.353ns (84.989%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.996     6.387    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.105     6.492 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.055     8.547    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.105     8.652 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.652    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.226     5.063    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y79         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.610ns  (logic 1.299ns (15.085%)  route 7.311ns (84.915%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.875     6.266    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.105     6.371 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           2.134     8.505    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.610 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     8.610    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     5.066    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y80         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.567ns  (logic 1.299ns (15.161%)  route 7.268ns (84.839%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.996     6.387    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.105     6.492 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.970     8.462    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.105     8.567 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_rewire/O
                         net (fo=1, routed)           0.000     8.567    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230     5.067    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.383ns  (logic 1.299ns (15.494%)  route 7.084ns (84.506%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.996     6.387    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y79         LUT5 (Prop_lut5_I1_O)        0.105     6.492 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.786     8.278    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I4_O)        0.105     8.383 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     8.383    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.234     5.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.239ns  (logic 1.299ns (15.764%)  route 6.940ns (84.236%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.581     5.971    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.105     6.076 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           2.058     8.134    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I3_O)        0.105     8.239 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     8.239    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.231     5.068    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.194ns (18.840%)  route 5.143ns (81.160%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.841     6.231    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I4_O)        0.105     6.336 r  main_design_i/noip_lvds_stream_0/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     6.336    main_design_i/noip_lvds_stream_0/U0/i[0]
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.229     5.066    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 1.194ns (19.203%)  route 5.023ns (80.797%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.721     6.112    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.105     6.217 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     6.217    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.230     5.067    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y81         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 1.194ns (19.207%)  route 5.022ns (80.793%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.720     6.110    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I5_O)        0.105     6.215 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_1/O
                         net (fo=1, routed)           0.000     6.215    main_design_i/noip_lvds_stream_0/U0/i[2]
    SLICE_X43Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.225     5.062    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y78         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.194ns (19.254%)  route 5.007ns (80.746%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          4.078     4.956    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X39Y82         LUT4 (Prop_lut4_I2_O)        0.106     5.062 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.224     5.286    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.105     5.391 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.705     6.095    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.105     6.200 r  main_design_i/noip_lvds_stream_0/U0/i[1]_i_1/O
                         net (fo=1, routed)           0.000     6.200    main_design_i/noip_lvds_stream_0/U0/i[1]
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         1.228     5.065    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.412ns  (logic 0.416ns (17.234%)  route 1.996ns (82.766%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          1.996     2.368    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X42Y84         LUT3 (Prop_lut3_I2_O)        0.044     2.412 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     2.412    main_design_i/noip_lvds_stream_0/U0/mux16_out[6]
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.418ns (17.303%)  route 1.996ns (82.697%))
  Logic Levels:           2  (IBUFDS=1 LUT6=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          1.996     2.368    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.046     2.414 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     2.414    main_design_i/noip_lvds_stream_0/U0/mux16_out[0]
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.418ns (17.303%)  route 1.996ns (82.697%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          1.996     2.368    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X42Y84         LUT3 (Prop_lut3_I2_O)        0.046     2.414 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     2.414    main_design_i/noip_lvds_stream_0/U0/mux16_out[4]
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.518ns  (logic 0.418ns (16.588%)  route 2.100ns (83.412%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          2.100     2.472    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X41Y83         LUT5 (Prop_lut5_I1_O)        0.046     2.518 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     2.518    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.819     3.195    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y83         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.579ns  (logic 0.453ns (17.555%)  route 2.126ns (82.445%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.126     2.533    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.046     2.579 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][4]_i_2/O
                         net (fo=2, routed)           0.000     2.579    main_design_i/noip_lvds_stream_0/U0/mux10_out[4]
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.636ns  (logic 0.418ns (15.846%)  route 2.218ns (84.154%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=17, routed)          2.218     2.590    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.046     2.636 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     2.636    main_design_i/noip_lvds_stream_0/U0/mux16_out[1]
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y81         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.689ns  (logic 0.453ns (16.832%)  route 2.237ns (83.168%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.064     2.471    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I2_O)        0.046     2.517 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_2/O
                         net (fo=2, routed)           0.173     2.689    main_design_i/noip_lvds_stream_0/U0/mux10_out[2]
    SLICE_X42Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y86         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.694ns  (logic 0.453ns (16.804%)  route 2.241ns (83.196%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.126     2.533    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y86         LUT3 (Prop_lut3_I2_O)        0.046     2.579 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][4]_i_2/O
                         net (fo=2, routed)           0.115     2.694    main_design_i/noip_lvds_stream_0/U0/mux10_out[4]
    SLICE_X38Y86         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y86         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.453ns (16.713%)  route 2.256ns (83.287%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.044     2.451    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.046     2.497 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][0]_i_2/O
                         net (fo=2, routed)           0.212     2.709    main_design_i/noip_lvds_stream_0/U0/mux10_out[0]
    SLICE_X40Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y84         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.453ns (16.708%)  route 2.257ns (83.292%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.044     2.451    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.046     2.497 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][0]_i_2/O
                         net (fo=2, routed)           0.213     2.709    main_design_i/noip_lvds_stream_0/U0/mux10_out[0]
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=111, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.402ns (19.568%)  route 5.762ns (80.432%))
  Logic Levels:           6  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.280     4.800    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.105     4.905 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           0.677     5.583    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.105     5.688 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.371     7.059    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.105     7.164 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     7.164    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.229     4.104    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.847ns  (logic 1.297ns (18.940%)  route 5.550ns (81.060%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.658     5.179    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.105     5.284 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.457     6.742    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.105     6.847 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     6.847    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     4.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.741ns  (logic 1.297ns (19.237%)  route 5.444ns (80.763%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.658     5.179    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.105     5.284 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.352     6.636    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.105     6.741 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     6.741    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     4.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.734ns  (logic 1.297ns (19.257%)  route 5.437ns (80.743%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.658     5.179    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.105     5.284 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.345     6.629    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.105     6.734 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     6.734    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     4.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X48Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.616ns  (logic 1.297ns (19.599%)  route 5.320ns (80.401%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.689     5.210    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I0_O)        0.105     5.315 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           1.196     6.511    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.105     6.616 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     6.616    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     4.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 1.297ns (19.720%)  route 5.279ns (80.280%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.834     5.355    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.105     5.460 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           1.011     6.471    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.105     6.576 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     6.576    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.228     4.103    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y84         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.192ns (21.044%)  route 4.471ns (78.956%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.663     5.184    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.289 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_1/O
                         net (fo=3, routed)           0.374     5.663    main_design_i/noip_lvds_stream_1/U0/i[2]
    SLICE_X47Y78         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.222     4.097    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y78         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]_replica_1/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.555ns  (logic 1.192ns (21.454%)  route 4.363ns (78.546%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.663     5.184    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.289 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_1/O
                         net (fo=3, routed)           0.266     5.555    main_design_i/noip_lvds_stream_1/U0/i[2]
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.224     4.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 1.192ns (22.102%)  route 4.200ns (77.898%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.230     4.106    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X43Y83         LUT4 (Prop_lut4_I2_O)        0.106     4.212 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.204     4.416    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.105     4.521 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.378     4.898    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.105     5.003 r  main_design_i/noip_lvds_stream_1/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.389     5.392    main_design_i/noip_lvds_stream_1/U0/i[0]
    SLICE_X47Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.224     4.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.299ns  (logic 1.050ns (19.805%)  route 4.250ns (80.195%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_N[0]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           3.593     4.536    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X45Y80         LUT3 (Prop_lut3_I2_O)        0.106     4.642 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][7]_i_1/O
                         net (fo=2, routed)           0.657     5.299    main_design_i/noip_lvds_stream_1/U0/mux10_out[7]
    SLICE_X46Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         1.224     4.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X46Y79         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.527%)  route 0.369ns (66.473%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/Q
                         net (fo=8, routed)           0.369     0.510    main_design_i/noip_lvds_stream_1/U0/bitslip_reg_n_0_[0]
    SLICE_X42Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.555 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     0.555    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.770%)  route 0.418ns (69.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/Q
                         net (fo=11, routed)          0.418     0.559    main_design_i/noip_lvds_stream_1/U0/bitslip_reg_n_0_[2]
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.604 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     0.604    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.817     2.161    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.886%)  route 0.427ns (67.114%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.317     0.481    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/wr_en
    SLICE_X47Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.526 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.110     0.636    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.320%)  route 0.471ns (71.680%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/Q
                         net (fo=15, routed)          0.471     0.612    main_design_i/noip_lvds_stream_1/U0/bitslip_reg_n_0_[3]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.657 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_2/O
                         net (fo=1, routed)           0.000     0.657    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_2_n_0
    SLICE_X45Y79         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y79         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.898%)  route 0.467ns (69.102%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.300     0.464    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X45Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.509 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.168     0.676    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.898%)  route 0.467ns (69.102%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.300     0.464    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X45Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.509 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.168     0.676    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.116%)  route 0.485ns (69.884%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.317     0.481    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/wr_en
    SLICE_X47Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.526 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.168     0.694    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y86         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.323%)  route 0.504ns (70.677%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.300     0.464    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X45Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.509 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.204     0.713    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X46Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.818     2.162    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y84         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.171%)  route 0.507ns (70.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.390     0.554    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/wr_en
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.599 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.117     0.716    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X45Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X45Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.209ns (28.979%)  route 0.512ns (71.021%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/Q
                         net (fo=4, routed)           0.300     0.464    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X45Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.509 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=20, routed)          0.213     0.721    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=114, routed)         0.819     2.163    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y86         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C





