0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/asyn_reset_syn_enDFF_tb.v,1732762579,verilog,,,,asyn_reset_syn_enDFF_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/asyn_rstDFF_tb.v,1732761127,verilog,,,,asyn_rstDFF_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/basicDFF_tb.v,1732760314,verilog,,,,basicDFF_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sources_1/new/chapter4_asyn_rstDFF.v,1732760819,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/asyn_rstDFF_tb.v,,chapter4_asyn_rstDFF,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sources_1/new/chapter4_asyn_rst_syn_enDFF.v,1732761402,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/asyn_reset_syn_enDFF_tb.v,,chapter4_asyn_rst_syn_enDFF,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sources_1/new/chapter4_basicDFF.v,1732760069,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sim_1/new/basicDFF_tb.v,,chapter4_basicDFF,,,,,,,,
