library  ieee;
use ieee.std_logic_1164.all;

entity decoderr is
port(
O:out bit_vector(7 downto 0);
S:in bit_vector(2 downto 0)
);
end decoderr;

architecture bev of decoderr is
begin
O(0)<='1' when S="000" else '0';
O(1)<='1' when S="001" else '0';
O(2)<='1' when S="010" else '0';
O(3)<='1' when S="011" else '0';
O(4)<='1' when S="100" else '0';
O(5)<='1' when S="101" else '0';
O(6)<='1' when S="110" else '0';
O(7)<='1' when S="111" else '0';
end bev;