/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 192 192)
	(text "datapath" (rect 5 0 38 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "en[15..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "en[15..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 59 31 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "push" (rect 0 0 18 12)(font "Arial" ))
		(text "push" (rect 21 75 39 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "pop" (rect 0 0 14 12)(font "Arial" ))
		(text "pop" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 176 32)
		(output)
		(text "salida[15..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "salida[15..0]" (rect 111 27 155 39)(font "Arial" ))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(port
		(pt 176 48)
		(output)
		(text "ni[3..0]" (rect 0 0 25 12)(font "Arial" ))
		(text "ni[3..0]" (rect 130 43 155 55)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 3))
	)
	(port
		(pt 176 64)
		(output)
		(text "fin" (rect 0 0 9 12)(font "Arial" ))
		(text "fin" (rect 146 59 155 71)(font "Arial" ))
		(line (pt 176 64)(pt 160 64)(line_width 1))
	)
	(port
		(pt 176 80)
		(output)
		(text "z_flag" (rect 0 0 23 12)(font "Arial" ))
		(text "z_flag" (rect 132 75 155 87)(font "Arial" ))
		(line (pt 176 80)(pt 160 80)(line_width 1))
	)
	(port
		(pt 176 96)
		(output)
		(text "s_flag" (rect 0 0 24 12)(font "Arial" ))
		(text "s_flag" (rect 131 91 155 103)(font "Arial" ))
		(line (pt 176 96)(pt 160 96)(line_width 1))
	)
	(port
		(pt 176 112)
		(output)
		(text "ov_flag" (rect 0 0 30 12)(font "Arial" ))
		(text "ov_flag" (rect 125 107 155 119)(font "Arial" ))
		(line (pt 176 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 176 128)
		(output)
		(text "c_flag" (rect 0 0 24 12)(font "Arial" ))
		(text "c_flag" (rect 131 123 155 135)(font "Arial" ))
		(line (pt 176 128)(pt 160 128)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 160 160)(line_width 1))
	)
)
