
*** Running vivado
    with args -log arm_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_processing_system7_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source arm_processing_system7_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 239.605 ; gain = 29.000
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:01:18 . Memory (MB): peak = 348.813 ; gain = 138.207
INFO: [Synth 8-638] synthesizing module 'arm_processing_system7_0_0' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_processing_system7_0_0/synth/arm_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx2/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'arm_processing_system7_0_0' (5#1) [c:/Users/konto/Documents/embeded/lab2/lab2_interrupt/lab2_interrupt.srcs/sources_1/bd/arm/ip/arm_processing_system7_0_0/synth/arm_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:01:31 . Memory (MB): peak = 386.113 ; gain = 175.508
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:01:39 . Memory (MB): peak = 386.113 ; gain = 175.508
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.704 . Memory (MB): peak = 629.754 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:04:26 . Memory (MB): peak = 629.754 ; gain = 419.148
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:04:27 . Memory (MB): peak = 629.754 ; gain = 419.148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:04:29 . Memory (MB): peak = 629.754 ; gain = 419.148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:04:32 . Memory (MB): peak = 629.754 ; gain = 419.148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:04:38 . Memory (MB): peak = 629.754 ; gain = 419.148
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:05:16 . Memory (MB): peak = 830.816 ; gain = 620.211
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:05:16 . Memory (MB): peak = 847.840 ; gain = 637.234
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:05:19 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:05:22 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:05:23 . Memory (MB): peak = 852.438 ; gain = 641.832
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 874.621 ; gain = 10.984
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:05:33 . Memory (MB): peak = 874.621 ; gain = 604.727
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 874.621 ; gain = 0.000
