Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:13:20 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/32bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.004ns  (logic 5.554ns (27.764%)  route 14.450ns (72.236%))
  Logic Levels:           18  (IBUF=1 LUT3=1 LUT5=14 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           2.170     3.109    a_IBUF[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.233 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.592     3.824    c_2
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     3.948 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.592     4.540    c_4
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.664 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.817     5.481    c_6
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.124     5.605 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.659     6.264    c_8
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.388 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.592     6.979    c_1010_out
    SLICE_X43Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.103 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.695    c_12
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.819 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.592     8.410    c_14
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.534 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.085     9.620    c_16
    SLICE_X43Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.744 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           1.124    10.868    c_18
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.124    10.992 r  s_OBUF[22]_inst_i_2/O
                         net (fo=3, routed)           0.592    11.584    c_2022_out
    SLICE_X43Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.708 r  s_OBUF[24]_inst_i_2/O
                         net (fo=3, routed)           0.592    12.299    c_22
    SLICE_X43Y73         LUT5 (Prop_lut5_I2_O)        0.124    12.423 r  s_OBUF[26]_inst_i_2/O
                         net (fo=3, routed)           0.623    13.046    c_24
    SLICE_X43Y75         LUT5 (Prop_lut5_I2_O)        0.124    13.170 r  s_OBUF[28]_inst_i_2/O
                         net (fo=3, routed)           0.592    13.762    c_26
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.886 r  s_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.315    14.201    c_28
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.124    14.325 r  s_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.667    14.992    c_29
    SLICE_X43Y79         LUT5 (Prop_lut5_I0_O)        0.124    15.116 r  s_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.257    17.373    s_OBUF[31]
    A20                  OBUF (Prop_obuf_I_O)         2.632    20.004 r  s_OBUF[31]_inst/O
                         net (fo=0)                   0.000    20.004    s[31]
    A20                                                               r  s[31] (OUT)
  -------------------------------------------------------------------    -------------------




