// Seed: 637397279
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  inout wire _id_4;
  output reg id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  always @* begin : LABEL_0
    id_3 <= "";
    $signed(99);
    ;
  end
  parameter id_7 = -1'b0;
  assign id_5 = id_1;
  assign id_6[1+id_4&-1'd0] = id_4;
  localparam id_8 = -1'd0 <= {id_7{-1}};
  wire [id_4 : -1  +  -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
