DECL|I2C_FIFO_CFG_RX_MASTER_DMA|macro|I2C_FIFO_CFG_RX_MASTER_DMA
DECL|I2C_FIFO_CFG_RX_MASTER|macro|I2C_FIFO_CFG_RX_MASTER
DECL|I2C_FIFO_CFG_RX_NO_TRIG|macro|I2C_FIFO_CFG_RX_NO_TRIG
DECL|I2C_FIFO_CFG_RX_SLAVE_DMA|macro|I2C_FIFO_CFG_RX_SLAVE_DMA
DECL|I2C_FIFO_CFG_RX_SLAVE|macro|I2C_FIFO_CFG_RX_SLAVE
DECL|I2C_FIFO_CFG_RX_TRIG_1|macro|I2C_FIFO_CFG_RX_TRIG_1
DECL|I2C_FIFO_CFG_RX_TRIG_2|macro|I2C_FIFO_CFG_RX_TRIG_2
DECL|I2C_FIFO_CFG_RX_TRIG_3|macro|I2C_FIFO_CFG_RX_TRIG_3
DECL|I2C_FIFO_CFG_RX_TRIG_4|macro|I2C_FIFO_CFG_RX_TRIG_4
DECL|I2C_FIFO_CFG_RX_TRIG_5|macro|I2C_FIFO_CFG_RX_TRIG_5
DECL|I2C_FIFO_CFG_RX_TRIG_6|macro|I2C_FIFO_CFG_RX_TRIG_6
DECL|I2C_FIFO_CFG_RX_TRIG_7|macro|I2C_FIFO_CFG_RX_TRIG_7
DECL|I2C_FIFO_CFG_RX_TRIG_8|macro|I2C_FIFO_CFG_RX_TRIG_8
DECL|I2C_FIFO_CFG_TX_MASTER_DMA|macro|I2C_FIFO_CFG_TX_MASTER_DMA
DECL|I2C_FIFO_CFG_TX_MASTER|macro|I2C_FIFO_CFG_TX_MASTER
DECL|I2C_FIFO_CFG_TX_NO_TRIG|macro|I2C_FIFO_CFG_TX_NO_TRIG
DECL|I2C_FIFO_CFG_TX_SLAVE_DMA|macro|I2C_FIFO_CFG_TX_SLAVE_DMA
DECL|I2C_FIFO_CFG_TX_SLAVE|macro|I2C_FIFO_CFG_TX_SLAVE
DECL|I2C_FIFO_CFG_TX_TRIG_1|macro|I2C_FIFO_CFG_TX_TRIG_1
DECL|I2C_FIFO_CFG_TX_TRIG_2|macro|I2C_FIFO_CFG_TX_TRIG_2
DECL|I2C_FIFO_CFG_TX_TRIG_3|macro|I2C_FIFO_CFG_TX_TRIG_3
DECL|I2C_FIFO_CFG_TX_TRIG_4|macro|I2C_FIFO_CFG_TX_TRIG_4
DECL|I2C_FIFO_CFG_TX_TRIG_5|macro|I2C_FIFO_CFG_TX_TRIG_5
DECL|I2C_FIFO_CFG_TX_TRIG_6|macro|I2C_FIFO_CFG_TX_TRIG_6
DECL|I2C_FIFO_CFG_TX_TRIG_7|macro|I2C_FIFO_CFG_TX_TRIG_7
DECL|I2C_FIFO_CFG_TX_TRIG_8|macro|I2C_FIFO_CFG_TX_TRIG_8
DECL|I2C_FIFO_RX_BELOW_TRIG_LEVEL|macro|I2C_FIFO_RX_BELOW_TRIG_LEVEL
DECL|I2C_FIFO_RX_EMPTY|macro|I2C_FIFO_RX_EMPTY
DECL|I2C_FIFO_RX_FULL|macro|I2C_FIFO_RX_FULL
DECL|I2C_FIFO_TX_BELOW_TRIG_LEVEL|macro|I2C_FIFO_TX_BELOW_TRIG_LEVEL
DECL|I2C_FIFO_TX_EMPTY|macro|I2C_FIFO_TX_EMPTY
DECL|I2C_FIFO_TX_FULL|macro|I2C_FIFO_TX_FULL
DECL|I2C_INT_MASTER|macro|I2C_INT_MASTER
DECL|I2C_INT_SLAVE|macro|I2C_INT_SLAVE
DECL|I2C_MASTER_CMD_BURST_RECEIVE_CONT|macro|I2C_MASTER_CMD_BURST_RECEIVE_CONT
DECL|I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP|macro|I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP
DECL|I2C_MASTER_CMD_BURST_RECEIVE_FINISH|macro|I2C_MASTER_CMD_BURST_RECEIVE_FINISH
DECL|I2C_MASTER_CMD_BURST_RECEIVE_START|macro|I2C_MASTER_CMD_BURST_RECEIVE_START
DECL|I2C_MASTER_CMD_BURST_SEND_CONT|macro|I2C_MASTER_CMD_BURST_SEND_CONT
DECL|I2C_MASTER_CMD_BURST_SEND_ERROR_STOP|macro|I2C_MASTER_CMD_BURST_SEND_ERROR_STOP
DECL|I2C_MASTER_CMD_BURST_SEND_FINISH|macro|I2C_MASTER_CMD_BURST_SEND_FINISH
DECL|I2C_MASTER_CMD_BURST_SEND_START|macro|I2C_MASTER_CMD_BURST_SEND_START
DECL|I2C_MASTER_CMD_BURST_SEND_STOP|macro|I2C_MASTER_CMD_BURST_SEND_STOP
DECL|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT|macro|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT
DECL|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP|macro|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP
DECL|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH|macro|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH
DECL|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START|macro|I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START
DECL|I2C_MASTER_CMD_FIFO_BURST_SEND_CONT|macro|I2C_MASTER_CMD_FIFO_BURST_SEND_CONT
DECL|I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP|macro|I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP
DECL|I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH|macro|I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH
DECL|I2C_MASTER_CMD_FIFO_BURST_SEND_START|macro|I2C_MASTER_CMD_FIFO_BURST_SEND_START
DECL|I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE|macro|I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE
DECL|I2C_MASTER_CMD_FIFO_SINGLE_SEND|macro|I2C_MASTER_CMD_FIFO_SINGLE_SEND
DECL|I2C_MASTER_CMD_HS_MASTER_CODE_SEND|macro|I2C_MASTER_CMD_HS_MASTER_CODE_SEND
DECL|I2C_MASTER_CMD_QUICK_COMMAND|macro|I2C_MASTER_CMD_QUICK_COMMAND
DECL|I2C_MASTER_CMD_SINGLE_RECEIVE|macro|I2C_MASTER_CMD_SINGLE_RECEIVE
DECL|I2C_MASTER_CMD_SINGLE_SEND|macro|I2C_MASTER_CMD_SINGLE_SEND
DECL|I2C_MASTER_ERR_ADDR_ACK|macro|I2C_MASTER_ERR_ADDR_ACK
DECL|I2C_MASTER_ERR_ARB_LOST|macro|I2C_MASTER_ERR_ARB_LOST
DECL|I2C_MASTER_ERR_CLK_TOUT|macro|I2C_MASTER_ERR_CLK_TOUT
DECL|I2C_MASTER_ERR_DATA_ACK|macro|I2C_MASTER_ERR_DATA_ACK
DECL|I2C_MASTER_ERR_NONE|macro|I2C_MASTER_ERR_NONE
DECL|I2C_MASTER_GLITCH_FILTER_16|macro|I2C_MASTER_GLITCH_FILTER_16
DECL|I2C_MASTER_GLITCH_FILTER_1|macro|I2C_MASTER_GLITCH_FILTER_1
DECL|I2C_MASTER_GLITCH_FILTER_2|macro|I2C_MASTER_GLITCH_FILTER_2
DECL|I2C_MASTER_GLITCH_FILTER_32|macro|I2C_MASTER_GLITCH_FILTER_32
DECL|I2C_MASTER_GLITCH_FILTER_3|macro|I2C_MASTER_GLITCH_FILTER_3
DECL|I2C_MASTER_GLITCH_FILTER_4|macro|I2C_MASTER_GLITCH_FILTER_4
DECL|I2C_MASTER_GLITCH_FILTER_8|macro|I2C_MASTER_GLITCH_FILTER_8
DECL|I2C_MASTER_GLITCH_FILTER_DISABLED|macro|I2C_MASTER_GLITCH_FILTER_DISABLED
DECL|I2C_MASTER_INT_ARB_LOST|macro|I2C_MASTER_INT_ARB_LOST
DECL|I2C_MASTER_INT_DATA|macro|I2C_MASTER_INT_DATA
DECL|I2C_MASTER_INT_NACK|macro|I2C_MASTER_INT_NACK
DECL|I2C_MASTER_INT_RX_DMA_DONE|macro|I2C_MASTER_INT_RX_DMA_DONE
DECL|I2C_MASTER_INT_RX_FIFO_FULL|macro|I2C_MASTER_INT_RX_FIFO_FULL
DECL|I2C_MASTER_INT_RX_FIFO_REQ|macro|I2C_MASTER_INT_RX_FIFO_REQ
DECL|I2C_MASTER_INT_START|macro|I2C_MASTER_INT_START
DECL|I2C_MASTER_INT_STOP|macro|I2C_MASTER_INT_STOP
DECL|I2C_MASTER_INT_TIMEOUT|macro|I2C_MASTER_INT_TIMEOUT
DECL|I2C_MASTER_INT_TX_DMA_DONE|macro|I2C_MASTER_INT_TX_DMA_DONE
DECL|I2C_MASTER_INT_TX_FIFO_EMPTY|macro|I2C_MASTER_INT_TX_FIFO_EMPTY
DECL|I2C_MASTER_INT_TX_FIFO_REQ|macro|I2C_MASTER_INT_TX_FIFO_REQ
DECL|I2C_MASTER_MAX_RETRIES|macro|I2C_MASTER_MAX_RETRIES
DECL|I2C_SLAVE_ACT_NONE|macro|I2C_SLAVE_ACT_NONE
DECL|I2C_SLAVE_ACT_OWN2SEL|macro|I2C_SLAVE_ACT_OWN2SEL
DECL|I2C_SLAVE_ACT_QCMD_DATA|macro|I2C_SLAVE_ACT_QCMD_DATA
DECL|I2C_SLAVE_ACT_QCMD|macro|I2C_SLAVE_ACT_QCMD
DECL|I2C_SLAVE_ACT_RREQ_FBR|macro|I2C_SLAVE_ACT_RREQ_FBR
DECL|I2C_SLAVE_ACT_RREQ|macro|I2C_SLAVE_ACT_RREQ
DECL|I2C_SLAVE_ACT_TREQ|macro|I2C_SLAVE_ACT_TREQ
DECL|I2C_SLAVE_INT_DATA|macro|I2C_SLAVE_INT_DATA
DECL|I2C_SLAVE_INT_RX_DMA_DONE|macro|I2C_SLAVE_INT_RX_DMA_DONE
DECL|I2C_SLAVE_INT_RX_FIFO_FULL|macro|I2C_SLAVE_INT_RX_FIFO_FULL
DECL|I2C_SLAVE_INT_RX_FIFO_REQ|macro|I2C_SLAVE_INT_RX_FIFO_REQ
DECL|I2C_SLAVE_INT_START|macro|I2C_SLAVE_INT_START
DECL|I2C_SLAVE_INT_STOP|macro|I2C_SLAVE_INT_STOP
DECL|I2C_SLAVE_INT_TX_DMA_DONE|macro|I2C_SLAVE_INT_TX_DMA_DONE
DECL|I2C_SLAVE_INT_TX_FIFO_EMPTY|macro|I2C_SLAVE_INT_TX_FIFO_EMPTY
DECL|I2C_SLAVE_INT_TX_FIFO_REQ|macro|I2C_SLAVE_INT_TX_FIFO_REQ
DECL|I2C_SLAVE_RX_FIFO_ENABLE|macro|I2C_SLAVE_RX_FIFO_ENABLE
DECL|I2C_SLAVE_TX_FIFO_ENABLE|macro|I2C_SLAVE_TX_FIFO_ENABLE
DECL|__DRIVERLIB_I2C_H__|macro|__DRIVERLIB_I2C_H__
