// Seed: 3840685299
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    output supply0 id_12,
    output uwire id_13,
    input wire id_14,
    output tri id_15,
    input uwire id_16,
    output wor id_17,
    input tri id_18,
    input wand id_19,
    input wand id_20,
    output uwire id_21,
    input tri id_22,
    output uwire id_23,
    output supply1 id_24,
    output tri id_25,
    input wire id_26,
    input uwire id_27,
    input tri0 id_28,
    input supply1 void id_29,
    input wire id_30,
    output wire id_31,
    input wor id_32,
    input tri0 id_33,
    input tri id_34
);
  assign id_25 = id_10;
  wire id_36, id_37;
  wire id_38;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign modCall_1.type_5 = 0;
  pmos (id_17, (id_11), 1'b0, 1);
endmodule
