// Seed: 1035539529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7 = id_4, id_8;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6,
    output tri id_7,
    input uwire id_8,
    input wor id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    input supply1 id_15,
    input wor id_16,
    output wire id_17,
    output wor id_18,
    output supply1 id_19,
    input tri id_20,
    input tri0 id_21,
    output tri id_22,
    input tri1 id_23
    , id_53,
    input wire id_24,
    input wire id_25,
    output tri id_26,
    input tri1 id_27,
    input tri0 id_28,
    input supply1 id_29,
    output wire id_30,
    input wire id_31,
    input wire id_32,
    input wor id_33,
    input supply1 id_34,
    output tri id_35,
    output wand id_36,
    input wire id_37,
    output supply1 id_38,
    input supply1 id_39,
    input supply0 id_40,
    input uwire id_41,
    output supply0 id_42,
    output tri0 id_43,
    input tri0 id_44,
    input wire id_45,
    input wand id_46,
    input wire id_47,
    input tri0 module_1,
    output wand id_49,
    output tri1 id_50,
    output tri0 id_51
);
  wire id_54;
  module_0(
      id_54, id_54, id_53, id_54, id_53, id_54
  );
endmodule
