;redcode
;assert 1
	SPL 80, <-4
	SPL -7, <-0
	MOV -506, -20
	SLT 721, 0
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	MOV -7, <-20
	DJN -1, @-20
	SPL -7, #-20
	SPL 80, <-4
	ADD 3, @20
	SUB @117, 109
	DJN -1, @-20
	SUB @121, 103
	SPL 0, <-2
	MOV -7, <-20
	SUB @117, 709
	ADD @117, 109
	SPL -7, #-20
	ADD 110, 9
	SUB @127, 106
	SPL 0, <-2
	ADD 3, @20
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-8
	SUB @117, 709
	SUB @127, 106
	SUB @127, 106
	SPL -7, <-20
	SUB @117, 109
	SUB @117, 109
	SUB @137, 109
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SPL -7, #-20
	DJN -1, @-20
	MOV 1, <-1
	MOV -7, <-20
	SPL -7, <-20
	SLT 721, 6
	MOV -7, <-20
	MOV 1, <-1
	SPL 80, <-4
	SPL 80, <-4
	SPL -7, <-0
	SPL -7, <-20
	SPL -7, <-0
