

================================================================
== Synthesis Summary Report of 'clu'
================================================================
+ General Information: 
    * Date:           Wed Dec 21 16:46:19 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        clu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |             |     |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |+ clu                                                |  Timing|  -0.80|        -|          -|         -|        -|     -|        no|     -|  1 (~0%)|  5916 (5%)|  10791 (20%)|    -|
    | o VITIS_LOOP_275_1                                  |       -|   7.30|        -|          -|         -|        -|     -|        no|     -|        -|          -|            -|    -|
    |  + recvFrame_logic_1                                |       -|   0.00|        -|          -|         -|        -|     -|        no|     -|  1 (~0%)|  1675 (1%)|    3479 (6%)|    -|
    |   + recvFrame_logic_1_Pipeline_1                    |       -|   4.48|       94|    940.000|         -|       94|     -|        no|     -|        -|    9 (~0%)|     37 (~0%)|    -|
    |    o Loop 1                                         |       -|   7.30|       92|    920.000|         1|        1|    92|       yes|     -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2     |       -|   0.00|        -|          -|         -|        -|     -|        no|     -|        -|  243 (~0%)|    433 (~0%)|    -|
    |    o VITIS_LOOP_219_2                               |      II|   7.30|        -|          -|        12|        2|     -|       yes|     -|        -|          -|            -|    -|
    |   + recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1     |       -|   0.00|       42|    420.000|         -|       42|     -|        no|     -|        -|  159 (~0%)|    327 (~0%)|    -|
    |    o VITIS_LOOP_205_1                               |      II|   7.30|       40|    400.000|        11|        2|    16|       yes|     -|        -|          -|            -|    -|
    |   + write_ddr_1                                     |       -|   0.00|      247|  2.470e+03|         -|      247|     -|        no|     -|  1 (~0%)|  833 (~0%)|    1354 (2%)|    -|
    |    + write_ddr_1_Pipeline_1                         |       -|   0.00|       95|    950.000|         -|       95|     -|        no|     -|        -|   20 (~0%)|     58 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|       93|    930.000|         3|        1|    92|       yes|     -|        -|          -|            -|    -|
    |    + write_ddr_1_Pipeline_2                         |       -|   0.00|        6|     60.000|         -|        6|     -|        no|     -|        -|   14 (~0%)|     71 (~0%)|    -|
    |     o Loop 1                                        |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|     -|        -|          -|            -|    -|
    |    o Loop 1                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    | o VITIS_LOOP_256_1                                  |       -|   7.30|        -|          -|         -|        -|     -|        no|     -|        -|          -|            -|    -|
    |  + single_lin_process_1                             |  Timing|  -0.80|        -|          -|         -|        -|     -|        no|     -|        -|  1252 (1%)|    1986 (3%)|    -|
    |   + single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |       -|   0.00|        -|          -|         -|        -|     -|        no|     -|        -|  133 (~0%)|     99 (~0%)|    -|
    |    o VITIS_LOOP_176_1                               |       -|   7.30|        -|          -|        10|        1|     -|       yes|     -|        -|          -|            -|    -|
    |   + write_lin_ddr_1                                 |       -|   0.00|      235|  2.350e+03|         -|      235|     -|        no|     -|        -|  757 (~0%)|    1046 (1%)|    -|
    |    o Loop 1                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    |    o Loop 2                                         |       -|   7.30|       84|    840.000|         3|        -|    28|        no|     -|        -|          -|            -|    -|
    |    o Loop 3                                         |       -|   7.30|        8|     80.000|         2|        -|     4|        no|     -|        -|          -|            -|    -|
    |   o Loop 1                                          |       -|   7.30|       28|    280.000|         1|        -|    28|        no|     -|        -|          -|            -|    -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_can_addr  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_lin_addr  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_ps_ddr    | 8 -> 8     | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_uart_addr | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------+------------+---------------+--------+----------+
| Interface | Data Width | Address Width | Offset | Register |
+-----------+------------+---------------+--------+----------+
| s_axi_EN  | 32         | 7             | 16     | 0        |
+-----------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_EN  | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_EN  | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_EN  | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_EN  | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_EN  | can_ptr           | 0x10   | 32    | W      | Data signal of can_ptr           |                                                                      |
| s_axi_EN  | uart_ptr          | 0x18   | 32    | W      | Data signal of uart_ptr          |                                                                      |
| s_axi_EN  | lin_ptr           | 0x20   | 32    | W      | Data signal of lin_ptr           |                                                                      |
| s_axi_EN  | received_can      | 0x28   | 32    | R      | Data signal of received_can      |                                                                      |
| s_axi_EN  | received_can_ctrl | 0x2c   | 32    | R      | Control signal of received_can   | 0=received_can_ap_vld                                                |
| s_axi_EN  | received_uart     | 0x30   | 32    | W      | Data signal of received_uart     |                                                                      |
| s_axi_EN  | received_lin      | 0x38   | 32    | R      | Data signal of received_lin      |                                                                      |
| s_axi_EN  | received_lin_ctrl | 0x3c   | 32    | R      | Control signal of received_lin   | 0=received_lin_ap_vld                                                |
| s_axi_EN  | can_en            | 0x40   | 32    | W      | Data signal of can_en            |                                                                      |
| s_axi_EN  | uart_en           | 0x48   | 32    | W      | Data signal of uart_en           |                                                                      |
| s_axi_EN  | lin_en            | 0x50   | 32    | W      | Data signal of lin_en            |                                                                      |
| s_axi_EN  | can_ddr           | 0x58   | 32    | W      | Data signal of can_ddr           |                                                                      |
| s_axi_EN  | uart_ddr          | 0x60   | 32    | W      | Data signal of uart_ddr          |                                                                      |
| s_axi_EN  | lin_ddr           | 0x68   | 32    | W      | Data signal of lin_ddr           |                                                                      |
+-----------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| timestamp | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------+
| Argument      | Direction | Datatype      |
+---------------+-----------+---------------+
| can_ptr       | inout     | pointer       |
| uart_ptr      | unused    | pointer       |
| lin_ptr       | inout     | pointer       |
| received_can  | out       | pointer       |
| received_uart | unused    | pointer       |
| received_lin  | out       | pointer       |
| can_en        | in        | int*          |
| uart_en       | unused    | char*         |
| lin_en        | in        | int*          |
| can_ddr       | inout     | pointer       |
| uart_ddr      | inout     | pointer       |
| lin_ddr       | inout     | pointer       |
| timestamp     | in        | long long int |
+---------------+-----------+---------------+

* SW-to-HW Mapping
+---------------+-----------------+-----------+----------+---------------------------------------------+
| Argument      | HW Interface    | HW Type   | HW Usage | HW Info                                     |
+---------------+-----------------+-----------+----------+---------------------------------------------+
| can_ptr       | m_axi_can_addr  | interface |          |                                             |
| can_ptr       | s_axi_EN        | register  | offset   | name=can_ptr offset=0x10 range=32           |
| uart_ptr      | m_axi_uart_addr | interface |          |                                             |
| uart_ptr      | s_axi_EN        | register  | offset   | name=uart_ptr offset=0x18 range=32          |
| lin_ptr       | m_axi_lin_addr  | interface |          |                                             |
| lin_ptr       | s_axi_EN        | register  | offset   | name=lin_ptr offset=0x20 range=32           |
| received_can  | s_axi_EN        | register  |          | name=received_can offset=0x28 range=32      |
| received_can  | s_axi_EN        | register  |          | name=received_can_ctrl offset=0x2c range=32 |
| received_uart | s_axi_EN        | register  |          | name=received_uart offset=0x30 range=32     |
| received_lin  | s_axi_EN        | register  |          | name=received_lin offset=0x38 range=32      |
| received_lin  | s_axi_EN        | register  |          | name=received_lin_ctrl offset=0x3c range=32 |
| can_en        | s_axi_EN        | register  |          | name=can_en offset=0x40 range=32            |
| uart_en       | s_axi_EN        | register  |          | name=uart_en offset=0x48 range=32           |
| lin_en        | s_axi_EN        | register  |          | name=lin_en offset=0x50 range=32            |
| can_ddr       | m_axi_ps_ddr    | interface |          |                                             |
| can_ddr       | s_axi_EN        | register  | offset   | name=can_ddr offset=0x58 range=32           |
| uart_ddr      | m_axi_ps_ddr    | interface |          |                                             |
| uart_ddr      | s_axi_EN        | register  | offset   | name=uart_ddr offset=0x60 range=32          |
| lin_ddr       | m_axi_ps_ddr    | interface |          |                                             |
| lin_ddr       | s_axi_EN        | register  | offset   | name=lin_ddr offset=0x68 range=32           |
| timestamp     | timestamp       | port      |          |                                             |
+---------------+-----------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+--------------+
| HW Interface | Loop      | Direction | Length | Width | Location     |
+--------------+-----------+-----------+--------+-------+--------------+
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | can.c:103:2  |
| m_axi_ps_ddr | anonymous | write     | 92     | 8     | can.c:126:3  |
| m_axi_ps_ddr | anonymous | write     | 4      | 8     | clu.c:17:2   |
| m_axi_ps_ddr | anonymous | read      | 28     | 8     | dlin.c:98:2  |
| m_axi_ps_ddr | anonymous | write     | 28     | 8     | dlin.c:120:3 |
+--------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| HW Interface   | Variable   | Loop      | Problem                                                                                              | Resolution | Location      |
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+
| m_axi_ps_ddr   | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:120:21  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:150:15  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:173:14  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:207:14  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:220:14  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:233:12  |
| m_axi_can_addr | canbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:235:26  |
| m_axi_can_addr | can_ptr    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | can.c:248:16  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:87:29  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_lin_addr | linbase    |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:81:24  |
| m_axi_ps_ddr   | ddr_header |           | Volatile or Atomic access cannot be transformed                                                      | 214-227    | dlin.c:115:21 |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:126:3   |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | can.c:103:2   |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | clu.c:17:2    |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:120:3  |
| m_axi_ps_ddr   | ddr_header | anonymous | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | dlin.c:98:2   |
+----------------+------------+-----------+------------------------------------------------------------------------------------------------------+------------+---------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + clu                                              | 1   |        |             |     |        |         |
|   lin_nr_2_fu_343_p2                               | -   |        | lin_nr_2    | add | fabric | 0       |
|   linbase_mod_fu_382_p2                            | -   |        | linbase_mod | add | fabric | 0       |
|   add_ln275_fu_403_p2                              | -   |        | add_ln275   | add | fabric | 0       |
|   canaddr_mod_fu_442_p2                            | -   |        | canaddr_mod | add | fabric | 0       |
|   add_ln248_fu_457_p2                              | -   |        | add_ln248   | add | fabric | 0       |
|  + single_lin_process_1                            | 0   |        |             |     |        |         |
|    empty_66_fu_481_p2                              | -   |        | empty_66    | add | fabric | 0       |
|    add_ln81_fu_497_p2                              | -   |        | add_ln81    | add | fabric | 0       |
|    add_ln81_1_fu_530_p2                            | -   |        | add_ln81_1  | add | fabric | 0       |
|    grp_fu_444_p2                                   | -   |        | add_ln87    | add | fabric | 0       |
|    grp_fu_444_p2                                   | -   |        | add_ln87_1  | add | fabric | 0       |
|    add_ln176_fu_655_p2                             | -   |        | add_ln176   | add | fabric | 0       |
|    add_ln193_fu_730_p2                             | -   |        | add_ln193   | add | fabric | 0       |
|    received_lin                                    | -   |        | add_ln200   | add | fabric | 0       |
|   + single_lin_process_1_Pipeline_VITIS_LOOP_176_1 | 0   |        |             |     |        |         |
|     add_ln176_1_fu_117_p2                          | -   |        | add_ln176_1 | add | fabric | 0       |
|   + write_lin_ddr_1                                | 0   |        |             |     |        |         |
|     empty_46_fu_360_p2                             | -   |        | empty_46    | add | fabric | 0       |
|     grp_fu_403_p0                                  | -   |        | add_ln111   | add | fabric | 0       |
|     sub_ln120_fu_459_p2                            | -   |        | sub_ln120   | sub | fabric | 0       |
|     empty_49_fu_507_p2                             | -   |        | empty_49    | add | fabric | 0       |
|     add_ln17_fu_523_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     empty_53_fu_578_p2                             | -   |        | empty_53    | add | fabric | 0       |
|     add_ln114_fu_611_p2                            | -   |        | add_ln114   | add | fabric | 0       |
|     add_ln115_1_fu_623_p2                          | -   |        | add_ln115_1 | add | fabric | 0       |
|     add_ln115_fu_487_p2                            | -   |        | add_ln115   | add | fabric | 0       |
|  + recvFrame_logic_1                               | 1   |        |             |     |        |         |
|    add_ln150_2_fu_577_p2                           | -   |        | add_ln150_2 | add | fabric | 0       |
|    add_ln150_fu_583_p2                             | -   |        | add_ln150   | add | fabric | 0       |
|    add_ln150_1_fu_611_p2                           | -   |        | add_ln150_1 | add | fabric | 0       |
|    add_ln173_fu_637_p2                             | -   |        | add_ln173   | add | fabric | 0       |
|    add_ln173_1_fu_664_p2                           | -   |        | add_ln173_1 | add | fabric | 0       |
|    id_can_fu_769_p2                                | -   |        | id_can      | add | fabric | 0       |
|    add_ln196_fu_1201_p2                            | -   |        | add_ln196   | add | fabric | 0       |
|    add115_fu_1212_p2                               | -   |        | add115      | add | fabric | 0       |
|    add_ln205_fu_1223_p2                            | -   |        | add_ln205   | add | fabric | 0       |
|    add_ln205_1_fu_1274_p2                          | -   |        | add_ln205_1 | add | fabric | 0       |
|    received_can                                    | -   |        | add_ln230   | add | fabric | 0       |
|    add_ln233_fu_1256_p2                            | -   |        | add_ln233   | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_1                   | 0   |        |             |     |        |         |
|     empty_68_fu_56_p2                              | -   |        | empty_68    | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2    | 0   |        |             |     |        |         |
|     add_ln221_fu_190_p2                            | -   |        | add_ln221   | add | fabric | 0       |
|     sub_ln221_fu_203_p2                            | -   |        | sub_ln221   | sub | fabric | 0       |
|     sub_ln221_1_fu_218_p2                          | -   |        | sub_ln221_1 | sub | fabric | 0       |
|     add_ln220_fu_249_p2                            | -   |        | add_ln220   | add | fabric | 0       |
|     add_ln222_fu_325_p2                            | -   |        | add_ln222   | add | fabric | 0       |
|     add_ln223_fu_336_p2                            | -   |        | add_ln223   | add | fabric | 0       |
|     add_ln224_fu_358_p2                            | -   |        | add_ln224   | add | fabric | 0       |
|     add_ln225_fu_368_p2                            | -   |        | add_ln225   | add | fabric | 0       |
|     add_ln226_fu_347_p2                            | -   |        | add_ln226   | add | fabric | 0       |
|     Len_3_fu_264_p2                                | -   |        | Len_3       | add | fabric | 0       |
|   + recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1    | 0   |        |             |     |        |         |
|     DwIndex_2_fu_192_p2                            | -   |        | DwIndex_2   | add | fabric | 0       |
|     add_ln209_fu_288_p2                            | -   |        | add_ln209   | add | fabric | 0       |
|     add_ln210_fu_299_p2                            | -   |        | add_ln210   | add | fabric | 0       |
|     add_ln211_fu_321_p2                            | -   |        | add_ln211   | add | fabric | 0       |
|     add_ln212_fu_331_p2                            | -   |        | add_ln212   | add | fabric | 0       |
|     add_ln213_fu_310_p2                            | -   |        | add_ln213   | add | fabric | 0       |
|   + write_ddr_1                                    | 1   |        |             |     |        |         |
|     empty_60_fu_323_p2                             | -   |        | empty_60    | add | fabric | 0       |
|     grp_fu_364_p0                                  | -   |        | add_ln116   | add | fabric | 0       |
|     mul_32s_8ns_32_1_1_U44                         | 1   |        | mul_ln126   | mul | auto   | 0       |
|     add_ln17_fu_420_p2                             | -   |        | add_ln17    | add | fabric | 0       |
|     add_ln119_fu_473_p2                            | -   |        | add_ln119   | add | fabric | 0       |
|     add_ln120_2_fu_485_p2                          | -   |        | add_ln120_2 | add | fabric | 0       |
|     add_ln120_fu_393_p2                            | -   |        | add_ln120   | add | fabric | 0       |
|    + write_ddr_1_Pipeline_1                        | 0   |        |             |     |        |         |
|      empty_58_fu_97_p2                             | -   |        | empty_58    | add | fabric | 0       |
|    + write_ddr_1_Pipeline_2                        | 0   |        |             |     |        |         |
|      empty_56_fu_118_p2                            | -   |        | empty_56    | add | fabric | 0       |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+
| + clu                         | 0    | 0    |        |                         |         |      |         |
|  + single_lin_process_1       | 0    | 0    |        |                         |         |      |         |
|    lin_frame_U                | -    | -    |        | lin_frame               | ram_t2p | auto | 1       |
|    PLIN_Ctrl_run_state_U      | -    | -    |        | PLIN_Ctrl_run_state     | ram_1p  | auto | 1       |
|   + write_lin_ddr_1           | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
|  + recvFrame_logic_1          | 0    | 0    |        |                         |         |      |         |
|    can_frame_U                | -    | -    |        | can_frame               | ram_t2p | auto | 1       |
|   + write_ddr_1               | 0    | 0    |        |                         |         |      |         |
|     ringbuffer_header_bytes_U | -    | -    |        | ringbuffer_header_bytes | ram_s2p | auto | 1       |
+-------------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| Type      | Options                 | Location                   | Messages                                                                                                    |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+
| interface | port=timestamp register | clu.c:29 in clu, timestamp | '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' |
+-----------+-------------------------+----------------------------+-------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+----------------------------------------------------------------+--------------------------------+
| Type      | Options                                                        | Location                       |
+-----------+----------------------------------------------------------------+--------------------------------+
| interface | mode=s_axilite bundle=EN port=return                           | clu.c:30 in clu, return        |
| interface | mode=s_axilite bundle=EN port=can_ptr                          | clu.c:33 in clu, can_ptr       |
| interface | mode=m_axi bundle=can_addr depth=1 port=can_ptr offset=slave   | clu.c:34 in clu, can_ptr       |
| interface | mode=s_axilite bundle=EN port=can_ddr offset=0x58              | clu.c:35 in clu, can_ddr       |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=can_ddr offset=slave    | clu.c:36 in clu, can_ddr       |
| interface | mode=s_axilite bundle=EN port=can_en offset=0x40               | clu.c:37 in clu, can_en        |
| interface | mode=s_axilite bundle=EN port=received_can offset=0x28         | clu.c:38 in clu, received_can  |
| interface | mode=s_axilite bundle=EN port=uart_ptr                         | clu.c:41 in clu, uart_ptr      |
| interface | mode=m_axi bundle=uart_addr depth=1 port=uart_ptr offset=slave | clu.c:42 in clu, uart_ptr      |
| interface | mode=s_axilite bundle=EN port=uart_ddr offset=0x60             | clu.c:43 in clu, uart_ddr      |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=uart_ddr offset=slave   | clu.c:44 in clu, uart_ddr      |
| interface | mode=s_axilite bundle=EN port=uart_en offset=0x48              | clu.c:45 in clu, uart_en       |
| interface | mode=s_axilite bundle=EN port=received_uart offset=0x30        | clu.c:46 in clu, received_uart |
| interface | mode=s_axilite bundle=EN port=lin_ptr                          | clu.c:49 in clu, lin_ptr       |
| interface | mode=m_axi bundle=lin_addr depth=1 port=lin_ptr offset=slave   | clu.c:50 in clu, lin_ptr       |
| interface | mode=s_axilite bundle=EN port=lin_ddr offset=0x68              | clu.c:51 in clu, lin_ddr       |
| interface | mode=m_axi bundle=ps_ddr depth=10 port=lin_ddr offset=slave    | clu.c:52 in clu, lin_ddr       |
| interface | mode=s_axilite bundle=EN port=lin_en offset=0x50               | clu.c:53 in clu, lin_en        |
| interface | mode=s_axilite bundle=EN port=received_lin offset=0x38         | clu.c:54 in clu, received_lin  |
+-----------+----------------------------------------------------------------+--------------------------------+


