<stg><name>edgetracing_accel_Pipeline_WR_FIN_PIPE</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pixel_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixel_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %bit = alloca i32 1

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_dst2_data, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %packcols_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %packcols_1

]]></Node>
<StgValue><ssdm name="packcols_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %tmp_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %bit

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i9 0, i9 %pixel_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i3 0, i3 %id_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body191.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body191.i.i:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body191.i.i:1 %icmp_ln433 = icmp_eq  i8 %j_1, i8 %tmp_7_read

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body191.i.i:2 %j_2 = add i8 %j_1, i8 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body191.i.i:3 %br_ln433 = br i1 %icmp_ln433, void %for.body191.i.i.split_ifconv, void %for.cond.cleanup190.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:0 %id_V_load = load i3 %id_V

]]></Node>
<StgValue><ssdm name="id_V_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:1 %pixel_V_load = load i9 %pixel_V

]]></Node>
<StgValue><ssdm name="pixel_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body191.i.i.split_ifconv:6 %icmp_ln1019 = icmp_eq  i3 %id_V_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body191.i.i.split_ifconv:7 %pixel_V_1 = add i9 %pixel_V_load, i9 1

]]></Node>
<StgValue><ssdm name="pixel_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.body191.i.i.split_ifconv:8 %pixel_V_2 = select i1 %icmp_ln1019, i9 %pixel_V_1, i9 %pixel_V_load

]]></Node>
<StgValue><ssdm name="pixel_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
for.body191.i.i.split_ifconv:10 %conv_i_i_i = zext i9 %pixel_V_2

]]></Node>
<StgValue><ssdm name="conv_i_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:11 %oBuff_V_addr = getelementptr i64 %oBuff_V, i64 0, i64 %conv_i_i_i

]]></Node>
<StgValue><ssdm name="oBuff_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:12 %p_Val2_s = load i6 %oBuff_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body191.i.i.split_ifconv:69 %add_ln840 = add i3 %id_V_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body191.i.i.split_ifconv:70 %id_V_1 = select i1 %icmp_ln1019, i3 1, i3 %add_ln840

]]></Node>
<StgValue><ssdm name="id_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:71 %icmp_ln452 = icmp_ult  i8 %j_1, i8 %packcols_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln452"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:72 %br_ln452 = br i1 %icmp_ln452, void %if.end235.i.i, void %if.then228.i.i

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end235.i.i:2 %store_ln433 = store i8 %j_2, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end235.i.i:3 %store_ln433 = store i9 %pixel_V_2, i9 %pixel_V

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end235.i.i:4 %store_ln433 = store i3 %id_V_1, i3 %id_V

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
for.cond.cleanup190.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:2 %bit_load = load i32 %bit

]]></Node>
<StgValue><ssdm name="bit_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:3 %specpipeline_ln436 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln436"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:4 %speclooptripcount_ln435 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln435"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body191.i.i.split_ifconv:5 %specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln414"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:9 %bit_1 = select i1 %icmp_ln1019, i32 0, i32 %bit_load

]]></Node>
<StgValue><ssdm name="bit_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:12 %p_Val2_s = load i6 %oBuff_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:13 %trunc_ln628 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:14 %zext_ln628 = zext i6 %trunc_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:15 %lshr_ln628 = lshr i64 %p_Val2_s, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:16 %pix = trunc i64 %lshr_ln628

]]></Node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:17 %icmp_ln1019_2 = icmp_eq  i2 %pix, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:18 %select_ln1019 = select i1 %icmp_ln1019_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:19 %trunc_ln444 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:20 %add_ln628 = add i6 %trunc_ln444, i6 2

]]></Node>
<StgValue><ssdm name="add_ln628"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:21 %zext_ln628_1 = zext i6 %add_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:22 %lshr_ln628_1 = lshr i64 %p_Val2_s, i64 %zext_ln628_1

]]></Node>
<StgValue><ssdm name="lshr_ln628_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:23 %pix_1 = trunc i64 %lshr_ln628_1

]]></Node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:24 %icmp_ln1019_3 = icmp_eq  i2 %pix_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:25 %select_ln1019_1 = select i1 %icmp_ln1019_3, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:26 %trunc_ln444_1 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:27 %add_ln628_1 = add i6 %trunc_ln444_1, i6 4

]]></Node>
<StgValue><ssdm name="add_ln628_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:28 %zext_ln628_2 = zext i6 %add_ln628_1

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:29 %lshr_ln628_2 = lshr i64 %p_Val2_s, i64 %zext_ln628_2

]]></Node>
<StgValue><ssdm name="lshr_ln628_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:30 %pix_2 = trunc i64 %lshr_ln628_2

]]></Node>
<StgValue><ssdm name="pix_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:31 %icmp_ln1019_4 = icmp_eq  i2 %pix_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:32 %select_ln1019_2 = select i1 %icmp_ln1019_4, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:33 %trunc_ln444_2 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:34 %add_ln628_2 = add i6 %trunc_ln444_2, i6 6

]]></Node>
<StgValue><ssdm name="add_ln628_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:35 %zext_ln628_3 = zext i6 %add_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:36 %lshr_ln628_3 = lshr i64 %p_Val2_s, i64 %zext_ln628_3

]]></Node>
<StgValue><ssdm name="lshr_ln628_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:37 %pix_3 = trunc i64 %lshr_ln628_3

]]></Node>
<StgValue><ssdm name="pix_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:38 %icmp_ln1019_5 = icmp_eq  i2 %pix_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:39 %select_ln1019_3 = select i1 %icmp_ln1019_5, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:40 %trunc_ln444_3 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:41 %add_ln628_3 = add i6 %trunc_ln444_3, i6 8

]]></Node>
<StgValue><ssdm name="add_ln628_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:42 %zext_ln628_4 = zext i6 %add_ln628_3

]]></Node>
<StgValue><ssdm name="zext_ln628_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:43 %lshr_ln628_4 = lshr i64 %p_Val2_s, i64 %zext_ln628_4

]]></Node>
<StgValue><ssdm name="lshr_ln628_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:44 %pix_4 = trunc i64 %lshr_ln628_4

]]></Node>
<StgValue><ssdm name="pix_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:45 %icmp_ln1019_6 = icmp_eq  i2 %pix_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:46 %select_ln1019_4 = select i1 %icmp_ln1019_6, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:47 %trunc_ln444_4 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:48 %add_ln628_4 = add i6 %trunc_ln444_4, i6 10

]]></Node>
<StgValue><ssdm name="add_ln628_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:49 %zext_ln628_5 = zext i6 %add_ln628_4

]]></Node>
<StgValue><ssdm name="zext_ln628_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:50 %lshr_ln628_5 = lshr i64 %p_Val2_s, i64 %zext_ln628_5

]]></Node>
<StgValue><ssdm name="lshr_ln628_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:51 %pix_5 = trunc i64 %lshr_ln628_5

]]></Node>
<StgValue><ssdm name="pix_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:52 %icmp_ln1019_7 = icmp_eq  i2 %pix_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:53 %select_ln1019_5 = select i1 %icmp_ln1019_7, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:54 %trunc_ln444_5 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:55 %add_ln628_5 = add i6 %trunc_ln444_5, i6 12

]]></Node>
<StgValue><ssdm name="add_ln628_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:56 %zext_ln628_6 = zext i6 %add_ln628_5

]]></Node>
<StgValue><ssdm name="zext_ln628_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:57 %lshr_ln628_6 = lshr i64 %p_Val2_s, i64 %zext_ln628_6

]]></Node>
<StgValue><ssdm name="lshr_ln628_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:58 %pix_6 = trunc i64 %lshr_ln628_6

]]></Node>
<StgValue><ssdm name="pix_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:59 %icmp_ln1019_8 = icmp_eq  i2 %pix_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_8"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:60 %select_ln1019_6 = select i1 %icmp_ln1019_8, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1019_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32">
<![CDATA[
for.body191.i.i.split_ifconv:61 %trunc_ln444_6 = trunc i32 %bit_1

]]></Node>
<StgValue><ssdm name="trunc_ln444_6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:62 %add_ln628_6 = add i6 %trunc_ln444_6, i6 14

]]></Node>
<StgValue><ssdm name="add_ln628_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
for.body191.i.i.split_ifconv:63 %zext_ln628_7 = zext i6 %add_ln628_6

]]></Node>
<StgValue><ssdm name="zext_ln628_7"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:64 %lshr_ln628_7 = lshr i64 %p_Val2_s, i64 %zext_ln628_7

]]></Node>
<StgValue><ssdm name="lshr_ln628_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="64">
<![CDATA[
for.body191.i.i.split_ifconv:65 %pix_7 = trunc i64 %lshr_ln628_7

]]></Node>
<StgValue><ssdm name="pix_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body191.i.i.split_ifconv:66 %icmp_ln1019_9 = icmp_eq  i2 %pix_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.body191.i.i.split_ifconv:67 %oRegF_V = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i8.i8.i8.i8.i8.i8.i8, i1 %icmp_ln1019_9, i8 %select_ln1019_6, i8 %select_ln1019_5, i8 %select_ln1019_4, i8 %select_ln1019_3, i8 %select_ln1019_2, i8 %select_ln1019_1, i8 %select_ln1019

]]></Node>
<StgValue><ssdm name="oRegF_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="57">
<![CDATA[
for.body191.i.i.split_ifconv:68 %sext_ln1019 = sext i57 %oRegF_V

]]></Node>
<StgValue><ssdm name="sext_ln1019"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then228.i.i:0 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %p_dst2_data, i64 %sext_ln1019

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then228.i.i:1 %br_ln452 = br void %if.end235.i.i

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end235.i.i:0 %bit_2 = add i32 %bit_1, i32 16

]]></Node>
<StgValue><ssdm name="bit_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end235.i.i:1 %store_ln433 = store i32 %bit_2, i32 %bit

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.end235.i.i:5 %br_ln433 = br void %for.body191.i.i

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
