Analysis & Synthesis report for NIOS_HyperRAM
Wed Feb 12 14:00:54 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: simple_mux:nios_uart_rx_mux
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "simple_mux:nios_uart_rx_mux"
 17. Signal Tap Logic Analyzer Settings
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Connections to In-System Debugging Instance "auto_signaltap_0"
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 12 14:00:54 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; NIOS_HyperRAM                                   ;
; Top-level Entity Name              ; NIOS_HyperRAM                                   ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,948                                           ;
;     Total combinational functions  ; 784                                             ;
;     Dedicated logic registers      ; 1,592                                           ;
; Total registers                    ; 1592                                            ;
; Total pins                         ; 157                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 10,880                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF256C8G     ;                    ;
; Top-level entity name                                            ; NIOS_HyperRAM      ; NIOS_HyperRAM      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library               ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+
; max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v ; yes             ; User Verilog HDL File                        ; C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v ; max10_nios_basetester ;
; NIOS_HyperRAM.v                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v                                                                       ;                       ;
; simple_mux.v                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/payne/edevel00610_max10_enclustra/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v             ;                       ;
; log2.inc                                                                              ; yes             ; Auto-Found Unspecified File                  ; c:/payne/edevel00610_max10_enclustra/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/log2.inc                 ;                       ;
; sld_signaltap.vhd                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                              ;                       ;
; sld_signaltap_impl.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                         ;                       ;
; sld_ela_control.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                            ;                       ;
; lpm_shiftreg.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                               ;                       ;
; lpm_constant.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;                       ;
; dffeea.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                     ;                       ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;                       ;
; sld_mbpmg.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                  ;                       ;
; sld_ela_trigger_flow_mgr.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                   ;                       ;
; sld_buffer_manager.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                         ;                       ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;                       ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;                       ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;                       ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;                       ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;                       ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;                       ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;                       ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;                       ;
; db/altsyncram_6g14.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/altsyncram_6g14.tdf                                                                ;                       ;
; altdpram.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                   ;                       ;
; memmodes.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                 ;                       ;
; a_hdffe.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                    ;                       ;
; alt_le_rden_reg.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                            ;                       ;
; altsyncram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                 ;                       ;
; lpm_mux.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                    ;                       ;
; muxlut.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                     ;                       ;
; bypassff.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;                       ;
; altshift.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                   ;                       ;
; db/mux_i7c.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/mux_i7c.tdf                                                                        ;                       ;
; lpm_decode.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                 ;                       ;
; declut.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                     ;                       ;
; lpm_compare.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;                       ;
; db/decode_3af.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/decode_3af.tdf                                                                     ;                       ;
; lpm_counter.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                ;                       ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;                       ;
; cmpconst.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                   ;                       ;
; lpm_counter.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;                       ;
; alt_counter_stratix.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                        ;                       ;
; db/cntr_erh.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cntr_erh.tdf                                                                       ;                       ;
; db/cmpr_jrb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cmpr_jrb.tdf                                                                       ;                       ;
; db/cntr_8hi.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cntr_8hi.tdf                                                                       ;                       ;
; db/cntr_4rh.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cntr_4rh.tdf                                                                       ;                       ;
; db/cmpr_grb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cmpr_grb.tdf                                                                       ;                       ;
; db/cntr_odi.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cntr_odi.tdf                                                                       ;                       ;
; db/cmpr_drb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/payne/payne2/tsb/ip/rtl/db/cmpr_drb.tdf                                                                       ;                       ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;                       ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;                       ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;                       ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld            ;
; db/ip/sld0ad134cf/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/alt_sld_fab.v                                                       ; alt_sld_fab           ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab           ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab           ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab           ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab           ;
; db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab           ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;                       ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,948           ;
;                                             ;                 ;
; Total combinational functions               ; 784             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 403             ;
;     -- 3 input functions                    ; 236             ;
;     -- <=2 input functions                  ; 145             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 708             ;
;     -- arithmetic mode                      ; 76              ;
;                                             ;                 ;
; Total registers                             ; 1592            ;
;     -- Dedicated logic registers            ; 1592            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 157             ;
; Total memory bits                           ; 10880           ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; CLK_50MHz~input ;
; Maximum fan-out                             ; 1072            ;
; Total fan-out                               ; 8852            ;
; Average fan-out                             ; 3.02            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |NIOS_HyperRAM                                                                                                                          ; 784 (26)            ; 1592 (0)                  ; 10880       ; 0          ; 0            ; 0       ; 0         ; 157  ; 0            ; 0          ; |NIOS_HyperRAM                                                                                                                                                                                                                                                                                                                                            ; NIOS_HyperRAM                     ; work         ;
;    |simple_mux:nios_uart_rx_mux|                                                                                                        ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|simple_mux:nios_uart_rx_mux                                                                                                                                                                                                                                                                                                                ; simple_mux                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 618 (2)             ; 1501 (170)                ; 10880       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 616 (0)             ; 1331 (0)                  ; 10880       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 616 (89)            ; 1331 (620)                ; 10880       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10880       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6g14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10880       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated                                                                                                                                                 ; altsyncram_6g14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 99 (99)             ; 57 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 200 (1)             ; 429 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 170 (0)             ; 409 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 255 (255)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 170 (0)             ; 154 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 29 (29)             ; 15 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 150 (10)            ; 134 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_erh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_erh:auto_generated                                                             ; cntr_erh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 85 (85)             ; 85 (85)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |NIOS_HyperRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6g14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 85           ; 128          ; 85           ; 10880 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |NIOS_HyperRAM|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1592  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 482   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 508   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 2       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |NIOS_HyperRAM|ShiftLeft0  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NIOS_HyperRAM|ShiftLeft0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_mux:nios_uart_rx_mux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                  ;
; LOG_WIDTH      ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 85                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 85                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 276                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 85                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Port Connectivity Checks: "simple_mux:nios_uart_rx_mux" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; data[31..20] ; Input ; Info     ; Stuck at GND          ;
+--------------+-------+----------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 85                  ; 85               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 178                         ;
; cycloneiii_io_obuf    ; 148                         ;
; cycloneiii_lcell_comb ; 39                          ;
;     normal            ; 39                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 0.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B5_L12                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; B5_L12                              ; N/A                                                                                                                                                            ;
; B5_L12                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; B5_L12                              ; N/A                                                                                                                                                            ;
; FPGA_UART_RX                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_RX                        ; N/A                                                                                                                                                            ;
; FPGA_UART_RX                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_RX                        ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL0                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL0                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL0                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL0                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL1                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL1                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL1                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL1                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL2                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL2                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL2                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL2                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL3                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL3                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL3                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL3                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL4                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL4                      ; N/A                                                                                                                                                            ;
; FPGA_UART_SEL4                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL4                      ; N/A                                                                                                                                                            ;
; FPGA_UART_TX                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_TX                        ; N/A                                                                                                                                                            ;
; FPGA_UART_TX                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_TX                        ; N/A                                                                                                                                                            ;
; PMT_RX_UART[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART0                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART0                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART10                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART10                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART11                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART11                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART12                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART12                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART13                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART13                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART14                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART14                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART15                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART15                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART16                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART16                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART17                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART17                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART18                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART18                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART19                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART19                           ; N/A                                                                                                                                                            ;
; PMT_RX_UART[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART1                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART1                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART2                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART2                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART3                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART3                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART4                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART4                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART5                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART5                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART6                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART6                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART7                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART7                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART8                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART8                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART9                            ; N/A                                                                                                                                                            ;
; PMT_RX_UART[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RX_UART9                            ; N/A                                                                                                                                                            ;
; PMT_TX_UART[0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[19]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[19]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PMT_TX_UART[9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; TX_UART0                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART0                            ; N/A                                                                                                                                                            ;
; TX_UART0                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART0                            ; N/A                                                                                                                                                            ;
; TX_UART1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART1                            ; N/A                                                                                                                                                            ;
; TX_UART1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART1                            ; N/A                                                                                                                                                            ;
; TX_UART10                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART10                           ; N/A                                                                                                                                                            ;
; TX_UART10                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART10                           ; N/A                                                                                                                                                            ;
; TX_UART11                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART11                           ; N/A                                                                                                                                                            ;
; TX_UART11                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART11                           ; N/A                                                                                                                                                            ;
; TX_UART12                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART12                           ; N/A                                                                                                                                                            ;
; TX_UART12                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART12                           ; N/A                                                                                                                                                            ;
; TX_UART13                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART13                           ; N/A                                                                                                                                                            ;
; TX_UART13                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART13                           ; N/A                                                                                                                                                            ;
; TX_UART14                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART14                           ; N/A                                                                                                                                                            ;
; TX_UART14                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART14                           ; N/A                                                                                                                                                            ;
; TX_UART15                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART15                           ; N/A                                                                                                                                                            ;
; TX_UART15                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART15                           ; N/A                                                                                                                                                            ;
; TX_UART16                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART16                           ; N/A                                                                                                                                                            ;
; TX_UART16                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART16                           ; N/A                                                                                                                                                            ;
; TX_UART17                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART17                           ; N/A                                                                                                                                                            ;
; TX_UART17                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART17                           ; N/A                                                                                                                                                            ;
; TX_UART18                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART18                           ; N/A                                                                                                                                                            ;
; TX_UART18                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART18                           ; N/A                                                                                                                                                            ;
; TX_UART19                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART19                           ; N/A                                                                                                                                                            ;
; TX_UART19                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART19                           ; N/A                                                                                                                                                            ;
; TX_UART2                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART2                            ; N/A                                                                                                                                                            ;
; TX_UART2                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART2                            ; N/A                                                                                                                                                            ;
; TX_UART3                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART3                            ; N/A                                                                                                                                                            ;
; TX_UART3                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART3                            ; N/A                                                                                                                                                            ;
; TX_UART4                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART4                            ; N/A                                                                                                                                                            ;
; TX_UART4                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART4                            ; N/A                                                                                                                                                            ;
; TX_UART5                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART5                            ; N/A                                                                                                                                                            ;
; TX_UART5                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART5                            ; N/A                                                                                                                                                            ;
; TX_UART6                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART6                            ; N/A                                                                                                                                                            ;
; TX_UART6                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART6                            ; N/A                                                                                                                                                            ;
; TX_UART7                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART7                            ; N/A                                                                                                                                                            ;
; TX_UART7                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART7                            ; N/A                                                                                                                                                            ;
; TX_UART8                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART8                            ; N/A                                                                                                                                                            ;
; TX_UART8                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART8                            ; N/A                                                                                                                                                            ;
; TX_UART9                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART9                            ; N/A                                                                                                                                                            ;
; TX_UART9                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX_UART9                            ; N/A                                                                                                                                                            ;
; UART_SEL[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL0                      ; N/A                                                                                                                                                            ;
; UART_SEL[0]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_UART_SEL0                      ; N/A                                                                                                                                                            ;
; UART_SEL[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[1]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[2]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[3]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; UART_SEL[4]                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; clk_gen:clk_gen_inst|c0                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_gen:clk_gen_inst|c0                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_gen:uart_clk_gen|c0                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk_gen:uart_clk_gen|c0                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[4] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[5] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[6] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; max10_nios_basetester:u0|pio_0_external_connection_export[7] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLK_50MHz                                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLK_50MHz                           ; N/A                                                                                                                                                            ;
; SRSTn                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SRSTn                               ; N/A                                                                                                                                                            ;
; SRSTn                                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; SRSTn                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; c                                                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; c                                                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
+--------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Feb 12 14:00:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_HyperRAM -c NIOS_HyperRAM
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/max10_nios_basetester.v
    Info (12023): Found entity 1: max10_nios_basetester File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/max10_nios_basetester.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv
    Info (12023): Found entity 1: max10_nios_basetester_irq_mapper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_avalon_st_adapter File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_mux_001 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_mux File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_demux_002 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_demux File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_mux_002 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_mux File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_demux_001 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_demux File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_router_004_default_decode File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: max10_nios_basetester_mm_interconnect_0_router_004 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_router_002_default_decode File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: max10_nios_basetester_mm_interconnect_0_router_002 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_router_001_default_decode File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: max10_nios_basetester_mm_interconnect_0_router_001 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: max10_nios_basetester_mm_interconnect_0_router_default_decode File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: max10_nios_basetester_mm_interconnect_0_router File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v
    Info (12023): Found entity 1: max10_nios_basetester_uart_0_tx File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v Line: 21
    Info (12023): Found entity 2: max10_nios_basetester_uart_0_rx_stimulus_source File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v Line: 194
    Info (12023): Found entity 3: max10_nios_basetester_uart_0_rx File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v Line: 288
    Info (12023): Found entity 4: max10_nios_basetester_uart_0_regs File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v Line: 547
    Info (12023): Found entity 5: max10_nios_basetester_uart_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v Line: 830
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v
    Info (12023): Found entity 1: max10_nios_basetester_timer_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v
    Info (12023): Found entity 1: max10_nios_basetester_sysid_qsys_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v
    Info (12023): Found entity 1: max10_nios_basetester_pio_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v
    Info (12023): Found entity 1: max10_nios_basetester_onchip_mem File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v
    Info (12023): Found entity 1: max10_nios_basetester_jtag_uart_0_sim_scfifo_w File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: max10_nios_basetester_jtag_uart_0_scfifo_w File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: max10_nios_basetester_jtag_uart_0_sim_scfifo_r File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: max10_nios_basetester_jtag_uart_0_scfifo_r File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: max10_nios_basetester_jtag_uart_0 File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_ic_data_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: max10_nios_basetester_cpu_cpu_ic_tag_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: max10_nios_basetester_cpu_cpu_bht_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: max10_nios_basetester_cpu_cpu_register_bank_a_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: max10_nios_basetester_cpu_cpu_register_bank_b_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: max10_nios_basetester_cpu_cpu_dc_tag_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: max10_nios_basetester_cpu_cpu_dc_data_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: max10_nios_basetester_cpu_cpu_dc_victim_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: max10_nios_basetester_cpu_cpu_nios2_oci_debug File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: max10_nios_basetester_cpu_cpu_nios2_oci_break File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: max10_nios_basetester_cpu_cpu_nios2_oci_xbrk File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: max10_nios_basetester_cpu_cpu_nios2_oci_dbrk File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: max10_nios_basetester_cpu_cpu_nios2_oci_itrace File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: max10_nios_basetester_cpu_cpu_nios2_oci_td_mode File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: max10_nios_basetester_cpu_cpu_nios2_oci_dtrace File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: max10_nios_basetester_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: max10_nios_basetester_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: max10_nios_basetester_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: max10_nios_basetester_cpu_cpu_nios2_oci_fifo File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: max10_nios_basetester_cpu_cpu_nios2_oci_pib File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: max10_nios_basetester_cpu_cpu_nios2_oci_im File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: max10_nios_basetester_cpu_cpu_nios2_performance_monitors File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: max10_nios_basetester_cpu_cpu_nios2_avalon_reg File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: max10_nios_basetester_cpu_cpu_ociram_sp_ram_module File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: max10_nios_basetester_cpu_cpu_nios2_ocimem File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: max10_nios_basetester_cpu_cpu_nios2_oci File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: max10_nios_basetester_cpu_cpu File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_sysclk File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_tck File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_wrapper File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_mult_cell File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: max10_nios_basetester_cpu_cpu_test_bench File: C:/payne/payne2/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_hyperram.v
    Info (12023): Found entity 1: NIOS_HyperRAM File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen.v
    Info (12023): Found entity 1: clk_gen File: C:/payne/payne2/tsb/ip/rtl/clk_gen.v Line: 39
Info (12127): Elaborating entity "NIOS_HyperRAM" for the top level hierarchy
Warning (10034): Output port "SMA_CLK_p" at NIOS_HyperRAM.v(176) has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 176
Warning (10034): Output port "ADC_SYSREF_p" at NIOS_HyperRAM.v(178) has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 178
Warning (12125): Using design file /payne/edevel00610_max10_enclustra/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: simple_mux File: c:/payne/edevel00610_max10_enclustra/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v Line: 23
Info (12128): Elaborating entity "simple_mux" for hierarchy "simple_mux:nios_uart_rx_mux" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6g14.tdf
    Info (12023): Found entity 1: altsyncram_6g14 File: C:/payne/payne2/tsb/ip/rtl/db/altsyncram_6g14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/payne/payne2/tsb/ip/rtl/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/payne/payne2/tsb/ip/rtl/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_erh.tdf
    Info (12023): Found entity 1: cntr_erh File: C:/payne/payne2/tsb/ip/rtl/db/cntr_erh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: C:/payne/payne2/tsb/ip/rtl/db/cmpr_jrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/payne/payne2/tsb/ip/rtl/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/payne/payne2/tsb/ip/rtl/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/payne/payne2/tsb/ip/rtl/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/payne/payne2/tsb/ip/rtl/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/payne/payne2/tsb/ip/rtl/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.12.14:00:43 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/payne/payne2/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_UART_RX" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 25
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART19" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 114
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART3" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 120
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART2" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 121
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART9" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 122
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART15" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 123
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART0" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART6" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 127
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART7" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 128
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART5" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 129
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART4" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 133
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART11" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 134
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART10" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 137
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART8" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 138
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART14" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 139
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART1" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 140
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART17" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 150
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART16" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 152
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART12" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 155
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART18" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 156
    Warning (13035): Inserted always-enabled tri-state buffer between "TX_UART13" and its non-tri-state driver. File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 157
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FPGA_UART_TX" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 24
    Warning (13040): bidirectional pin "FPGA_UART_SEL0" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 61
    Warning (13040): bidirectional pin "RX_UART1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 115
    Warning (13040): bidirectional pin "RX_UART3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 116
    Warning (13040): bidirectional pin "RX_UART2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 117
    Warning (13040): bidirectional pin "RX_UART0" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 124
    Warning (13040): bidirectional pin "RX_UART7" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 125
    Warning (13040): bidirectional pin "RX_UART6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 130
    Warning (13040): bidirectional pin "RX_UART5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 131
    Warning (13040): bidirectional pin "RX_UART4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 132
    Warning (13040): bidirectional pin "RX_UART10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 135
    Warning (13040): bidirectional pin "RX_UART8" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 136
    Warning (13040): bidirectional pin "RX_UART12" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 141
    Warning (13040): bidirectional pin "RX_UART11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 142
    Warning (13040): bidirectional pin "RX_UART9" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 144
    Warning (13040): bidirectional pin "RX_UART15" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 145
    Warning (13040): bidirectional pin "RX_UART13" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 147
    Warning (13040): bidirectional pin "RX_UART19" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 148
    Warning (13040): bidirectional pin "RX_UART14" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 149
    Warning (13040): bidirectional pin "RX_UART18" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 153
    Warning (13040): bidirectional pin "RX_UART17" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 154
    Warning (13040): bidirectional pin "RX_UART16" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 158
    Warning (13040): bidirectional pin "FPGA_DONE" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 21
    Warning (13040): bidirectional pin "ModPwrGood" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 22
    Warning (13040): bidirectional pin "POR_N_LOAD_N" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 23
    Warning (13040): bidirectional pin "SRSTn" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 26
    Warning (13040): bidirectional pin "FPGA_I2C_INTn" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 27
    Warning (13040): bidirectional pin "ModPwrEn" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 28
    Warning (13040): bidirectional pin "B1_1B_J5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 29
    Warning (13040): bidirectional pin "JTAGEN" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 30
    Warning (13040): bidirectional pin "B1A_F4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 31
    Warning (13040): bidirectional pin "B1A_F5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 32
    Warning (13040): bidirectional pin "B1A_C3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 33
    Warning (13040): bidirectional pin "B1A_C4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 34
    Warning (13040): bidirectional pin "B1A_G5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 35
    Warning (13040): bidirectional pin "B1A_H5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 36
    Warning (13040): bidirectional pin "B1A_F2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 37
    Warning (13040): bidirectional pin "B1A_E3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 38
    Warning (13040): bidirectional pin "B1A_G2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 39
    Warning (13040): bidirectional pin "B1A_B2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 40
    Warning (13040): bidirectional pin "B1A_C2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 41
    Warning (13040): bidirectional pin "B2_N1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 42
    Warning (13040): bidirectional pin "B2_L3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 43
    Warning (13040): bidirectional pin "B2_K2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 44
    Warning (13040): bidirectional pin "B2_L1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 45
    Warning (13040): bidirectional pin "B2_L2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 46
    Warning (13040): bidirectional pin "B2_M2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 47
    Warning (13040): bidirectional pin "B2_L6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 48
    Warning (13040): bidirectional pin "B2_K5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 49
    Warning (13040): bidirectional pin "B2_M1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 50
    Warning (13040): bidirectional pin "FPGA_SPI_SEL1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 51
    Warning (13040): bidirectional pin "B3_N5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 52
    Warning (13040): bidirectional pin "B3_P4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 53
    Warning (13040): bidirectional pin "FPGA_SMA_CLK" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 54
    Warning (13040): bidirectional pin "FPGA_SMA_TRIG" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 55
    Warning (13040): bidirectional pin "B3_L7" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 56
    Warning (13040): bidirectional pin "B3_M6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 57
    Warning (13040): bidirectional pin "FPGA_SPI_SCLK" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 60
    Warning (13040): bidirectional pin "FPGA_SPI_SEL2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 62
    Warning (13040): bidirectional pin "FPGA_SPI_SDOUT" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 63
    Warning (13040): bidirectional pin "FPGA_SPI_SDATA" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 64
    Warning (13040): bidirectional pin "B3_L8" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 65
    Warning (13040): bidirectional pin "B3_M7" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 66
    Warning (13040): bidirectional pin "B3_P6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 67
    Warning (13040): bidirectional pin "FPGA_SPI_SEL4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 68
    Warning (13040): bidirectional pin "FPGA_SPI_SEL6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 69
    Warning (13040): bidirectional pin "FPGA_SPI_SEL5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 70
    Warning (13040): bidirectional pin "B3_P8" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 71
    Warning (13040): bidirectional pin "B3_P9" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 72
    Warning (13040): bidirectional pin "MAX10_SPARE1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 73
    Warning (13040): bidirectional pin "MAX10_SPARE0" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 74
    Warning (13040): bidirectional pin "B3_M9" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 75
    Warning (13040): bidirectional pin "B3_M8" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 76
    Warning (13040): bidirectional pin "MAX10_SPARE2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 77
    Warning (13040): bidirectional pin "MAX10_SPARE3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 78
    Warning (13040): bidirectional pin "FPGA_SPI_SEL3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 79
    Warning (13040): bidirectional pin "MAX10_SPARE5" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 83
    Warning (13040): bidirectional pin "B4_P11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 84
    Warning (13040): bidirectional pin "B4_P10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 85
    Warning (13040): bidirectional pin "MAX10_SPARE6" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 86
    Warning (13040): bidirectional pin "MAX10_SPARE4" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 87
    Warning (13040): bidirectional pin "B4_L9" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 88
    Warning (13040): bidirectional pin "B4_M10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 89
    Warning (13040): bidirectional pin "B4_L10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 90
    Warning (13040): bidirectional pin "B4_M11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 91
    Warning (13040): bidirectional pin "MAX10_SPARE7" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 92
    Warning (13040): bidirectional pin "B4_P12" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 93
    Warning (13040): bidirectional pin "MAX10_SPARE8" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 94
    Warning (13040): bidirectional pin "MAX10_SPARE12" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 95
    Warning (13040): bidirectional pin "B5_P14" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 96
    Warning (13040): bidirectional pin "MAX10_SPARE10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 97
    Warning (13040): bidirectional pin "MAX10_SPARE9" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 98
    Warning (13040): bidirectional pin "MAX10_SPARE11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 99
    Warning (13040): bidirectional pin "B5_L11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 100
    Warning (13040): bidirectional pin "B5_L12" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 101
    Warning (13040): bidirectional pin "B5_N14" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 102
    Warning (13040): bidirectional pin "B5_P15" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 103
    Warning (13040): bidirectional pin "B5_M15" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 104
    Warning (13040): bidirectional pin "B5_N16" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 105
    Warning (13040): bidirectional pin "B5_K11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 106
    Warning (13040): bidirectional pin "B5_K12" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 107
    Warning (13040): bidirectional pin "B5_K14" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 108
    Warning (13040): bidirectional pin "B5_L15" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 109
    Warning (13040): bidirectional pin "B5_M16" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 110
    Warning (13040): bidirectional pin "B5_L16" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 111
    Warning (13040): bidirectional pin "B5_M14" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 112
    Warning (13040): bidirectional pin "MAX10_SPARE13" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 113
    Warning (13040): bidirectional pin "SFP_MAX_SDA" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 118
    Warning (13040): bidirectional pin "SFP_MAC_SCL" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 119
    Warning (13040): bidirectional pin "B7_E11" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 143
    Warning (13040): bidirectional pin "B7_E10" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 146
    Warning (13040): bidirectional pin "CLNR_nINT" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 151
    Warning (13040): bidirectional pin "CLNR_GPIO0" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 159
    Warning (13040): bidirectional pin "SFP_LOS" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 160
    Warning (13040): bidirectional pin "CLNR_GPIO2" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 161
    Warning (13040): bidirectional pin "CLNR_GPIO3" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 162
    Warning (13040): bidirectional pin "FPGA_I2C_SCL" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 163
    Warning (13040): bidirectional pin "CLNR_GPIO1" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 164
    Warning (13040): bidirectional pin "SFP_ModDet" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 165
    Warning (13040): bidirectional pin "SFP_TX_Fault" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 166
    Warning (13040): bidirectional pin "SMA_TTL_CLK" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 167
    Warning (13040): bidirectional pin "FPGA_I2C_SDA" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 168
    Warning (13040): bidirectional pin "SMA_NIM_SYNC" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 169
    Warning (13040): bidirectional pin "SMA_RJ45_CLK_SEL" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 170
    Warning (13040): bidirectional pin "SMA_TTL_SYNC" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 171
    Warning (13040): bidirectional pin "SMA_NIM_CLK" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 172
    Warning (13040): bidirectional pin "CLNR_RESETn" has no driver File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 173
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FPGA_UART_RX~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 25
    Warning (13010): Node "TX_UART19~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 114
    Warning (13010): Node "TX_UART3~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 120
    Warning (13010): Node "TX_UART2~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 121
    Warning (13010): Node "TX_UART9~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 122
    Warning (13010): Node "TX_UART15~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 123
    Warning (13010): Node "TX_UART0~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 126
    Warning (13010): Node "TX_UART6~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 127
    Warning (13010): Node "TX_UART7~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 128
    Warning (13010): Node "TX_UART5~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 129
    Warning (13010): Node "TX_UART4~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 133
    Warning (13010): Node "TX_UART11~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 134
    Warning (13010): Node "TX_UART10~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 137
    Warning (13010): Node "TX_UART8~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 138
    Warning (13010): Node "TX_UART14~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 139
    Warning (13010): Node "TX_UART1~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 140
    Warning (13010): Node "TX_UART17~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 150
    Warning (13010): Node "TX_UART16~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 152
    Warning (13010): Node "TX_UART12~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 155
    Warning (13010): Node "TX_UART18~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 156
    Warning (13010): Node "TX_UART13~synth" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 157
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLK_p" is stuck at GND File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 176
    Warning (13410): Pin "ADC_SYSREF_p" is stuck at GND File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 178
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.UART_SEL_0_" driven by bidirectional pin "FPGA_UART_SEL0" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 61
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_1_" driven by bidirectional pin "RX_UART1" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 115
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_3_" driven by bidirectional pin "RX_UART3" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 116
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_2_" driven by bidirectional pin "RX_UART2" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 117
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_0_" driven by bidirectional pin "RX_UART0" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 124
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_7_" driven by bidirectional pin "RX_UART7" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 125
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_6_" driven by bidirectional pin "RX_UART6" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 130
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_5_" driven by bidirectional pin "RX_UART5" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 131
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_4_" driven by bidirectional pin "RX_UART4" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 132
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_10_" driven by bidirectional pin "RX_UART10" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 135
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_8_" driven by bidirectional pin "RX_UART8" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 136
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_12_" driven by bidirectional pin "RX_UART12" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 141
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_11_" driven by bidirectional pin "RX_UART11" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 142
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_9_" driven by bidirectional pin "RX_UART9" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 144
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_15_" driven by bidirectional pin "RX_UART15" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 145
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_13_" driven by bidirectional pin "RX_UART13" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 147
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_19_" driven by bidirectional pin "RX_UART19" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 148
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_14_" driven by bidirectional pin "RX_UART14" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 149
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_18_" driven by bidirectional pin "RX_UART18" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 153
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_17_" driven by bidirectional pin "RX_UART17" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 154
Warning (14632): Output pin "pre_syn.bp.PMT_RX_UART_16_" driven by bidirectional pin "RX_UART16" cannot be tri-stated File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 158
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   16.000    CLK_50MHz
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "max10_nios_basetester_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "max10_nios_basetester_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "max10_nios_basetester_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "max10_nios_basetester_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "max10_nios_basetester_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "max10_nios_basetester_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "max10_nios_basetester_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "max10_nios_basetester_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "max10_nios_basetester_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "max10_nios_basetester_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "max10_nios_basetester_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "max10_nios_basetester_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "max10_nios_basetester_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "max10_nios_basetester_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "max10_nios_basetester_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "max10_nios_basetester_onchip_mem" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "max10_nios_basetester_pio_0" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "max10_nios_basetester_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "max10_nios_basetester_timer_0" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "max10_nios_basetester_uart_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/payne/payne2/tsb/ip/rtl/output_files/NIOS_HyperRAM.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 133 of its 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 70 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15751): Ignored Virtual Pin assignment to "virt*".
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_SPI_SEL0" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 82
    Warning (15610): No output dependent on input pin "MAX10_CLK_p" File: C:/payne/payne2/tsb/ip/rtl/NIOS_HyperRAM.v Line: 175
Info (21057): Implemented 2218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 148 bidirectional pins
    Info (21061): Implemented 1971 logic cells
    Info (21064): Implemented 85 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Wed Feb 12 14:00:54 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/payne/payne2/tsb/ip/rtl/output_files/NIOS_HyperRAM.map.smsg.


