#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12a0690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a0820 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1299010 .functor NOT 1, L_0x12d13f0, C4<0>, C4<0>, C4<0>;
L_0x12d1150 .functor XOR 1, L_0x12d0ff0, L_0x12d10b0, C4<0>, C4<0>;
L_0x12d12e0 .functor XOR 1, L_0x12d1150, L_0x12d1210, C4<0>, C4<0>;
v0x12ce360_0 .net *"_ivl_10", 0 0, L_0x12d1210;  1 drivers
v0x12ce460_0 .net *"_ivl_12", 0 0, L_0x12d12e0;  1 drivers
v0x12ce540_0 .net *"_ivl_2", 0 0, L_0x12d0f50;  1 drivers
v0x12ce600_0 .net *"_ivl_4", 0 0, L_0x12d0ff0;  1 drivers
v0x12ce6e0_0 .net *"_ivl_6", 0 0, L_0x12d10b0;  1 drivers
v0x12ce810_0 .net *"_ivl_8", 0 0, L_0x12d1150;  1 drivers
v0x12ce8f0_0 .var "clk", 0 0;
v0x12ce990_0 .net "f_dut", 0 0, L_0x12d0d60;  1 drivers
v0x12cea30_0 .net "f_ref", 0 0, L_0x12cfb10;  1 drivers
v0x12cead0_0 .var/2u "stats1", 159 0;
v0x12ceb70_0 .var/2u "strobe", 0 0;
v0x12cec10_0 .net "tb_match", 0 0, L_0x12d13f0;  1 drivers
v0x12cecd0_0 .net "tb_mismatch", 0 0, L_0x1299010;  1 drivers
v0x12ced90_0 .net "wavedrom_enable", 0 0, v0x12cc840_0;  1 drivers
v0x12cee30_0 .net "wavedrom_title", 511 0, v0x12cc900_0;  1 drivers
v0x12cef00_0 .net "x1", 0 0, v0x12cc9c0_0;  1 drivers
v0x12cefa0_0 .net "x2", 0 0, v0x12cca60_0;  1 drivers
v0x12cf150_0 .net "x3", 0 0, v0x12ccb50_0;  1 drivers
L_0x12d0f50 .concat [ 1 0 0 0], L_0x12cfb10;
L_0x12d0ff0 .concat [ 1 0 0 0], L_0x12cfb10;
L_0x12d10b0 .concat [ 1 0 0 0], L_0x12d0d60;
L_0x12d1210 .concat [ 1 0 0 0], L_0x12cfb10;
L_0x12d13f0 .cmp/eeq 1, L_0x12d0f50, L_0x12d12e0;
S_0x12a09b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x12a0820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x128ce70 .functor NOT 1, v0x12ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x12a10d0 .functor AND 1, L_0x128ce70, v0x12cca60_0, C4<1>, C4<1>;
L_0x1299080 .functor NOT 1, v0x12cc9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12cf3f0 .functor AND 1, L_0x12a10d0, L_0x1299080, C4<1>, C4<1>;
L_0x12cf4c0 .functor NOT 1, v0x12ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x12cf530 .functor AND 1, L_0x12cf4c0, v0x12cca60_0, C4<1>, C4<1>;
L_0x12cf5e0 .functor AND 1, L_0x12cf530, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12cf6a0 .functor OR 1, L_0x12cf3f0, L_0x12cf5e0, C4<0>, C4<0>;
L_0x12cf800 .functor NOT 1, v0x12cca60_0, C4<0>, C4<0>, C4<0>;
L_0x12cf870 .functor AND 1, v0x12ccb50_0, L_0x12cf800, C4<1>, C4<1>;
L_0x12cf990 .functor AND 1, L_0x12cf870, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12cfa00 .functor OR 1, L_0x12cf6a0, L_0x12cf990, C4<0>, C4<0>;
L_0x12cfb80 .functor AND 1, v0x12ccb50_0, v0x12cca60_0, C4<1>, C4<1>;
L_0x12cfbf0 .functor AND 1, L_0x12cfb80, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12cfb10 .functor OR 1, L_0x12cfa00, L_0x12cfbf0, C4<0>, C4<0>;
v0x1299280_0 .net *"_ivl_0", 0 0, L_0x128ce70;  1 drivers
v0x1299320_0 .net *"_ivl_10", 0 0, L_0x12cf530;  1 drivers
v0x128cee0_0 .net *"_ivl_12", 0 0, L_0x12cf5e0;  1 drivers
v0x12cb1a0_0 .net *"_ivl_14", 0 0, L_0x12cf6a0;  1 drivers
v0x12cb280_0 .net *"_ivl_16", 0 0, L_0x12cf800;  1 drivers
v0x12cb3b0_0 .net *"_ivl_18", 0 0, L_0x12cf870;  1 drivers
v0x12cb490_0 .net *"_ivl_2", 0 0, L_0x12a10d0;  1 drivers
v0x12cb570_0 .net *"_ivl_20", 0 0, L_0x12cf990;  1 drivers
v0x12cb650_0 .net *"_ivl_22", 0 0, L_0x12cfa00;  1 drivers
v0x12cb7c0_0 .net *"_ivl_24", 0 0, L_0x12cfb80;  1 drivers
v0x12cb8a0_0 .net *"_ivl_26", 0 0, L_0x12cfbf0;  1 drivers
v0x12cb980_0 .net *"_ivl_4", 0 0, L_0x1299080;  1 drivers
v0x12cba60_0 .net *"_ivl_6", 0 0, L_0x12cf3f0;  1 drivers
v0x12cbb40_0 .net *"_ivl_8", 0 0, L_0x12cf4c0;  1 drivers
v0x12cbc20_0 .net "f", 0 0, L_0x12cfb10;  alias, 1 drivers
v0x12cbce0_0 .net "x1", 0 0, v0x12cc9c0_0;  alias, 1 drivers
v0x12cbda0_0 .net "x2", 0 0, v0x12cca60_0;  alias, 1 drivers
v0x12cbe60_0 .net "x3", 0 0, v0x12ccb50_0;  alias, 1 drivers
S_0x12cbfa0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x12a0820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x12cc780_0 .net "clk", 0 0, v0x12ce8f0_0;  1 drivers
v0x12cc840_0 .var "wavedrom_enable", 0 0;
v0x12cc900_0 .var "wavedrom_title", 511 0;
v0x12cc9c0_0 .var "x1", 0 0;
v0x12cca60_0 .var "x2", 0 0;
v0x12ccb50_0 .var "x3", 0 0;
E_0x129b4e0/0 .event negedge, v0x12cc780_0;
E_0x129b4e0/1 .event posedge, v0x12cc780_0;
E_0x129b4e0 .event/or E_0x129b4e0/0, E_0x129b4e0/1;
E_0x129b270 .event negedge, v0x12cc780_0;
E_0x12869f0 .event posedge, v0x12cc780_0;
S_0x12cc280 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12cbfa0;
 .timescale -12 -12;
v0x12cc480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12cc580 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12cbfa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12ccc50 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x12a0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12cfe20 .functor NOT 1, v0x12ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x12cffa0 .functor NOT 1, v0x12cca60_0, C4<0>, C4<0>, C4<0>;
L_0x12d0140 .functor AND 1, L_0x12cfe20, L_0x12cffa0, C4<1>, C4<1>;
L_0x12d0250 .functor AND 1, L_0x12d0140, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12d0450 .functor NOT 1, v0x12ccb50_0, C4<0>, C4<0>, C4<0>;
L_0x12d04c0 .functor AND 1, L_0x12d0450, v0x12cca60_0, C4<1>, C4<1>;
L_0x12d05c0 .functor NOT 1, v0x12cc9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12d0630 .functor AND 1, L_0x12d04c0, L_0x12d05c0, C4<1>, C4<1>;
L_0x12d0790 .functor OR 1, L_0x12d0250, L_0x12d0630, C4<0>, C4<0>;
L_0x12d08a0 .functor NOT 1, v0x12cca60_0, C4<0>, C4<0>, C4<0>;
L_0x12d0970 .functor AND 1, v0x12ccb50_0, L_0x12d08a0, C4<1>, C4<1>;
L_0x12d09e0 .functor AND 1, L_0x12d0970, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12d0b10 .functor OR 1, L_0x12d0790, L_0x12d09e0, C4<0>, C4<0>;
L_0x12d0c20 .functor AND 1, v0x12ccb50_0, v0x12cca60_0, C4<1>, C4<1>;
L_0x12d0aa0 .functor AND 1, L_0x12d0c20, v0x12cc9c0_0, C4<1>, C4<1>;
L_0x12d0d60 .functor OR 1, L_0x12d0b10, L_0x12d0aa0, C4<0>, C4<0>;
v0x12cce60_0 .net *"_ivl_0", 0 0, L_0x12cfe20;  1 drivers
v0x12ccf40_0 .net *"_ivl_10", 0 0, L_0x12d04c0;  1 drivers
v0x12cd020_0 .net *"_ivl_12", 0 0, L_0x12d05c0;  1 drivers
v0x12cd110_0 .net *"_ivl_14", 0 0, L_0x12d0630;  1 drivers
v0x12cd1f0_0 .net *"_ivl_16", 0 0, L_0x12d0790;  1 drivers
v0x12cd320_0 .net *"_ivl_18", 0 0, L_0x12d08a0;  1 drivers
v0x12cd400_0 .net *"_ivl_2", 0 0, L_0x12cffa0;  1 drivers
v0x12cd4e0_0 .net *"_ivl_20", 0 0, L_0x12d0970;  1 drivers
v0x12cd5c0_0 .net *"_ivl_22", 0 0, L_0x12d09e0;  1 drivers
v0x12cd730_0 .net *"_ivl_24", 0 0, L_0x12d0b10;  1 drivers
v0x12cd810_0 .net *"_ivl_26", 0 0, L_0x12d0c20;  1 drivers
v0x12cd8f0_0 .net *"_ivl_28", 0 0, L_0x12d0aa0;  1 drivers
v0x12cd9d0_0 .net *"_ivl_4", 0 0, L_0x12d0140;  1 drivers
v0x12cdab0_0 .net *"_ivl_6", 0 0, L_0x12d0250;  1 drivers
v0x12cdb90_0 .net *"_ivl_8", 0 0, L_0x12d0450;  1 drivers
v0x12cdc70_0 .net "f", 0 0, L_0x12d0d60;  alias, 1 drivers
v0x12cdd30_0 .net "x1", 0 0, v0x12cc9c0_0;  alias, 1 drivers
v0x12cdee0_0 .net "x2", 0 0, v0x12cca60_0;  alias, 1 drivers
v0x12cdfd0_0 .net "x3", 0 0, v0x12ccb50_0;  alias, 1 drivers
S_0x12ce140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x12a0820;
 .timescale -12 -12;
E_0x129b730 .event anyedge, v0x12ceb70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ceb70_0;
    %nor/r;
    %assign/vec4 v0x12ceb70_0, 0;
    %wait E_0x129b730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12cbfa0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12cc9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cca60_0, 0;
    %assign/vec4 v0x12ccb50_0, 0;
    %wait E_0x129b270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12869f0;
    %load/vec4 v0x12ccb50_0;
    %load/vec4 v0x12cca60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12cc9c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12cc9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cca60_0, 0;
    %assign/vec4 v0x12ccb50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x129b270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12cc580;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x129b4e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x12cc9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12cca60_0, 0;
    %assign/vec4 v0x12ccb50_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12a0820;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ceb70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12a0820;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ce8f0_0;
    %inv;
    %store/vec4 v0x12ce8f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12a0820;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12cc780_0, v0x12cecd0_0, v0x12cf150_0, v0x12cefa0_0, v0x12cef00_0, v0x12cea30_0, v0x12ce990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12a0820;
T_7 ;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12a0820;
T_8 ;
    %wait E_0x129b4e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12cead0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cead0_0, 4, 32;
    %load/vec4 v0x12cec10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cead0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12cead0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cead0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12cea30_0;
    %load/vec4 v0x12cea30_0;
    %load/vec4 v0x12ce990_0;
    %xor;
    %load/vec4 v0x12cea30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cead0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12cead0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12cead0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter10/response2/top_module.sv";
