

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:39:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_ap_d1r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.250|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12174|  12174|  12174|  12174|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  12172|  12172|         8|          3|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.37>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 12 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln32_1, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln32_8, %Filter1_Loop_end ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln1117_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 19 'partselect' 'lshr_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 20 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 21 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten39, -40" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten39, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten, -100" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 26 'select' 'select_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.21ns)   --->   "%select_ln32_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 27 'select' 'select_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %select_ln32_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 28 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i10 26, %zext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 29 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i5 %select_ln32_1 to i1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 30 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln32_2 = select i1 %icmp_ln11, i4 %lshr_ln1117_1, i4 %lshr_ln" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 31 'select' 'select_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 32 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln1117_1_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln23, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 33 'partselect' 'lshr_ln1117_1_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln32_3 = select i1 %icmp_ln11, i4 %lshr_ln1117_1_mid1, i4 %lshr_ln1117_1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 34 'select' 'select_ln32_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln32_4 = select i1 %icmp_ln11, i5 3, i5 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 35 'select' 'select_ln32_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln32 = add i5 %r_0, %select_ln32_4" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 36 'add' 'add_ln32' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1117_2_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln32, i32 1, i32 4)" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 37 'partselect' 'zext_ln1117_2_mid2_v' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_5 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 38 'select' 'select_ln32_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_10)   --->   "%select_ln32_6 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 39 'select' 'select_ln32_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln11, true" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 40 'xor' 'xor_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 41 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln14, %xor_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 42 'and' 'and_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 43 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32 = or i1 %and_ln32, %icmp_ln11" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 44 'or' 'or_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32, i3 0, i3 %f_0" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 45 'select' 'select_ln32_7' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln32_8 = select i1 %and_ln32, i5 %add_ln23_3, i5 %select_ln32" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 46 'select' 'select_ln32_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln32_8 to i10" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 47 'zext' 'zext_ln32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i10 %mul_ln203, %zext_ln32" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 48 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln23_4 = add i5 2, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 49 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %and_ln32, i5 %add_ln23_4, i5 %select_ln32_5" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 50 'select' 'select_ln32_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln23_5 = add i5 3, %select_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 51 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln32_10 = select i1 %and_ln32, i5 %add_ln23_5, i5 %select_ln32_6" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 52 'select' 'select_ln32_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln32_7 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 53 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_0_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 54 'getelementptr' 'conv_1_weights_V_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 55 'load' 'conv_1_weights_V_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_0_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 56 'getelementptr' 'conv_1_weights_V_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 57 'load' 'conv_1_weights_V_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_weights_V_0_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_0_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 58 'getelementptr' 'conv_1_weights_V_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 59 'load' 'conv_1_weights_V_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 60 'getelementptr' 'conv_1_weights_V_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 61 'load' 'conv_1_weights_V_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_1_1 = getelementptr [6 x i8]* @conv_1_weights_V_1_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'getelementptr' 'conv_1_weights_V_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 63 'load' 'conv_1_weights_V_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_weights_V_1_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_1_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 64 'getelementptr' 'conv_1_weights_V_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 65 'load' 'conv_1_weights_V_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_0_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_0, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 66 'getelementptr' 'conv_1_weights_V_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 67 'load' 'conv_1_weights_V_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_2 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 %indvar_flatten, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 68 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_2, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 69 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %tmp to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 70 'zext' 'zext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_2, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 71 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i6 %tmp_16 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 72 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%sub_ln1117 = sub i10 %zext_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 73 'sub' 'sub_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln32_3, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 74 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %tmp_17 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 75 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln32_3, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 76 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i6 %tmp_18 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 77 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%sub_ln1117_1 = sub i10 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 78 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln1117 = add i10 %sub_ln1117, %zext_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 79 'add' 'add_ln1117' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i10 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 80 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 81 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln1117_2 = add i10 %sub_ln1117_1, %zext_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 82 'add' 'add_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i10 %add_ln1117_2 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 83 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 84 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 85 'getelementptr' 'input_1_V_addr' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_1_V_addr_1 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'getelementptr' 'input_1_V_addr_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %select_ln32_9 to i10" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 87 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln1117_4 = add i10 %sub_ln1117, %zext_ln32_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'add' 'add_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i10 %add_ln1117_4 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln1117_5 = add i10 %sub_ln1117_1, %zext_ln32_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'add' 'add_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i10 %add_ln1117_5 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%input_0_V_addr_4 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'getelementptr' 'input_0_V_addr_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%input_1_V_addr_3 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_12" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'getelementptr' 'input_1_V_addr_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%input_1_V_addr_4 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'getelementptr' 'input_1_V_addr_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_0_2 = load i8* %conv_1_weights_V_0_0_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 96 'load' 'conv_1_weights_V_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 97 'load' 'input_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 98 [2/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 98 'load' 'input_0_V_load' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_1_2 = load i8* %conv_1_weights_V_0_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 99 'load' 'conv_1_weights_V_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 100 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 101 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%conv_1_weights_V_0_2_2 = load i9* %conv_1_weights_V_0_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 102 'load' 'conv_1_weights_V_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_0_2 = load i9* %conv_1_weights_V_1_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 103 'load' 'conv_1_weights_V_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 104 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 105 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_1_2 = load i8* %conv_1_weights_V_1_1_1, align 1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'load' 'conv_1_weights_V_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 107 [2/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 108 [2/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%conv_1_weights_V_1_2_2 = load i9* %conv_1_weights_V_1_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'load' 'conv_1_weights_V_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_0_2 = load i9* %conv_1_weights_V_2_0_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'load' 'conv_1_weights_V_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 4 <SV = 3> <Delay = 12.6>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %zext_ln1117_2_mid2_v, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %tmp_s to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %zext_ln1117_2_mid2_v, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i6 %tmp_6 to i10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.82ns)   --->   "%sub_ln1117_2 = sub i10 %zext_ln1117_8, %zext_ln1117_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 115 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln1117_3 = add i10 %sub_ln1117_2, %zext_ln32" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 116 'add' 'add_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i10 %add_ln1117_3 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 117 'sext' 'sext_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 118 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%input_1_V_addr_2 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 119 'getelementptr' 'input_1_V_addr_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln203, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 120 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 121 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i11 %tmp_19 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 122 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i13 %p_shl_cast, %zext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 123 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (1.73ns)   --->   "%add_ln1117_6 = add i10 %sub_ln1117_2, %zext_ln32_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 124 'add' 'add_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i5 %select_ln32_10 to i10" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 125 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln1117_7 = add i10 %sub_ln1117, %zext_ln32_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 126 'add' 'add_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i10 %add_ln1117_7 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 127 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 128 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.73ns)   --->   "%add_ln1117_8 = add i10 %sub_ln1117_1, %zext_ln32_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 129 'add' 'add_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i10 %add_ln1117_8 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 130 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 131 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln1117_9 = add i10 %sub_ln1117_2, %zext_ln32_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 132 'add' 'add_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%input_1_V_addr_6 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 133 'getelementptr' 'input_1_V_addr_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%input_1_V_addr_7 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 134 'getelementptr' 'input_1_V_addr_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %select_ln32_7 to i13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 135 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_7 = add i13 %sub_ln203, %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 136 'add' 'add_ln203_7' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i13 %add_ln203_7 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 137 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 138 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i8 %conv_1_weights_V_0_0_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 139 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 140 'load' 'input_1_V_load' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 141 [1/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 141 'load' 'input_0_V_load' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 142 [1/1] (0.70ns)   --->   "%select_ln1117 = select i1 %trunc_ln32, i14 %input_1_V_load, i14 %input_0_V_load" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 142 'select' 'select_ln1117' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %select_ln1117 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 143 'sext' 'sext_ln1118' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1117_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 144 'mul' 'mul_ln1118' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i8 %conv_1_weights_V_0_1_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 145 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (3.25ns)   --->   "%input_1_V_load_1 = load i14* %input_1_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 146 'load' 'input_1_V_load_1' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i14* %input_0_V_addr_3, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 147 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 148 [1/1] (0.70ns)   --->   "%select_ln1117_1 = select i1 %trunc_ln32, i14 %input_1_V_load_1, i14 %input_0_V_load_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 148 'select' 'select_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %select_ln1117_1 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 149 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i22 %sext_ln1118_2, %sext_ln1117_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 150 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %mul_ln1118_1 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 151 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 152 'partselect' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 153 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i22 %shl_ln to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 154 'zext' 'zext_ln703' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i23 %sext_ln1118_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 155 'zext' 'zext_ln1192' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.28ns)   --->   "%add_ln1192 = add i24 %zext_ln1192, %zext_ln703" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 156 'add' 'add_ln1192' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [2/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 157 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 158 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 158 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 159 'partselect' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i9 %conv_1_weights_V_1_0_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 160 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 161 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i14* %input_0_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 161 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 162 [1/2] (3.25ns)   --->   "%input_1_V_load_3 = load i14* %input_1_V_addr_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 162 'load' 'input_1_V_load_3' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 163 [1/1] (0.70ns)   --->   "%select_ln1117_3 = select i1 %trunc_ln32, i14 %input_0_V_load_3, i14 %input_1_V_load_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 163 'select' 'select_ln1117_3' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %select_ln1117_3 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 164 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i23 %sext_ln1118_6, %sext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 165 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i8 %conv_1_weights_V_1_1_2 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 166 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 167 [1/2] (3.25ns)   --->   "%input_0_V_load_4 = load i14* %input_0_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 167 'load' 'input_0_V_load_4' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 168 [1/2] (3.25ns)   --->   "%input_1_V_load_4 = load i14* %input_1_V_addr_4, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 168 'load' 'input_1_V_load_4' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 169 [1/1] (0.70ns)   --->   "%select_ln1117_4 = select i1 %trunc_ln32, i14 %input_0_V_load_4, i14 %input_1_V_load_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 169 'select' 'select_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %select_ln1117_4 to i22" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 170 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i22 %sext_ln1118_8, %sext_ln1117_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 171 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 172 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 173 [2/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 173 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 174 [2/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 174 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 175 [2/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 175 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_4 : Operation 176 [1/1] (1.65ns)   --->   "%f = add i3 %select_ln32_7, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 176 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 177 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i10 %add_ln1117_6 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 178 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 179 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%input_1_V_addr_5 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 180 'getelementptr' 'input_1_V_addr_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i10 %add_ln1117_9 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 181 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [392 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 182 'getelementptr' 'input_0_V_addr_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%input_1_V_addr_8 = getelementptr [392 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_16" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 183 'getelementptr' 'input_1_V_addr_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i9 %conv_1_weights_V_0_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 184 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 185 [1/2] (3.25ns)   --->   "%input_1_V_load_2 = load i14* %input_1_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 185 'load' 'input_1_V_load_2' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 186 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i14* %input_0_V_addr_6, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 186 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 187 [1/1] (0.70ns)   --->   "%select_ln1117_2 = select i1 %trunc_ln32, i14 %input_1_V_load_2, i14 %input_0_V_load_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 187 'select' 'select_ln1117_2' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %select_ln1117_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 188 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i23 %sext_ln1118_4, %sext_ln1117_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 189 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i23 %mul_ln1118_2 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 190 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_9, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 191 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i22 %shl_ln728_1 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 192 'zext' 'zext_ln703_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i24 %sext_ln1118_5 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 193 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.31ns)   --->   "%add_ln1192_1 = add i25 %zext_ln1192_1, %zext_ln703_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 194 'add' 'add_ln1192_1' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i23 %mul_ln1118_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 195 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 196 'partselect' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 197 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i22 %shl_ln728_2 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 198 'zext' 'zext_ln703_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i24 %sext_ln1118_7 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 199 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.31ns)   --->   "%add_ln1192_2 = add i25 %zext_ln1192_2, %zext_ln703_3" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 200 'add' 'add_ln1192_2' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %mul_ln1118_4 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 201 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 202 'partselect' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 203 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i22 %shl_ln728_3 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 204 'zext' 'zext_ln703_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i23 %sext_ln1118_9 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 205 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (2.28ns)   --->   "%add_ln1192_3 = add i24 %zext_ln1192_3, %zext_ln703_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 206 'add' 'add_ln1192_3' <Predicate = (!icmp_ln8)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i9 %conv_1_weights_V_1_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 207 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 208 [1/2] (3.25ns)   --->   "%input_0_V_load_5 = load i14* %input_0_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 208 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 209 [1/2] (3.25ns)   --->   "%input_1_V_load_5 = load i14* %input_1_V_addr_7, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 209 'load' 'input_1_V_load_5' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 210 [1/1] (0.70ns)   --->   "%select_ln1117_5 = select i1 %trunc_ln32, i14 %input_0_V_load_5, i14 %input_1_V_load_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 210 'select' 'select_ln1117_5' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %select_ln1117_5 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 211 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i23 %sext_ln1118_10, %sext_ln1117_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 212 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 213 'partselect' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i9 %conv_1_weights_V_2_0_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 214 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 215 [1/2] (3.25ns)   --->   "%input_1_V_load_6 = load i14* %input_1_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 215 'load' 'input_1_V_load_6' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 216 [1/2] (3.25ns)   --->   "%input_0_V_load_6 = load i14* %input_0_V_addr_2, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 216 'load' 'input_0_V_load_6' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 217 [1/1] (0.70ns)   --->   "%select_ln1117_6 = select i1 %trunc_ln32, i14 %input_1_V_load_6, i14 %input_0_V_load_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 217 'select' 'select_ln1117_6' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %select_ln1117_6 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 218 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i23 %sext_ln1118_12, %sext_ln1117_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 219 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_1_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_1, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 220 'getelementptr' 'conv_1_weights_V_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 221 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 221 'load' 'conv_1_weights_V_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_5 : Operation 222 [2/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 222 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 223 [2/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 223 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%conv_1_weights_V_2_2_1 = getelementptr [6 x i9]* @conv_1_weights_V_2_2, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 224 'getelementptr' 'conv_1_weights_V_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (3.25ns)   --->   "%conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 225 'load' 'conv_1_weights_V_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_5 : Operation 226 [2/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 226 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 227 [2/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 227 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 228 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 229 [2/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 229 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 16.7>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i23 %mul_ln1118_5 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 230 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 231 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i22 %shl_ln728_4 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 232 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i24 %sext_ln1118_11 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 233 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (2.31ns)   --->   "%add_ln1192_4 = add i25 %zext_ln1192_4, %zext_ln703_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 234 'add' 'add_ln1192_4' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i23 %mul_ln1118_6 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 235 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 236 'partselect' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 237 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i22 %shl_ln728_5 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 238 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i24 %sext_ln1118_13 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 239 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (2.31ns)   --->   "%add_ln1192_5 = add i25 %zext_ln1192_5, %zext_ln703_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 240 'add' 'add_ln1192_5' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_1_2 = load i9* %conv_1_weights_V_2_1_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 241 'load' 'conv_1_weights_V_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i9 %conv_1_weights_V_2_1_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 242 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 243 [1/2] (3.25ns)   --->   "%input_1_V_load_7 = load i14* %input_1_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 243 'load' 'input_1_V_load_7' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 244 [1/2] (3.25ns)   --->   "%input_0_V_load_7 = load i14* %input_0_V_addr_5, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 244 'load' 'input_0_V_load_7' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 245 [1/1] (0.70ns)   --->   "%select_ln1117_7 = select i1 %trunc_ln32, i14 %input_1_V_load_7, i14 %input_0_V_load_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 245 'select' 'select_ln1117_7' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %select_ln1117_7 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 246 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i23 %sext_ln1118_14, %sext_ln1117_9" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 247 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i23 %mul_ln1118_7 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 248 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 249 'partselect' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 250 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i22 %shl_ln728_6 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 251 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i24 %sext_ln1118_15 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 252 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (2.31ns)   --->   "%add_ln1192_6 = add i25 %zext_ln1192_6, %zext_ln703_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 253 'add' 'add_ln1192_6' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/2] (3.25ns)   --->   "%conv_1_weights_V_2_2_2 = load i9* %conv_1_weights_V_2_2_1, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 254 'load' 'conv_1_weights_V_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i9 %conv_1_weights_V_2_2_2 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 255 'sext' 'sext_ln1117_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 256 [1/2] (3.25ns)   --->   "%input_1_V_load_8 = load i14* %input_1_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 256 'load' 'input_1_V_load_8' <Predicate = (!icmp_ln8 & trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 257 [1/2] (3.25ns)   --->   "%input_0_V_load_8 = load i14* %input_0_V_addr_8, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 257 'load' 'input_0_V_load_8' <Predicate = (!icmp_ln8 & !trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_6 : Operation 258 [1/1] (0.70ns)   --->   "%select_ln1117_8 = select i1 %trunc_ln32, i14 %input_1_V_load_8, i14 %input_0_V_load_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 258 'select' 'select_ln1117_8' <Predicate = (!icmp_ln8)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %select_ln1117_8 to i23" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 259 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i23 %sext_ln1118_16, %sext_ln1117_10" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 260 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i23 %mul_ln1118_8 to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 261 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 262 'partselect' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 263 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i22 %shl_ln728_7 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 264 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i24 %sext_ln1118_17 to i25" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 265 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (2.31ns)   --->   "%add_ln1192_7 = add i25 %zext_ln1192_7, %zext_ln703_8" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 266 'add' 'add_ln1192_7' <Predicate = (!icmp_ln8)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 267 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 268 [1/2] (3.25ns)   --->   "%p_Val2_s = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 268 'load' 'p_Val2_s' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_s to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 269 'sext' 'sext_ln1265' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (1.81ns)   --->   "%p_Val2_28 = add i14 %trunc_ln708_8, %sext_ln1265" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 270 'add' 'p_Val2_28' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.4>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 271 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 272 'speclooptripcount' 'empty_73' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 273 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 274 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 275 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41050) nounwind" [cnn_ap_lp/conv_1.cpp:16]   --->   Operation 276 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %p_Val2_28, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 277 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln8)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 278 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_28, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 279 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %p_Val2_28" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 280 'sub' 'tmp_V' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.70ns)   --->   "%tmp_V_8 = select i1 %p_Result_32, i14 %tmp_V, i14 %p_Val2_28" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 281 'select' 'tmp_V_8' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_8, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 282 'partselect' 'p_Result_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 283 'bitconcatenate' 'p_Result_33' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 284 'cttz' 'l' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 285 'sub' 'sub_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 286 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 287 'add' 'lsb_index' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 288 'partselect' 'tmp_21' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_21, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 289 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 290 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 291 'sub' 'sub_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 292 'zext' 'zext_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 293 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i14 %tmp_V_8, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 294 'and' 'p_Result_29' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_29, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 295 'icmp' 'icmp_ln897_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 296 'and' 'a' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 297 'bitselect' 'tmp_22' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_22, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 298 'xor' 'xor_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 299 'add' 'add_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_8, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 300 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 301 'and' 'and_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 302 'or' 'or_ln899' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 303 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97>
ST_7 : Operation 304 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 304 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 305 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 16.8>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i14 %tmp_V_8 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 306 'zext' 'm' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i14 %tmp_V_8 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 307 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 308 'add' 'add_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 309 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 310 'zext' 'zext_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 311 'sub' 'sub_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 312 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 313 'shl' 'shl_ln908' <Predicate = (!icmp_ln8 & !icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 314 'select' 'm_7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 315 'zext' 'zext_ln911' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 316 'add' 'm_8' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 317 'partselect' 'm_s' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 318 'zext' 'm_11' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 319 'bitselect' 'tmp_23' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_23, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 320 'select' 'select_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 321 'sub' 'sub_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 322 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 322 'add' 'add_ln915' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 323 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_7, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 324 'partset' 'p_Result_34' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 325 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 326 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 327 'icmp' 'icmp_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln7, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 328 'icmp' 'icmp_ln924_2' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 329 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.4>
ST_9 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 330 'or' 'or_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 331 'dcmp' 'tmp_4' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 332 'and' 'and_ln924' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter1_Loop_end, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 333 'br' <Predicate = (!icmp_ln8 & !icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 334 [1/1] (1.76ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 334 'br' <Predicate = (!icmp_ln8 & !and_ln924) | (!icmp_ln8 & icmp_ln885)> <Delay = 1.76>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %p_Val2_28, %_ifconv ]"   --->   Operation 335 'phi' 'storemerge' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 336 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 4056> <RAM>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_5)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 337 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 338 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 339 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten39', cnn_ap_lp/conv_1.cpp:8) with incoming values : ('add_ln8', cnn_ap_lp/conv_1.cpp:8) [16]  (1.77 ns)

 <State 2>: 9.38ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn_ap_lp/conv_1.cpp:32) with incoming values : ('select_ln32_1', cnn_ap_lp/conv_1.cpp:32) [17]  (0 ns)
	'add' operation ('r', cnn_ap_lp/conv_1.cpp:23) [22]  (1.78 ns)
	'select' operation ('select_ln32_1', cnn_ap_lp/conv_1.cpp:32) [34]  (1.22 ns)
	'mul' operation of DSP[83] ('mul_ln203', cnn_ap_lp/conv_1.cpp:30) [36]  (3.36 ns)
	'add' operation of DSP[83] ('add_ln203', cnn_ap_lp/conv_1.cpp:30) [83]  (3.02 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln1117', cnn_ap_lp/conv_1.cpp:23) [43]  (1.82 ns)
	'add' operation ('add_ln1117', cnn_ap_lp/conv_1.cpp:23) [71]  (1.73 ns)
	'getelementptr' operation ('input_1_V_addr', cnn_ap_lp/conv_1.cpp:23) [80]  (0 ns)
	'load' operation ('input_1_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [129]  (3.25 ns)

 <State 4>: 12.6ns
The critical path consists of the following:
	'load' operation ('input_1_V_load', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [129]  (3.25 ns)
	'select' operation ('select_ln1117', cnn_ap_lp/conv_1.cpp:23) [131]  (0.702 ns)
	'mul' operation of DSP[133] ('mul_ln1118', cnn_ap_lp/conv_1.cpp:23) [133]  (6.38 ns)
	'add' operation ('add_ln1192', cnn_ap_lp/conv_1.cpp:23) [147]  (2.28 ns)

 <State 5>: 17.2ns
The critical path consists of the following:
	'load' operation ('input_1_V_load_2', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [151]  (3.25 ns)
	'select' operation ('select_ln1117_2', cnn_ap_lp/conv_1.cpp:23) [153]  (0.702 ns)
	'mul' operation of DSP[155] ('mul_ln1118_2', cnn_ap_lp/conv_1.cpp:23) [155]  (6.38 ns)
	'add' operation ('add_ln1192_1', cnn_ap_lp/conv_1.cpp:23) [161]  (2.31 ns)
	'add' operation ('add_ln1192_2', cnn_ap_lp/conv_1.cpp:23) [175]  (2.31 ns)
	'add' operation ('add_ln1192_3', cnn_ap_lp/conv_1.cpp:23) [189]  (2.28 ns)

 <State 6>: 16.8ns
The critical path consists of the following:
	'load' operation ('input_1_V_load_7', cnn_ap_lp/conv_1.cpp:23) on array 'input_1_V' [221]  (3.25 ns)
	'select' operation ('select_ln1117_7', cnn_ap_lp/conv_1.cpp:23) [223]  (0.702 ns)
	'mul' operation of DSP[225] ('mul_ln1118_7', cnn_ap_lp/conv_1.cpp:23) [225]  (6.38 ns)
	'add' operation ('add_ln1192_6', cnn_ap_lp/conv_1.cpp:23) [231]  (2.31 ns)
	'add' operation ('add_ln1192_7', cnn_ap_lp/conv_1.cpp:23) [245]  (2.31 ns)
	'add' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [250]  (1.81 ns)

 <State 7>: 14.5ns
The critical path consists of the following:
	'sub' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:29) [255]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_lp/conv_1.cpp:29) [256]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_lp/conv_1.cpp:29) [259]  (3.4 ns)
	'sub' operation ('sub_ln894', cnn_ap_lp/conv_1.cpp:29) [260]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_lp/conv_1.cpp:29) [262]  (2.55 ns)
	'icmp' operation ('icmp_ln897', cnn_ap_lp/conv_1.cpp:29) [264]  (2.47 ns)
	'and' operation ('a', cnn_ap_lp/conv_1.cpp:29) [271]  (0 ns)
	'or' operation ('or_ln899', cnn_ap_lp/conv_1.cpp:29) [277]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 8>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', cnn_ap_lp/conv_1.cpp:29) [282]  (2.55 ns)
	'lshr' operation ('lshr_ln908', cnn_ap_lp/conv_1.cpp:29) [283]  (0 ns)
	'select' operation ('m', cnn_ap_lp/conv_1.cpp:29) [288]  (0 ns)
	'add' operation ('m', cnn_ap_lp/conv_1.cpp:29) [290]  (4.42 ns)
	'select' operation ('select_ln915', cnn_ap_lp/conv_1.cpp:29) [294]  (0.692 ns)
	'add' operation ('add_ln915', cnn_ap_lp/conv_1.cpp:29) [297]  (3.76 ns)
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [305]  (5.46 ns)

 <State 9>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4', cnn_ap_lp/conv_1.cpp:29) [305]  (5.46 ns)
	'and' operation ('and_ln924', cnn_ap_lp/conv_1.cpp:29) [306]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [311]  (1.77 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', cnn_ap_lp/conv_1.cpp:26) [311]  (0 ns)
	'store' operation ('store_ln30', cnn_ap_lp/conv_1.cpp:30) of variable '__Val2__' on array 'conv_out_V' [312]  (3.25 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
