

================================================================
== Synthesis Summary Report of 'concat'
================================================================
+ General Information: 
    * Date:           Fri May 31 15:39:29 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Concat_HLS.prj
    * Solution:       sol (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+-----------+-----------+-------------+-----+
    |                            Modules                           | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |           |           |             |     |
    |                            & Loops                           | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF    |     LUT     | URAM|
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+-----------+-----------+-------------+-----+
    |+ concat*                                                     |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  30 (4%)|  457 (26%)|  9108 (1%)|  45410 (19%)|    -|
    | + entry_proc                                                 |     -|  5.46|        0|   0.000|         -|        0|     -|        no|        -|          -|    3 (~0%)|     74 (~0%)|    -|
    | + read_inputs_ap_uint_256_ap_int_8_32u_s                     |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|    3 (~0%)|  823 (~0%)|    824 (~0%)|    -|
    |  o VITIS_LOOP_15_1                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|          -|          -|            -|    -|
    |  o VITIS_LOOP_20_2                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|          -|          -|            -|    -|
    | + requant_ap_uint_256_ap_int_8_ap_int_8_32u_s                |     -|  0.30|        -|       -|         -|        -|     -|        no|        -|  451 (26%)|  4930 (1%)|  40422 (17%)|    -|
    |  o VITIS_LOOP_43_1                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|          -|          -|            -|    -|
    |  o VITIS_LOOP_68_3                                           |     -|  7.30|        -|       -|         3|        -|     -|        no|        -|          -|          -|            -|    -|
    | + store_ap_uint_256_ap_int_8_32u_s                           |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|    3 (~0%)|  446 (~0%)|    670 (~0%)|    -|
    |  + store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_103_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|        -|          -|  289 (~0%)|    113 (~0%)|    -|
    |   o VITIS_LOOP_103_1                                         |     -|  7.30|        -|       -|         3|        1|     -|       yes|        -|          -|          -|            -|    -|
    +--------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+-----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface         | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                   | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_concat_data | 256 -> 256 | 64            | 32      | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_concat_addr | 32         | 7             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_concat_addr | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_concat_addr | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_concat_addr | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_concat_addr | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_concat_addr | input_data_addr1  | 0x10   | 32    | W      | Data signal of input_data_addr1  |                                                                      |
| s_axi_concat_addr | input_data_addr2  | 0x18   | 32    | W      | Data signal of input_data_addr2  |                                                                      |
| s_axi_concat_addr | output_data_addr3 | 0x20   | 32    | W      | Data signal of output_data_addr3 |                                                                      |
| s_axi_concat_addr | ROWS              | 0x28   | 32    | W      | Data signal of ROWS              |                                                                      |
| s_axi_concat_addr | COLS              | 0x30   | 32    | W      | Data signal of COLS              |                                                                      |
| s_axi_concat_addr | mul1              | 0x38   | 32    | W      | Data signal of mul1              |                                                                      |
| s_axi_concat_addr | shift1            | 0x40   | 32    | W      | Data signal of shift1            |                                                                      |
| s_axi_concat_addr | mul2              | 0x48   | 32    | W      | Data signal of mul2              |                                                                      |
| s_axi_concat_addr | shift2            | 0x50   | 32    | W      | Data signal of shift2            |                                                                      |
| s_axi_concat_addr | inputs_1          | 0x58   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | inputs_2          | 0x5c   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | outputs_1         | 0x64   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | outputs_2         | 0x68   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | concat_flag       | 0x70   | 32    | R      | Data signal of concat_flag       |                                                                      |
| s_axi_concat_addr | concat_flag_ctrl  | 0x74   | 32    | R      | Control signal of concat_flag    | 0=concat_flag_ap_vld                                                 |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| input_data_addr1  | in        | unsigned int  |
| input_data_addr2  | in        | unsigned int  |
| output_data_addr3 | in        | unsigned int  |
| ROWS              | in        | unsigned int  |
| COLS              | in        | unsigned int  |
| mul1              | in        | int           |
| shift1            | in        | int           |
| mul2              | in        | int           |
| shift2            | in        | int           |
| inputs            | inout     | ap_uint<256>* |
| outputs           | inout     | ap_uint<256>* |
| concat_flag       | out       | bool&         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| Argument          | HW Interface      | HW Type   | HW Usage | HW Info                                     |
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| input_data_addr1  | s_axi_concat_addr | register  |          | name=input_data_addr1 offset=0x10 range=32  |
| input_data_addr2  | s_axi_concat_addr | register  |          | name=input_data_addr2 offset=0x18 range=32  |
| output_data_addr3 | s_axi_concat_addr | register  |          | name=output_data_addr3 offset=0x20 range=32 |
| ROWS              | s_axi_concat_addr | register  |          | name=ROWS offset=0x28 range=32              |
| COLS              | s_axi_concat_addr | register  |          | name=COLS offset=0x30 range=32              |
| mul1              | s_axi_concat_addr | register  |          | name=mul1 offset=0x38 range=32              |
| shift1            | s_axi_concat_addr | register  |          | name=shift1 offset=0x40 range=32            |
| mul2              | s_axi_concat_addr | register  |          | name=mul2 offset=0x48 range=32              |
| shift2            | s_axi_concat_addr | register  |          | name=shift2 offset=0x50 range=32            |
| inputs            | m_axi_concat_data | interface |          |                                             |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_1 offset=0x58 range=32          |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_2 offset=0x5c range=32          |
| outputs           | m_axi_concat_data | interface |          |                                             |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_1 offset=0x64 range=32         |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_2 offset=0x68 range=32         |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag offset=0x70 range=32       |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag_ctrl offset=0x74 range=32  |
+-------------------+-------------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+
| HW Interface      | Loop             | Direction | Length   | Width | Location                                                                                                      |
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+
| m_axi_concat_data | VITIS_LOOP_15_1  | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19  |
| m_axi_concat_data | VITIS_LOOP_20_2  | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19  |
| m_axi_concat_data | VITIS_LOOP_103_1 | write     | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20 |
+-------------------+------------------+-----------+----------+-------+---------------------------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Loop             | Problem                                                                                                | Resolution | Location                                                                                                      |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
| m_axi_concat_data | inputs   | VITIS_LOOP_20_2  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:20:19  |
| m_axi_concat_data | inputs   | VITIS_LOOP_15_1  | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:15:19  |
| m_axi_concat_data | outputs  | VITIS_LOOP_103_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:103:20 |
+-------------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                                         | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+--------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + concat                                                     | 457 |        |                     |     |        |         |
|  + read_inputs_ap_uint_256_ap_int_8_32u_s                    | 3   |        |                     |     |        |         |
|    mul_32s_32s_32_1_1_U13                                    | 3   |        | mul                 | mul | auto   | 0       |
|    add_ln15_fu_215_p2                                        | -   |        | add_ln15            | add | fabric | 0       |
|    add_ln15_1_fu_254_p2                                      | -   |        | add_ln15_1          | add | fabric | 0       |
|    add_ln20_fu_276_p2                                        | -   |        | add_ln20            | add | fabric | 0       |
|    add_ln20_1_fu_314_p2                                      | -   |        | add_ln20_1          | add | fabric | 0       |
|  + requant_ap_uint_256_ap_int_8_ap_int_8_32u_s               | 451 |        |                     |     |        |         |
|    sub_ln38_fu_741_p2                                        | -   |        | sub_ln38            | sub | fabric | 0       |
|    mul_32s_32s_32_1_1_U24                                    | 3   |        | mul                 | mul | auto   | 0       |
|    total_right_shift_fu_785_p2                               | -   |        | total_right_shift   | add | fabric | 0       |
|    sub18_fu_791_p2                                           | -   |        | sub18               | add | fabric | 0       |
|    add_ln43_fu_824_p2                                        | -   |        | add_ln43            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U25                                    | 7   |        | temp_2              | mul | auto   | 0       |
|    temp_3_fu_932_p2                                          | -   |        | temp_3              | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U26                                    | 7   |        | temp_8              | mul | auto   | 0       |
|    temp_9_fu_958_p2                                          | -   |        | temp_9              | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U27                                    | 7   |        | temp_42             | mul | auto   | 0       |
|    temp_43_fu_984_p2                                         | -   |        | temp_43             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U28                                    | 7   |        | temp_47             | mul | auto   | 0       |
|    temp_48_fu_1010_p2                                        | -   |        | temp_48             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U29                                    | 7   |        | temp_52             | mul | auto   | 0       |
|    temp_53_fu_1036_p2                                        | -   |        | temp_53             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U30                                    | 7   |        | temp_57             | mul | auto   | 0       |
|    temp_58_fu_1062_p2                                        | -   |        | temp_58             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U31                                    | 7   |        | temp_62             | mul | auto   | 0       |
|    temp_63_fu_1088_p2                                        | -   |        | temp_63             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U32                                    | 7   |        | temp_67             | mul | auto   | 0       |
|    temp_68_fu_1114_p2                                        | -   |        | temp_68             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U33                                    | 7   |        | temp_72             | mul | auto   | 0       |
|    temp_73_fu_1140_p2                                        | -   |        | temp_73             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U34                                    | 7   |        | temp_77             | mul | auto   | 0       |
|    temp_78_fu_1166_p2                                        | -   |        | temp_78             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U35                                    | 7   |        | temp_82             | mul | auto   | 0       |
|    temp_83_fu_1192_p2                                        | -   |        | temp_83             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U36                                    | 7   |        | temp_87             | mul | auto   | 0       |
|    temp_88_fu_1218_p2                                        | -   |        | temp_88             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U37                                    | 7   |        | temp_92             | mul | auto   | 0       |
|    temp_93_fu_1244_p2                                        | -   |        | temp_93             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U38                                    | 7   |        | temp_97             | mul | auto   | 0       |
|    temp_98_fu_1270_p2                                        | -   |        | temp_98             | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U39                                    | 7   |        | temp_102            | mul | auto   | 0       |
|    temp_103_fu_1296_p2                                       | -   |        | temp_103            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U40                                    | 7   |        | temp_107            | mul | auto   | 0       |
|    temp_108_fu_1322_p2                                       | -   |        | temp_108            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U41                                    | 7   |        | temp_112            | mul | auto   | 0       |
|    temp_113_fu_1348_p2                                       | -   |        | temp_113            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U42                                    | 7   |        | temp_117            | mul | auto   | 0       |
|    temp_118_fu_1374_p2                                       | -   |        | temp_118            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U43                                    | 7   |        | temp_122            | mul | auto   | 0       |
|    temp_123_fu_1400_p2                                       | -   |        | temp_123            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U44                                    | 7   |        | temp_127            | mul | auto   | 0       |
|    temp_128_fu_1426_p2                                       | -   |        | temp_128            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U45                                    | 7   |        | temp_132            | mul | auto   | 0       |
|    temp_133_fu_1452_p2                                       | -   |        | temp_133            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U46                                    | 7   |        | temp_137            | mul | auto   | 0       |
|    temp_138_fu_1478_p2                                       | -   |        | temp_138            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U47                                    | 7   |        | temp_142            | mul | auto   | 0       |
|    temp_143_fu_1504_p2                                       | -   |        | temp_143            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U48                                    | 7   |        | temp_147            | mul | auto   | 0       |
|    temp_148_fu_1530_p2                                       | -   |        | temp_148            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U49                                    | 7   |        | temp_152            | mul | auto   | 0       |
|    temp_153_fu_1556_p2                                       | -   |        | temp_153            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U50                                    | 7   |        | temp_157            | mul | auto   | 0       |
|    temp_158_fu_1582_p2                                       | -   |        | temp_158            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U51                                    | 7   |        | temp_162            | mul | auto   | 0       |
|    temp_163_fu_1608_p2                                       | -   |        | temp_163            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U52                                    | 7   |        | temp_167            | mul | auto   | 0       |
|    temp_168_fu_1634_p2                                       | -   |        | temp_168            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U53                                    | 7   |        | temp_193            | mul | auto   | 0       |
|    temp_194_fu_1660_p2                                       | -   |        | temp_194            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U54                                    | 7   |        | temp_198            | mul | auto   | 0       |
|    temp_200_fu_1686_p2                                       | -   |        | temp_200            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U55                                    | 7   |        | temp_205            | mul | auto   | 0       |
|    temp_207_fu_1712_p2                                       | -   |        | temp_207            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U56                                    | 7   |        | temp_211            | mul | auto   | 0       |
|    temp_212_fu_1738_p2                                       | -   |        | temp_212            | add | fabric | 0       |
|    sub64_fu_844_p2                                           | -   |        | sub64               | sub | fabric | 0       |
|    total_right_shift_1_fu_881_p2                             | -   |        | total_right_shift_1 | add | fabric | 0       |
|    sub77_fu_887_p2                                           | -   |        | sub77               | add | fabric | 0       |
|    add_ln68_fu_3420_p2                                       | -   |        | add_ln68            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U57                                    | 7   |        | temp_225            | mul | auto   | 0       |
|    temp_226_fu_3455_p2                                       | -   |        | temp_226            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U58                                    | 7   |        | temp_231            | mul | auto   | 0       |
|    temp_232_fu_3481_p2                                       | -   |        | temp_232            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U59                                    | 7   |        | temp_237            | mul | auto   | 0       |
|    temp_238_fu_3507_p2                                       | -   |        | temp_238            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U60                                    | 7   |        | temp_243            | mul | auto   | 0       |
|    temp_244_fu_3533_p2                                       | -   |        | temp_244            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U61                                    | 7   |        | temp_249            | mul | auto   | 0       |
|    temp_250_fu_3559_p2                                       | -   |        | temp_250            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U62                                    | 7   |        | temp_255            | mul | auto   | 0       |
|    temp_256_fu_3585_p2                                       | -   |        | temp_256            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U63                                    | 7   |        | temp_261            | mul | auto   | 0       |
|    temp_262_fu_3611_p2                                       | -   |        | temp_262            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U64                                    | 7   |        | temp_267            | mul | auto   | 0       |
|    temp_268_fu_3637_p2                                       | -   |        | temp_268            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U65                                    | 7   |        | temp_273            | mul | auto   | 0       |
|    temp_274_fu_3663_p2                                       | -   |        | temp_274            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U66                                    | 7   |        | temp_279            | mul | auto   | 0       |
|    temp_280_fu_3689_p2                                       | -   |        | temp_280            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U67                                    | 7   |        | temp_285            | mul | auto   | 0       |
|    temp_286_fu_3715_p2                                       | -   |        | temp_286            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U68                                    | 7   |        | temp_291            | mul | auto   | 0       |
|    temp_292_fu_3741_p2                                       | -   |        | temp_292            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U69                                    | 7   |        | temp_297            | mul | auto   | 0       |
|    temp_298_fu_3767_p2                                       | -   |        | temp_298            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U70                                    | 7   |        | temp_303            | mul | auto   | 0       |
|    temp_304_fu_3793_p2                                       | -   |        | temp_304            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U71                                    | 7   |        | temp_309            | mul | auto   | 0       |
|    temp_310_fu_3819_p2                                       | -   |        | temp_310            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U72                                    | 7   |        | temp_315            | mul | auto   | 0       |
|    temp_316_fu_3845_p2                                       | -   |        | temp_316            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U73                                    | 7   |        | temp_321            | mul | auto   | 0       |
|    temp_322_fu_3871_p2                                       | -   |        | temp_322            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U74                                    | 7   |        | temp_327            | mul | auto   | 0       |
|    temp_328_fu_3897_p2                                       | -   |        | temp_328            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U75                                    | 7   |        | temp_333            | mul | auto   | 0       |
|    temp_334_fu_3923_p2                                       | -   |        | temp_334            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U76                                    | 7   |        | temp_339            | mul | auto   | 0       |
|    temp_340_fu_3949_p2                                       | -   |        | temp_340            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U77                                    | 7   |        | temp_345            | mul | auto   | 0       |
|    temp_346_fu_3975_p2                                       | -   |        | temp_346            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U78                                    | 7   |        | temp_351            | mul | auto   | 0       |
|    temp_352_fu_4001_p2                                       | -   |        | temp_352            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U79                                    | 7   |        | temp_357            | mul | auto   | 0       |
|    temp_358_fu_4027_p2                                       | -   |        | temp_358            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U80                                    | 7   |        | temp_363            | mul | auto   | 0       |
|    temp_364_fu_4053_p2                                       | -   |        | temp_364            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U81                                    | 7   |        | temp_369            | mul | auto   | 0       |
|    temp_370_fu_4079_p2                                       | -   |        | temp_370            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U82                                    | 7   |        | temp_375            | mul | auto   | 0       |
|    temp_376_fu_4105_p2                                       | -   |        | temp_376            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U83                                    | 7   |        | temp_381            | mul | auto   | 0       |
|    temp_382_fu_4131_p2                                       | -   |        | temp_382            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U84                                    | 7   |        | temp_387            | mul | auto   | 0       |
|    temp_388_fu_4157_p2                                       | -   |        | temp_388            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U85                                    | 7   |        | temp_393            | mul | auto   | 0       |
|    temp_394_fu_4183_p2                                       | -   |        | temp_394            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U86                                    | 7   |        | temp_399            | mul | auto   | 0       |
|    temp_400_fu_4209_p2                                       | -   |        | temp_400            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U87                                    | 7   |        | temp_406            | mul | auto   | 0       |
|    temp_407_fu_4235_p2                                       | -   |        | temp_407            | add | fabric | 0       |
|    mul_64s_32s_64_1_1_U88                                    | 7   |        | temp_412            | mul | auto   | 0       |
|    temp_413_fu_4261_p2                                       | -   |        | temp_413            | add | fabric | 0       |
|  + store_ap_uint_256_ap_int_8_32u_s                          | 3   |        |                     |     |        |         |
|    mul_32s_32s_32_1_1_U104                                   | 3   |        | mul11               | mul | auto   | 0       |
|    add_ln103_fu_170_p2                                       | -   |        | add_ln103           | add | fabric | 0       |
|   + store_ap_uint_256_ap_int_8_32u_Pipeline_VITIS_LOOP_103_1 | 0   |        |                     |     |        |         |
|     add_ln103_fu_104_p2                                      | -   |        | add_ln103           | add | fabric | 0       |
+--------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------+------+------+--------+---------------------+---------+--------+---------+
| Name                    | BRAM | URAM | Pragma | Variable            | Storage | Impl   | Latency |
+-------------------------+------+------+--------+---------------------+---------+--------+---------+
| + concat                | 30   | 0    |        |                     |         |        |         |
|   outputs_c_U           | -    | -    |        | outputs_c           | fifo    | srl    | 0       |
|   shift2_c_U            | -    | -    |        | shift2_c            | fifo    | srl    | 0       |
|   mul2_c_U              | -    | -    |        | mul2_c              | fifo    | srl    | 0       |
|   shift1_c_U            | -    | -    |        | shift1_c            | fifo    | srl    | 0       |
|   mul1_c_U              | -    | -    |        | mul1_c              | fifo    | srl    | 0       |
|   COLS_c10_U            | -    | -    |        | COLS_c10            | fifo    | srl    | 0       |
|   COLS_c_U              | -    | -    |        | COLS_c              | fifo    | srl    | 0       |
|   ROWS_c9_U             | -    | -    |        | ROWS_c9             | fifo    | srl    | 0       |
|   ROWS_c_U              | -    | -    |        | ROWS_c              | fifo    | srl    | 0       |
|   output_data_addr3_c_U | -    | -    |        | output_data_addr3_c | fifo    | srl    | 0       |
|   input_stream_U        | 15   | -    |        | input_stream        | fifo    | memory | 0       |
|   output_stream_U       | 15   | -    |        | output_stream       | fifo    | memory | 0       |
+-------------------------+------+------+--------+---------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------+----------+-----------------------------------+--------------------------------------------+
| Type   | Options  | Location                          | Messages                                   |
+--------+----------+-----------------------------------+--------------------------------------------+
| unroll | factor=2 | include/helpers.hpp:41 in requant | Only for/while loops support the 'Unroll ' |
| unroll | factor=2 | include/helpers.hpp:67 in requant | Only for/while loops support the 'Unroll ' |
+--------+----------+-----------------------------------+--------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                                        | Location                                                           |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| pipeline        |                                                                | include/helpers.hpp:14 in read_inputs                              |
| pipeline        |                                                                | include/helpers.hpp:19 in read_inputs                              |
| pipeline        |                                                                | include/helpers.hpp:40 in requant                                  |
| pipeline        |                                                                | include/helpers.hpp:66 in requant                                  |
| pipeline        |                                                                | include/helpers.hpp:104 in store                                   |
| inline          |                                                                | include/types.hpp:53 in getval                                     |
| inline          |                                                                | include/types.hpp:60 in operator[]                                 |
| inline          |                                                                | include/types.hpp:67 in operator[]                                 |
| inline          |                                                                | include/types.hpp:74 in getvaladdr                                 |
| inline          |                                                                | include/types.hpp:79 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:80 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:84 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:85 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:90 in constructor                                |
| unroll          |                                                                | include/types.hpp:92 in constructor                                |
| inline          |                                                                | include/types.hpp:97 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:98 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:102 in constructor                               |
| unroll          |                                                                | include/types.hpp:104 in constructor                               |
| inline          |                                                                | include/types.hpp:111 in widetype<t, t_width, t_datawidth, enable> |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:112 in widetype<t, t_width, t_datawidth, enable> |
| inline          |                                                                | include/types.hpp:116 in constructor                               |
| unroll          |                                                                | include/types.hpp:118 in constructor                               |
| unroll          |                                                                | include/types.hpp:126 in operator const ap_uint<t_typewidth>       |
| inline          |                                                                | include/types.hpp:143 in shift                                     |
| unroll          |                                                                | include/types.hpp:147 in shift                                     |
| inline          |                                                                | include/types.hpp:156 in shift                                     |
| unroll          |                                                                | include/types.hpp:159 in shift                                     |
| inline          |                                                                | include/types.hpp:167 in unshift                                   |
| unroll          |                                                                | include/types.hpp:170 in unshift                                   |
| inline          |                                                                | include/types.hpp:178 in unshift                                   |
| unroll          |                                                                | include/types.hpp:181 in unshift                                   |
| unroll          |                                                                | include/types.hpp:192 in zero                                      |
| inline          |                                                                | include/types.hpp:227 in operator[]                                |
| inline          |                                                                | include/types.hpp:235 in operator[]                                |
| inline          |                                                                | include/types.hpp:243 in getvaladdr                                |
| inline          |                                                                | include/types.hpp:296 in hlsreg                                    |
| interface       | ap_none port = return register                                 | include/types.hpp:297 in hlsreg                                    |
| inline          |                                                                | include/types.hpp:317 in boolarr<w>                                |
| array_partition | variable = m_Val COMPLETE                                      | include/types.hpp:318 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:321 in boolarr<w>                                |
| unroll          |                                                                | include/types.hpp:323 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:328 in operator[]                                |
| inline          |                                                                | include/types.hpp:332 in and                                       |
| unroll          |                                                                | include/types.hpp:335 in and                                       |
| inline          |                                                                | include/types.hpp:341 in or                                        |
| unroll          |                                                                | include/types.hpp:344 in or                                        |
| inline          |                                                                | include/types.hpp:350 in reset                                     |
| unroll          |                                                                | include/types.hpp:352 in reset                                     |
| inline          |                                                                | include/types.hpp:360 in streamsareempty                           |
| unroll          |                                                                | include/types.hpp:364 in streamsareempty                           |
| inline          |                                                                | include/types.hpp:425 in convwideval2bits                          |
| unroll          |                                                                | include/types.hpp:433 in convwideval2bits                          |
| inline          |                                                                | include/types.hpp:444 in convbits2widetype                         |
| unroll          |                                                                | include/types.hpp:452 in convbits2widetype                         |
| inline          |                                                                | include/types.hpp:522 in getval                                    |
| inline          |                                                                | include/types.hpp:526 in getflush                                  |
| inline          |                                                                | include/types.hpp:530 in operator=                                 |
| inline          |                                                                | include/types.hpp:536 in operator()                                |
| inline          |                                                                | include/types.hpp:575 in getval                                    |
| inline          |                                                                | include/types.hpp:579 in operator[]                                |
| inline          |                                                                | include/types.hpp:586 in getvectoftaggedvalues                     |
| inline          |                                                                | include/types.hpp:614 in triangsrl<t, t_width>                     |
| array_partition | variable = m_Sreg dim = 1 complete                             | include/types.hpp:615 in triangsrl<t, t_width>                     |
| inline          |                                                                | include/types.hpp:618 in shift                                     |
| unroll          |                                                                | include/types.hpp:622 in shift                                     |
| inline          |                                                                | include/types.hpp:628 in clear                                     |
| pipeline        |                                                                | include/types.hpp:631 in clear                                     |
| inline          |                                                                | include/types.hpp:663 in windowrm<t, t_rows, t_cols>               |
| inline          |                                                                | include/types.hpp:666 in getval                                    |
| inline          |                                                                | include/types.hpp:670 in operator[]                                |
| unroll          |                                                                | include/types.hpp:676 in clear                                     |
| unroll          |                                                                | include/types.hpp:679 in clear                                     |
| inline          |                                                                | include/types.hpp:686 in shift                                     |
| inline          |                                                                | include/types.hpp:691 in shift                                     |
| inline          |                                                                | include/types.hpp:696 in unshift                                   |
| interface       | mode = m_axi port = inputs bundle = concat_data latency = 32   | src/concat.cpp:18 in concat                                        |
| interface       | mode = m_axi port = outputs bundle = concat_data latency = 32  | src/concat.cpp:19 in concat                                        |
| interface       | mode = s_axilite port = input_data_addr1 bundle = concat_addr  | src/concat.cpp:20 in concat                                        |
| interface       | mode = s_axilite port = input_data_addr2 bundle = concat_addr  | src/concat.cpp:21 in concat                                        |
| interface       | mode = s_axilite port = output_data_addr3 bundle = concat_addr | src/concat.cpp:22 in concat                                        |
| interface       | mode = s_axilite port = ROWS bundle = concat_addr              | src/concat.cpp:23 in concat                                        |
| interface       | mode = s_axilite port = COLS bundle = concat_addr              | src/concat.cpp:24 in concat                                        |
| interface       | mode = s_axilite port = mul1 bundle = concat_addr              | src/concat.cpp:25 in concat                                        |
| interface       | mode = s_axilite port = shift1 bundle = concat_addr            | src/concat.cpp:26 in concat                                        |
| interface       | mode = s_axilite port = mul2 bundle = concat_addr              | src/concat.cpp:27 in concat                                        |
| interface       | mode = s_axilite port = shift2 bundle = concat_addr            | src/concat.cpp:28 in concat                                        |
| interface       | mode = s_axilite port = concat_flag bundle = concat_addr       | src/concat.cpp:29 in concat                                        |
| interface       | mode = s_axilite port = return bundle = concat_addr            | src/concat.cpp:30 in concat                                        |
| stream          | variable = input_stream depth = 64                             | src/concat.cpp:33 in concat                                        |
| stream          | variable = output_stream depth = 64                            | src/concat.cpp:35 in concat                                        |
| dataflow        |                                                                | src/concat.cpp:37 in concat                                        |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+


