{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1696254069137 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "floppy_max2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"floppy_max2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696254069138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696254069213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696254069213 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696254069420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696254069438 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696254069497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696254069497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696254069497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696254069497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696254069497 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696254069497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "floppy_max2.sdc " "Synopsys Design Constraints File file not found: 'floppy_max2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696254069596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696254069597 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1696254069601 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1696254069601 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696254069601 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696254069601 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clk50 " "   1.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696254069601 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          ph0 " "   1.000          ph0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696254069601 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696254069601 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696254069605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696254069606 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1696254069610 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk50 Global clock in PIN 12 " "Automatically promoted signal \"clk50\" to use Global clock in PIN 12" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1696254069622 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ph0 Global clock in PIN 64 " "Automatically promoted signal \"ph0\" to use Global clock in PIN 64" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1696254069623 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nRST Global clock " "Automatically promoted some destinations of signal \"nRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Equal4~0 " "Destination \"Equal4~0\" may be non-global or may not use global clock" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 84 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1696254069623 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Dio~19 " "Destination \"Dio~19\" may be non-global or may not use global clock" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1696254069623 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Dio~22 " "Destination \"Dio~22\" may be non-global or may not use global clock" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1696254069623 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Dio\[0\]~45 " "Destination \"Dio\[0\]~45\" may be non-global or may not use global clock" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1696254069623 ""}  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1696254069623 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nRST " "Pin \"nRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rob/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { nRST } } } { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nRST" } } } } { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 13 -1 0 } } { "/home/rob/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/rob/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1696254069623 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1696254069623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1696254069628 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1696254069645 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1696254069646 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1696254069673 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1696254069673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1696254069674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696254069674 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[16\] " "Node \"A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[17\] " "Node \"A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[18\] " "Node \"A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[19\] " "Node \"A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B0 " "Node \"B0\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B1 " "Node \"B1\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B10 " "Node \"B10\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B2 " "Node \"B2\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BLU " "Node \"BLU\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BLU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GRN " "Node \"GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSYNC " "Node \"HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUTnIN " "Node \"OUTnIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OUTnIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q5 " "Node \"Q5\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q6 " "Node \"Q6\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q9 " "Node \"Q9\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Q9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RED " "Node \"RED\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RnWout " "Node \"RnWout\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RnWout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SBLU " "Node \"SBLU\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SBLU" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SGRN " "Node \"SGRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SGRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRED " "Node \"SRED\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VSYNC " "Node \"VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkf " "Node \"clkf\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clks_rd6 " "Node \"clks_rd6\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clks_rd6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nCSext " "Node \"nCSext\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nCSext" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ph2 " "Node \"ph2\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ph2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin73 " "Node \"pin73\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin73" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin74 " "Node \"pin74\" is assigned to location or region, but does not exist in design" {  } { { "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/rob/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin74" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1696254069692 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1696254069692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696254069693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696254069792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696254069901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696254069909 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696254070138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696254070138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696254070162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1696254070307 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696254070307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696254070410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1696254070411 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696254070411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1696254070420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696254070423 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696254070442 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1696254070444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/output_files/floppy_max2.fit.smsg " "Generated suppressed messages file /home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/output_files/floppy_max2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696254070510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696254070536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 15:41:10 2023 " "Processing ended: Mon Oct  2 15:41:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696254070536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696254070536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696254070536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696254070536 ""}
