[#zbs,reftext="Single-bit instructions"]
=== Zbs: Single-bit instructions

[NOTE,caption=Frozen]
====
The Zbs extension is frozen.
====

The single-bit instructions provide a mechanism to set, clear, invert, or extract
a single bit in a register. The bit is specified by its index.

[%header,cols="^1,^1,4,8"]
|===
|RV32
|RV64
|Mnemonic
|Instruction

|&#88;
|&#88;
|bclr _rd_, _rs1_, _rs2_
|<<#insns-bclr>>

|&#88;
|&#88;
|bclri _rd_, _rs1_, _imm_
|<<#insns-bclri>>

|&#88;
|&#88;
|bext _rd_, _rs1_, _rs2_
|<<#insns-bext>>

|&#88;
|&#88;
|bexti _rd_, _rs1_, _imm_
|<<#insns-bexti>

|&#88;
|&#88;
|binv _rd_, _rs1_, _rs2_
|<<#insns-binv>>

|&#88;
|&#88;
|binvi _rd_, _rs1_, _imm_
|<<#insns-binvi>>

|&#88;
|&#88;
|bset _rd_, _rs1_, _rs2_
|<<#insns-bset>>

|&#88;
|&#88;
|bseti _rd_, _rs1_, _imm_
|<<#insns-bseti>>

|===
