// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AddrCalculate(	// ventus/src/pipeline/LSU.scala:113:7
  input         clock,	// ventus/src/pipeline/LSU.scala:113:7
                reset,	// ventus/src/pipeline/LSU.scala:113:7
  output        io_from_fifo_ready,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_valid,	// ventus/src/pipeline/LSU.scala:114:14
  input  [31:0] io_from_fifo_bits_in1_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in1_15,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in2_15,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_in3_15,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_mask_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_mask_15,	// ventus/src/pipeline/LSU.scala:114:14
  input  [2:0]  io_from_fifo_bits_ctrl_wid,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_ctrl_isvec,	// ventus/src/pipeline/LSU.scala:114:14
  input  [1:0]  io_from_fifo_bits_ctrl_mem_whb,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/LSU.scala:114:14
  input  [5:0]  io_from_fifo_bits_ctrl_alu_fn,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_ctrl_is_vls12,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_mem,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_disable_mask,	// ventus/src/pipeline/LSU.scala:114:14
  input  [1:0]  io_from_fifo_bits_ctrl_mem_cmd,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_mop,	// ventus/src/pipeline/LSU.scala:114:14
  input  [7:0]  io_from_fifo_bits_ctrl_reg_idx2,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_reg_idx3,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_reg_idxw,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_ctrl_wvd,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_fence,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_wxd,	// ventus/src/pipeline/LSU.scala:114:14
  input  [31:0] io_from_fifo_bits_ctrl_pc,	// ventus/src/pipeline/LSU.scala:114:14
  input  [7:0]  io_from_fifo_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:114:14
  input  [31:0] io_from_fifo_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_from_fifo_bits_ctrl_atomic,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_aq,	// ventus/src/pipeline/LSU.scala:114:14
                io_from_fifo_bits_ctrl_rl,	// ventus/src/pipeline/LSU.scala:114:14
  output [2:0]  io_csr_wid,	// ventus/src/pipeline/LSU.scala:114:14
  input  [31:0] io_csr_pds,	// ventus/src/pipeline/LSU.scala:114:14
                io_csr_numw,	// ventus/src/pipeline/LSU.scala:114:14
                io_csr_tid,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_to_mshr_ready,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_mshr_valid,	// ventus/src/pipeline/LSU.scala:114:14
  output [2:0]  io_to_mshr_bits_tag_warp_id,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_mshr_bits_tag_wfd,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wxd,	// ventus/src/pipeline/LSU.scala:114:14
  output [7:0]  io_to_mshr_bits_tag_reg_idxw,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_mshr_bits_tag_mask_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_mask_15,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_unsigned,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_isvec,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_mshr_bits_tag_wordOffset1H_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_wordOffset1H_15,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_mshr_bits_tag_isWrite,	// ventus/src/pipeline/LSU.scala:114:14
  output [7:0]  io_to_mshr_bits_tag_spike_info_sm_id,	// ventus/src/pipeline/LSU.scala:114:14
  output [31:0] io_to_mshr_bits_tag_spike_info_pc,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_mshr_bits_tag_spike_info_inst,	// ventus/src/pipeline/LSU.scala:114:14
  input  [2:0]  io_idx_entry,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_flush_dcache_ready,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_flush_dcache_valid,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_ready,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_valid,	// ventus/src/pipeline/LSU.scala:114:14
  output [2:0]  io_to_dcache_bits_instrId,	// ventus/src/pipeline/LSU.scala:114:14
  output [16:0] io_to_dcache_bits_tag,	// ventus/src/pipeline/LSU.scala:114:14
  output [7:0]  io_to_dcache_bits_setIdx,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_0_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_0_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_1_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_1_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_2_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_2_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_3_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_3_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_4_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_4_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_5_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_5_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_6_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_6_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_7_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_7_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_8_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_8_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_9_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_9_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_10_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_10_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_11_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_11_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_12_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_12_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_13_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_13_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_14_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_14_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_dcache_bits_perLaneAddr_15_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_dcache_bits_perLaneAddr_15_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output [31:0] io_to_dcache_bits_data_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_data_15,	// ventus/src/pipeline/LSU.scala:114:14
  output [2:0]  io_to_dcache_bits_opcode,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_dcache_bits_param,	// ventus/src/pipeline/LSU.scala:114:14
  output [31:0] io_to_dcache_bits_spike_info_pc,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_dcache_bits_spike_info_vaddr,	// ventus/src/pipeline/LSU.scala:114:14
  input         io_to_shared_ready,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_valid,	// ventus/src/pipeline/LSU.scala:114:14
  output [2:0]  io_to_shared_bits_instrId,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_isWrite,	// ventus/src/pipeline/LSU.scala:114:14
  output [7:0]  io_to_shared_bits_setIdx,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_0_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_0_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_1_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_1_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_2_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_2_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_3_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_3_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_4_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_4_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_5_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_5_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_6_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_6_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_7_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_7_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_8_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_8_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_9_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_9_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_10_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_10_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_11_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_11_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_12_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_12_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_13_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_13_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_14_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_14_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output        io_to_shared_bits_perLaneAddr_15_activeMask,	// ventus/src/pipeline/LSU.scala:114:14
  output [4:0]  io_to_shared_bits_perLaneAddr_15_blockOffset,	// ventus/src/pipeline/LSU.scala:114:14
  output [3:0]  io_to_shared_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/pipeline/LSU.scala:114:14
  output [31:0] io_to_shared_bits_data_0,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_1,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_2,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_3,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_4,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_5,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_6,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_7,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_8,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_9,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_10,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_11,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_12,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_13,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_14,	// ventus/src/pipeline/LSU.scala:114:14
                io_to_shared_bits_data_15	// ventus/src/pipeline/LSU.scala:114:14
);

  reg  [2:0]        state;	// ventus/src/pipeline/LSU.scala:130:22
  reg  [31:0]       reg_save_in1_0;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_1;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_2;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_3;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_4;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_5;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_6;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_7;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_8;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_9;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_10;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_11;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_12;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_13;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_14;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in1_15;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_0;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_1;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_2;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_3;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_4;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_5;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_6;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_7;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_8;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_9;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_10;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_11;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_12;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_13;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_14;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in2_15;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_0;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_1;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_2;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_3;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_4;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_5;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_6;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_7;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_8;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_9;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_10;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_11;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_12;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_13;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_14;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_in3_15;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_0;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_1;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_2;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_3;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_4;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_5;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_6;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_7;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_8;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_9;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_10;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_11;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_12;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_13;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_14;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_mask_15;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [2:0]        reg_save_ctrl_wid;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_isvec;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [1:0]        reg_save_ctrl_mem_whb;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_mem_unsigned;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [5:0]        reg_save_ctrl_alu_fn;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_is_vls12;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_mem;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_disable_mask;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [1:0]        reg_save_ctrl_mem_cmd;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [1:0]        reg_save_ctrl_mop;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [7:0]        reg_save_ctrl_reg_idx2;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [7:0]        reg_save_ctrl_reg_idx3;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [7:0]        reg_save_ctrl_reg_idxw;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_wvd;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_fence;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_wxd;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_ctrl_pc;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [7:0]        reg_save_ctrl_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_ctrl_spike_info_pc;	// ventus/src/pipeline/LSU.scala:132:21
  reg  [31:0]       reg_save_ctrl_spike_info_inst;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_atomic;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_aq;	// ventus/src/pipeline/LSU.scala:132:21
  reg               reg_save_ctrl_rl;	// ventus/src/pipeline/LSU.scala:132:21
  reg               is_flush;	// ventus/src/pipeline/LSU.scala:133:25
  wire              io_from_fifo_ready_0 = ~(|state) & ~io_flush_dcache_valid;	// ventus/src/pipeline/LSU.scala:130:22, :136:{30,40,43}
  reg  [2:0]        reg_entryID;	// ventus/src/pipeline/LSU.scala:138:28
  wire              _addr_15_T = reg_save_ctrl_isvec & reg_save_ctrl_disable_mask;	// ventus/src/pipeline/LSU.scala:132:21, :147:41
  wire [31:0]       _addr_15_T_30 = reg_save_in1_0 + reg_save_in2_0;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_0_T_19 =
    {30'h0, _addr_15_T_30[1:0]} + {io_csr_tid[29:0], 2'h0} + io_csr_pds
    + {{_addr_15_T_30[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,119,178}
  wire              _addr_15_T_22 = reg_save_ctrl_mop == 2'h0;	// ventus/src/pipeline/LSU.scala:132:21, :150:68, :153:60
  wire [31:0]       _addr_0_T_28 =
    reg_save_in1_0 + (_addr_15_T_22 | ~(&reg_save_ctrl_mop) ? 32'h0 : reg_save_in2_0);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:44, :372:41
  wire [31:0]       _addr_0_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_15_T_30 : _addr_0_T_19)
      : reg_save_ctrl_isvec ? _addr_0_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_1_T_13 = reg_save_in1_1 + reg_save_in2_1;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_1_T_19 =
    {30'h0, _addr_1_T_13[1:0]} + {io_csr_tid[29:0] + 30'h1, 2'h0} + io_csr_pds
    + {{_addr_1_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_1_T_28 =
    reg_save_in1_1 + (_addr_15_T_22 ? 32'h4 : reg_save_in2_1);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}
  wire [31:0]       _addr_1_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_1_T_13 : _addr_1_T_19)
      : reg_save_ctrl_isvec ? _addr_1_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_2_T_13 = reg_save_in1_2 + reg_save_in2_2;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_2_T_19 =
    {30'h0, _addr_2_T_13[1:0]} + {io_csr_tid[29:0] + 30'h2, 2'h0} + io_csr_pds
    + {{_addr_2_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_2_T_28 =
    reg_save_in1_2
    + (_addr_15_T_22
         ? 32'h8
         : (&reg_save_ctrl_mop) ? reg_save_in2_2 : {reg_save_in2_2[30:0], 1'h0});	// ventus/src/pipeline/LSU.scala:132:21, :133:25, :150:81, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_2_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_2_T_13 : _addr_2_T_19)
      : reg_save_ctrl_isvec ? _addr_2_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_3_T_13 = reg_save_in1_3 + reg_save_in2_3;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_3_T_19 =
    {30'h0, _addr_3_T_13[1:0]} + {io_csr_tid[29:0] + 30'h3, 2'h0} + io_csr_pds
    + {{_addr_3_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_3_T_28 =
    reg_save_in1_3
    + (_addr_15_T_22
         ? 32'hC
         : (&reg_save_ctrl_mop) ? reg_save_in2_3 : reg_save_in2_3 * 32'h3);	// ventus/src/pipeline/LSU.scala:132:21, :150:81, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_3_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_3_T_13 : _addr_3_T_19)
      : reg_save_ctrl_isvec ? _addr_3_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_4_T_13 = reg_save_in1_4 + reg_save_in2_4;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_4_T_19 =
    {30'h0, _addr_4_T_13[1:0]} + {io_csr_tid[29:0] + 30'h4, 2'h0} + io_csr_pds
    + {{_addr_4_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}, :153:42
  wire [31:0]       _addr_4_T_28 =
    reg_save_in1_4
    + (_addr_15_T_22
         ? 32'h10
         : (&reg_save_ctrl_mop) ? reg_save_in2_4 : {reg_save_in2_4[29:0], 2'h0});	// ventus/src/pipeline/LSU.scala:132:21, :150:68, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_4_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_4_T_13 : _addr_4_T_19)
      : reg_save_ctrl_isvec ? _addr_4_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_5_T_13 = reg_save_in1_5 + reg_save_in2_5;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_5_T_19 =
    {30'h0, _addr_5_T_13[1:0]} + {io_csr_tid[29:0] + 30'h5, 2'h0} + io_csr_pds
    + {{_addr_5_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_5_T_28 =
    reg_save_in1_5
    + (_addr_15_T_22
         ? 32'h14
         : (&reg_save_ctrl_mop) ? reg_save_in2_5 : reg_save_in2_5 * 32'h5);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_5_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_5_T_13 : _addr_5_T_19)
      : reg_save_ctrl_isvec ? _addr_5_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_6_T_13 = reg_save_in1_6 + reg_save_in2_6;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_6_T_19 =
    {30'h0, _addr_6_T_13[1:0]} + {io_csr_tid[29:0] + 30'h6, 2'h0} + io_csr_pds
    + {{_addr_6_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_6_T_28 =
    reg_save_in1_6
    + (_addr_15_T_22
         ? 32'h18
         : (&reg_save_ctrl_mop) ? reg_save_in2_6 : reg_save_in2_6 * 32'h6);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_6_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_6_T_13 : _addr_6_T_19)
      : reg_save_ctrl_isvec ? _addr_6_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_7_T_13 = reg_save_in1_7 + reg_save_in2_7;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_7_T_19 =
    {30'h0, _addr_7_T_13[1:0]} + {io_csr_tid[29:0] + 30'h7, 2'h0} + io_csr_pds
    + {{_addr_7_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_7_T_28 =
    reg_save_in1_7
    + (_addr_15_T_22
         ? 32'h1C
         : (&reg_save_ctrl_mop) ? reg_save_in2_7 : reg_save_in2_7 * 32'h7);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_7_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_7_T_13 : _addr_7_T_19)
      : reg_save_ctrl_isvec ? _addr_7_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_8_T_13 = reg_save_in1_8 + reg_save_in2_8;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_8_T_19 =
    {30'h0, _addr_8_T_13[1:0]} + {io_csr_tid[29:0] + 30'h8, 2'h0} + io_csr_pds
    + {{_addr_8_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_8_T_28 =
    reg_save_in1_8
    + (_addr_15_T_22
         ? 32'h20
         : (&reg_save_ctrl_mop) ? reg_save_in2_8 : {reg_save_in2_8[28:0], 3'h0});	// ventus/src/pipeline/LSU.scala:130:22, :132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_8_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_8_T_13 : _addr_8_T_19)
      : reg_save_ctrl_isvec ? _addr_8_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_9_T_13 = reg_save_in1_9 + reg_save_in2_9;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_9_T_19 =
    {30'h0, _addr_9_T_13[1:0]} + {io_csr_tid[29:0] + 30'h9, 2'h0} + io_csr_pds
    + {{_addr_9_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_9_T_28 =
    reg_save_in1_9
    + (_addr_15_T_22
         ? 32'h24
         : (&reg_save_ctrl_mop) ? reg_save_in2_9 : reg_save_in2_9 * 32'h9);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_9_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_9_T_13 : _addr_9_T_19)
      : reg_save_ctrl_isvec ? _addr_9_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_10_T_13 = reg_save_in1_10 + reg_save_in2_10;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_10_T_19 =
    {30'h0, _addr_10_T_13[1:0]} + {io_csr_tid[29:0] + 30'hA, 2'h0} + io_csr_pds
    + {{_addr_10_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_10_T_28 =
    reg_save_in1_10
    + (_addr_15_T_22
         ? 32'h28
         : (&reg_save_ctrl_mop) ? reg_save_in2_10 : reg_save_in2_10 * 32'hA);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_10_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_10_T_13 : _addr_10_T_19)
      : reg_save_ctrl_isvec ? _addr_10_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_11_T_13 = reg_save_in1_11 + reg_save_in2_11;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_11_T_19 =
    {30'h0, _addr_11_T_13[1:0]} + {io_csr_tid[29:0] + 30'hB, 2'h0} + io_csr_pds
    + {{_addr_11_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_11_T_28 =
    reg_save_in1_11
    + (_addr_15_T_22
         ? 32'h2C
         : (&reg_save_ctrl_mop) ? reg_save_in2_11 : reg_save_in2_11 * 32'hB);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_11_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_11_T_13 : _addr_11_T_19)
      : reg_save_ctrl_isvec ? _addr_11_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_12_T_13 = reg_save_in1_12 + reg_save_in2_12;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_12_T_19 =
    {30'h0, _addr_12_T_13[1:0]} + {io_csr_tid[29:0] + 30'hC, 2'h0} + io_csr_pds
    + {{_addr_12_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_12_T_28 =
    reg_save_in1_12
    + (_addr_15_T_22
         ? 32'h30
         : (&reg_save_ctrl_mop) ? reg_save_in2_12 : reg_save_in2_12 * 32'hC);	// ventus/src/pipeline/LSU.scala:132:21, :150:81, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_12_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_12_T_13 : _addr_12_T_19)
      : reg_save_ctrl_isvec ? _addr_12_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_13_T_13 = reg_save_in1_13 + reg_save_in2_13;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_13_T_19 =
    {30'h0, _addr_13_T_13[1:0]} + {io_csr_tid[29:0] + 30'hD, 2'h0} + io_csr_pds
    + {{_addr_13_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_13_T_28 =
    reg_save_in1_13
    + (_addr_15_T_22
         ? 32'h34
         : (&reg_save_ctrl_mop) ? reg_save_in2_13 : reg_save_in2_13 * 32'hD);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_13_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_13_T_13 : _addr_13_T_19)
      : reg_save_ctrl_isvec ? _addr_13_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_14_T_13 = reg_save_in1_14 + reg_save_in2_14;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_14_T_19 =
    {30'h0, _addr_14_T_13[1:0]} + {io_csr_tid[29:0] + 30'hE, 2'h0} + io_csr_pds
    + {{_addr_14_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_14_T_28 =
    reg_save_in1_14
    + (_addr_15_T_22
         ? 32'h38
         : (&reg_save_ctrl_mop) ? reg_save_in2_14 : reg_save_in2_14 * 32'hE);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_14_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_14_T_13 : _addr_14_T_19)
      : reg_save_ctrl_isvec ? _addr_14_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [31:0]       _addr_15_T_13 = reg_save_in1_15 + reg_save_in2_15;	// ventus/src/pipeline/LSU.scala:132:21, :149:36
  wire [31:0]       _addr_15_T_19 =
    {30'h0, _addr_15_T_13[1:0]} + {io_csr_tid[29:0] + 30'hF, 2'h0} + io_csr_pds
    + {{_addr_15_T_13[27:2], 2'h0} * io_csr_numw[27:0], 4'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:149:36, :150:{38,56,62,68,81,119,178}
  wire [31:0]       _addr_15_T_28 =
    reg_save_in1_15
    + (_addr_15_T_22
         ? 32'h3C
         : (&reg_save_ctrl_mop) ? reg_save_in2_15 : reg_save_in2_15 * 32'hF);	// ventus/src/pipeline/LSU.scala:132:21, :153:{37,42,60}, :155:{26,44}, :157:33
  wire [31:0]       _addr_15_T_33 =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12 ? _addr_15_T_13 : _addr_15_T_19)
      : reg_save_ctrl_isvec ? _addr_15_T_28 : _addr_15_T_30;	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37
  wire [15:0][31:0] _GEN =
    _addr_15_T
      ? (reg_save_ctrl_is_vls12
           ? {{_addr_15_T_13},
              {_addr_14_T_13},
              {_addr_13_T_13},
              {_addr_12_T_13},
              {_addr_11_T_13},
              {_addr_10_T_13},
              {_addr_9_T_13},
              {_addr_8_T_13},
              {_addr_7_T_13},
              {_addr_6_T_13},
              {_addr_5_T_13},
              {_addr_4_T_13},
              {_addr_3_T_13},
              {_addr_2_T_13},
              {_addr_1_T_13},
              {_addr_15_T_30}}
           : {{_addr_15_T_19},
              {_addr_14_T_19},
              {_addr_13_T_19},
              {_addr_12_T_19},
              {_addr_11_T_19},
              {_addr_10_T_19},
              {_addr_9_T_19},
              {_addr_8_T_19},
              {_addr_7_T_19},
              {_addr_6_T_19},
              {_addr_5_T_19},
              {_addr_4_T_19},
              {_addr_3_T_19},
              {_addr_2_T_19},
              {_addr_1_T_19},
              {_addr_0_T_19}})
      : reg_save_ctrl_isvec
          ? {{_addr_15_T_28},
             {_addr_14_T_28},
             {_addr_13_T_28},
             {_addr_12_T_28},
             {_addr_11_T_28},
             {_addr_10_T_28},
             {_addr_9_T_28},
             {_addr_8_T_28},
             {_addr_7_T_28},
             {_addr_6_T_28},
             {_addr_5_T_28},
             {_addr_4_T_28},
             {_addr_3_T_28},
             {_addr_2_T_28},
             {_addr_1_T_28},
             {_addr_0_T_28}}
          : {{_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30},
             {_addr_15_T_30}};	// ventus/src/pipeline/LSU.scala:132:21, :147:{20,41}, :148:22, :149:36, :150:119, :152:22, :153:37, :169:12
  wire [31:0]       addr_wire =
    _GEN[reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :169:12
  wire [16:0]       tag =
    (|{reg_save_mask_15,
       reg_save_mask_14,
       reg_save_mask_13,
       reg_save_mask_12,
       reg_save_mask_11,
       reg_save_mask_10,
       reg_save_mask_9,
       reg_save_mask_8,
       reg_save_mask_7,
       reg_save_mask_6,
       reg_save_mask_5,
       reg_save_mask_4,
       reg_save_mask_3,
       reg_save_mask_2,
       reg_save_mask_1,
       reg_save_mask_0})
      ? addr_wire[31:15]
      : 17'h0;	// ventus/src/pipeline/LSU.scala:132:21, :169:12, :170:{16,31,37,54}
  wire [7:0]        setIdx =
    (|{reg_save_mask_15,
       reg_save_mask_14,
       reg_save_mask_13,
       reg_save_mask_12,
       reg_save_mask_11,
       reg_save_mask_10,
       reg_save_mask_9,
       reg_save_mask_8,
       reg_save_mask_7,
       reg_save_mask_6,
       reg_save_mask_5,
       reg_save_mask_4,
       reg_save_mask_3,
       reg_save_mask_2,
       reg_save_mask_1,
       reg_save_mask_0})
      ? addr_wire[14:7]
      : 8'h0;	// ventus/src/pipeline/LSU.scala:132:21, :169:12, :171:{19,34,40,57}
  wire [3:0][3:0]   _GEN_0 =
    {{4'hF}, {4'h1 << _addr_0_T_33[1:0]}, {_addr_0_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_0 = _GEN_0[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_1 =
    {{4'hF}, {4'h1 << _addr_1_T_33[1:0]}, {_addr_1_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_1 = _GEN_1[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_2 =
    {{4'hF}, {4'h1 << _addr_2_T_33[1:0]}, {_addr_2_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_2 = _GEN_2[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_3 =
    {{4'hF}, {4'h1 << _addr_3_T_33[1:0]}, {_addr_3_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_3 = _GEN_3[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_4 =
    {{4'hF}, {4'h1 << _addr_4_T_33[1:0]}, {_addr_4_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_4 = _GEN_4[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_5 =
    {{4'hF}, {4'h1 << _addr_5_T_33[1:0]}, {_addr_5_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_5 = _GEN_5[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_6 =
    {{4'hF}, {4'h1 << _addr_6_T_33[1:0]}, {_addr_6_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_6 = _GEN_6[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_7 =
    {{4'hF}, {4'h1 << _addr_7_T_33[1:0]}, {_addr_7_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_7 = _GEN_7[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_8 =
    {{4'hF}, {4'h1 << _addr_8_T_33[1:0]}, {_addr_8_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_8 = _GEN_8[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_9 =
    {{4'hF}, {4'h1 << _addr_9_T_33[1:0]}, {_addr_9_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_9 = _GEN_9[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_10 =
    {{4'hF}, {4'h1 << _addr_10_T_33[1:0]}, {_addr_10_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_10 = _GEN_10[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_11 =
    {{4'hF}, {4'h1 << _addr_11_T_33[1:0]}, {_addr_11_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_11 = _GEN_11[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_12 =
    {{4'hF}, {4'h1 << _addr_12_T_33[1:0]}, {_addr_12_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_12 = _GEN_12[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_13 =
    {{4'hF}, {4'h1 << _addr_13_T_33[1:0]}, {_addr_13_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_13 = _GEN_13[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_14 =
    {{4'hF}, {4'h1 << _addr_14_T_33[1:0]}, {_addr_14_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_14 = _GEN_14[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire [3:0][3:0]   _GEN_15 =
    {{4'hF}, {4'h1 << _addr_15_T_33[1:0]}, {_addr_15_T_33[1] ? 4'hC : 4'h3}, {4'hF}};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:147:20, :150:81, :182:21, :183:34, :184:35, :185:35, :186:{12,20}, :191:{35,42,52}
  wire [3:0]        wordOffset1H_15 = _GEN_15[reg_save_ctrl_mem_whb];	// ventus/src/pipeline/LSU.scala:132:21, :182:21, :183:34, :184:35, :185:35, :191:35
  wire              _io_to_mshr_valid_T = state == 3'h1;	// ventus/src/pipeline/LSU.scala:130:22, :204:28
  wire              io_to_mshr_valid_0 = _io_to_mshr_valid_T & (|reg_save_ctrl_mem_cmd);	// ventus/src/pipeline/LSU.scala:132:21, :204:{28,38,63}
  wire              io_to_shared_valid_0 = state == 3'h2;	// ventus/src/pipeline/LSU.scala:130:22, :224:30
  wire              _param_wire_alt_T = reg_save_ctrl_alu_fn == 6'h1C;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :241:45
  wire              _GEN_16 = reg_save_ctrl_aq & reg_save_ctrl_rl;	// ventus/src/pipeline/LSU.scala:132:21, :246:27
  wire              _param_wire_T = state == 3'h5;	// ventus/src/pipeline/LSU.scala:130:22, :150:81, :247:30
  wire              _GEN_17 = state != 3'h4;	// ventus/src/pipeline/LSU.scala:130:22, :150:81, :247:57
  wire              _param_wire_T_6 = state == 3'h4;	// ventus/src/pipeline/LSU.scala:130:22, :150:81, :253:30
  wire              io_to_dcache_valid_0 = state == 3'h3 | state == 3'h4 | state == 3'h5;	// ventus/src/pipeline/LSU.scala:130:22, :150:81, :282:{31,52,67,75}
  wire              _GEN_18 = io_to_mshr_ready & io_to_mshr_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:204:38
  `ifndef SYNTHESIS	// ventus/src/pipeline/LSU.scala:428:15
    always @(posedge clock) begin	// ventus/src/pipeline/LSU.scala:428:15
      automatic logic _GEN_19;	// ventus/src/pipeline/LSU.scala:424:44
      automatic logic _GEN_20;	// ventus/src/pipeline/LSU.scala:426:32
      automatic logic _GEN_21;	// ventus/src/pipeline/LSU.scala:427:34
      automatic logic _GEN_22;	// ventus/src/pipeline/LSU.scala:429:41
      automatic logic _GEN_23;	// ventus/src/pipeline/LSU.scala:426:32
      _GEN_19 = _io_to_mshr_valid_T & _GEN_18 & reg_save_ctrl_mem;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :204:28, :424:44
      _GEN_20 = _GEN_19 & ~reg_save_ctrl_isvec;	// ventus/src/pipeline/LSU.scala:132:21, :424:44, :426:{10,32}
      _GEN_21 = reg_save_ctrl_mem_cmd == 2'h1;	// ventus/src/pipeline/LSU.scala:132:21, :183:34, :427:34
      _GEN_22 = reg_save_ctrl_mem_cmd == 2'h2;	// ventus/src/pipeline/LSU.scala:132:21, :150:81, :429:41
      _GEN_23 = _GEN_19 & reg_save_ctrl_isvec;	// ventus/src/pipeline/LSU.scala:132:21, :424:44, :426:32
      if ((`PRINTF_COND_) & _GEN_20 & _GEN_21 & ~reset)	// ventus/src/pipeline/LSU.scala:426:32, :427:34, :428:15
        $fwrite(32'h80000002, "sm %d warp %d 0x%x 0x%x lsu.r x %d op %d @ %x+%x\n",
                reg_save_ctrl_spike_info_sm_id, reg_save_ctrl_wid,
                reg_save_ctrl_spike_info_pc, reg_save_ctrl_spike_info_inst,
                reg_save_ctrl_reg_idxw, reg_save_ctrl_mop, reg_save_in1_0,
                reg_save_in2_0);	// ventus/src/pipeline/LSU.scala:132:21, :428:15
      if ((`PRINTF_COND_) & _GEN_20 & ~_GEN_21 & _GEN_22 & ~reset)	// ventus/src/pipeline/LSU.scala:426:32, :427:{34,53}, :428:15, :429:41, :430:15
        $fwrite(32'h80000002, "sm %d warp %d 0x%x 0x%x lsu.w x %d op %d %x @ %x+%x\n",
                reg_save_ctrl_spike_info_sm_id, reg_save_ctrl_wid,
                reg_save_ctrl_spike_info_pc, reg_save_ctrl_spike_info_inst,
                reg_save_ctrl_reg_idx2, reg_save_ctrl_mop, reg_save_in3_0, reg_save_in1_0,
                reg_save_in2_0);	// ventus/src/pipeline/LSU.scala:132:21, :428:15, :430:15
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_21 & ~reset)	// ventus/src/pipeline/LSU.scala:426:32, :427:34, :428:15, :435:15
        $fwrite(32'h80000002,
                "sm %d warp %d 0x%x 0x%x lsu.r v%d op %d @ %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x\n",
                reg_save_ctrl_spike_info_sm_id, reg_save_ctrl_wid,
                reg_save_ctrl_spike_info_pc, reg_save_ctrl_spike_info_inst,
                reg_save_ctrl_reg_idx3, reg_save_ctrl_mop, _addr_15_T_33, _addr_14_T_33,
                _addr_13_T_33, _addr_12_T_33, _addr_11_T_33, _addr_10_T_33, _addr_9_T_33,
                _addr_8_T_33, _addr_7_T_33, _addr_6_T_33, _addr_5_T_33, _addr_4_T_33,
                _addr_3_T_33, _addr_2_T_33, _addr_1_T_33, _addr_0_T_33);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :428:15, :435:15
      if ((`PRINTF_COND_) & _GEN_23 & ~_GEN_21 & _GEN_22 & ~reset)	// ventus/src/pipeline/LSU.scala:426:32, :427:{34,53}, :428:15, :429:41, :439:15
        $fwrite(32'h80000002,
                "sm %d warp %d 0x%x 0x%x lsu.w v%d op %d mask %b %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x @ %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x %x\n",
                reg_save_ctrl_spike_info_sm_id, reg_save_ctrl_wid,
                reg_save_ctrl_spike_info_pc, reg_save_ctrl_spike_info_inst,
                reg_save_ctrl_disable_mask
                  ? reg_save_ctrl_reg_idx2
                  : reg_save_ctrl_reg_idxw, reg_save_ctrl_mop,
                {reg_save_mask_15,
                 reg_save_mask_14,
                 reg_save_mask_13,
                 reg_save_mask_12,
                 reg_save_mask_11,
                 reg_save_mask_10,
                 reg_save_mask_9,
                 reg_save_mask_8,
                 reg_save_mask_7,
                 reg_save_mask_6,
                 reg_save_mask_5,
                 reg_save_mask_4,
                 reg_save_mask_3,
                 reg_save_mask_2,
                 reg_save_mask_1,
                 reg_save_mask_0}, reg_save_in3_15, reg_save_in3_14, reg_save_in3_13,
                reg_save_in3_12, reg_save_in3_11, reg_save_in3_10, reg_save_in3_9,
                reg_save_in3_8, reg_save_in3_7, reg_save_in3_6, reg_save_in3_5,
                reg_save_in3_4, reg_save_in3_3, reg_save_in3_2, reg_save_in3_1,
                reg_save_in3_0, _addr_15_T_33, _addr_14_T_33, _addr_13_T_33,
                _addr_12_T_33, _addr_11_T_33, _addr_10_T_33, _addr_9_T_33, _addr_8_T_33,
                _addr_7_T_33, _addr_6_T_33, _addr_5_T_33, _addr_4_T_33, _addr_3_T_33,
                _addr_2_T_33, _addr_1_T_33, _addr_0_T_33);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :428:15, :437:22, :439:{15,100}
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// ventus/src/pipeline/LSU.scala:113:7
    automatic logic _mask_next_0_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_0_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_1_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_1_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_2_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_2_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_3_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_3_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_4_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_4_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_5_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_5_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_6_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_6_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_7_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_7_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_8_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_8_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_9_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_9_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_10_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_10_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_11_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_11_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_12_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_12_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_13_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_13_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_14_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_14_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _mask_next_15_T_34;	// ventus/src/pipeline/LSU.scala:286:63
    automatic logic _mask_next_15_T_41;	// ventus/src/pipeline/LSU.scala:286:135
    automatic logic _GEN_24;	// ventus/src/pipeline/LSU.scala:291:16
    automatic logic _GEN_25;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_26;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_27;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_28;	// ventus/src/pipeline/LSU.scala:132:21, :369:16, :398:30, :399:23, :401:23
    _mask_next_0_T_34 =
      reg_save_mask_0
      & (|(reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}));	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_0_T_41 =
      reg_save_mask_0 & ~(_addr_0_T_33[31:15] == tag & _addr_0_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_1_T_34 =
      reg_save_mask_1
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_1_T_41 =
      reg_save_mask_1 & ~(_addr_1_T_33[31:15] == tag & _addr_1_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_2_T_34 =
      reg_save_mask_2
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_2_T_41 =
      reg_save_mask_2 & ~(_addr_2_T_33[31:15] == tag & _addr_2_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_3_T_34 =
      reg_save_mask_3
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h3;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_3_T_41 =
      reg_save_mask_3 & ~(_addr_3_T_33[31:15] == tag & _addr_3_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_4_T_34 =
      reg_save_mask_4
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_4_T_41 =
      reg_save_mask_4 & ~(_addr_4_T_33[31:15] == tag & _addr_4_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_5_T_34 =
      reg_save_mask_5
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h5;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_5_T_41 =
      reg_save_mask_5 & ~(_addr_5_T_33[31:15] == tag & _addr_5_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_6_T_34 =
      reg_save_mask_6
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h6;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_6_T_41 =
      reg_save_mask_6 & ~(_addr_6_T_33[31:15] == tag & _addr_6_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_7_T_34 =
      reg_save_mask_7
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h7;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_7_T_41 =
      reg_save_mask_7 & ~(_addr_7_T_33[31:15] == tag & _addr_7_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_8_T_34 =
      reg_save_mask_8
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h8;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_8_T_41 =
      reg_save_mask_8 & ~(_addr_8_T_33[31:15] == tag & _addr_8_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_9_T_34 =
      reg_save_mask_9
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'h9;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_9_T_41 =
      reg_save_mask_9 & ~(_addr_9_T_33[31:15] == tag & _addr_9_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_10_T_34 =
      reg_save_mask_10
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hA;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_10_T_41 =
      reg_save_mask_10 & ~(_addr_10_T_33[31:15] == tag & _addr_10_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_11_T_34 =
      reg_save_mask_11
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hB;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_11_T_41 =
      reg_save_mask_11 & ~(_addr_11_T_33[31:15] == tag & _addr_11_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_12_T_34 =
      reg_save_mask_12
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hC;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_12_T_41 =
      reg_save_mask_12 & ~(_addr_12_T_33[31:15] == tag & _addr_12_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_13_T_34 =
      reg_save_mask_13
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hD;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_13_T_41 =
      reg_save_mask_13 & ~(_addr_13_T_33[31:15] == tag & _addr_13_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_14_T_34 =
      reg_save_mask_14
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hE;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_14_T_41 =
      reg_save_mask_14 & ~(_addr_14_T_33[31:15] == tag & _addr_14_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _mask_next_15_T_34 =
      reg_save_mask_15
      & (reg_save_mask_0
           ? 4'h0
           : reg_save_mask_1
               ? 4'h1
               : reg_save_mask_2
                   ? 4'h2
                   : reg_save_mask_3
                       ? 4'h3
                       : reg_save_mask_4
                           ? 4'h4
                           : reg_save_mask_5
                               ? 4'h5
                               : reg_save_mask_6
                                   ? 4'h6
                                   : reg_save_mask_7
                                       ? 4'h7
                                       : reg_save_mask_8
                                           ? 4'h8
                                           : reg_save_mask_9
                                               ? 4'h9
                                               : reg_save_mask_10
                                                   ? 4'hA
                                                   : reg_save_mask_11
                                                       ? 4'hB
                                                       : reg_save_mask_12
                                                           ? 4'hC
                                                           : reg_save_mask_13
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~reg_save_mask_14}) != 4'hF;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:132:21, :150:81, :286:{63,76}
    _mask_next_15_T_41 =
      reg_save_mask_15 & ~(_addr_15_T_33[31:15] == tag & _addr_15_T_33[14:7] == setIdx);	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :170:16, :171:19, :220:{80,130}, :286:{135,138,180,187,263}
    _GEN_24 = state == 3'h1;	// ventus/src/pipeline/LSU.scala:130:22, :204:28, :291:16
    _GEN_25 = io_to_shared_ready & io_to_shared_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:224:30
    _GEN_26 = io_to_dcache_ready & io_to_dcache_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:282:67
    _GEN_27 = ~(|state) & io_flush_dcache_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :136:30
    _GEN_28 = state == 3'h3 & _GEN_26;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :132:21, :282:31, :291:16, :369:16, :398:30, :399:23, :401:23
    if (reset) begin	// ventus/src/pipeline/LSU.scala:113:7
      state <= 3'h0;	// ventus/src/pipeline/LSU.scala:130:22
      is_flush <= 1'h0;	// ventus/src/pipeline/LSU.scala:133:25
      reg_entryID <= 3'h0;	// ventus/src/pipeline/LSU.scala:130:22, :138:28
    end
    else begin	// ventus/src/pipeline/LSU.scala:113:7
      if (|state) begin	// ventus/src/pipeline/LSU.scala:130:22, :136:30
        automatic logic            is_shared_0;	// ventus/src/pipeline/LSU.scala:162:39
        automatic logic            _GEN_29;	// ventus/src/pipeline/LSU.scala:314:57
        automatic logic [2:0]      _GEN_30;	// ventus/src/pipeline/LSU.scala:332:77, :334:19, :337:19
        automatic logic [7:0][2:0] _GEN_31;	// ventus/src/pipeline/LSU.scala:130:22, :291:16, :300:38, :313:30, :322:22, :345:30, :359:30
        is_shared_0 =
          ~reg_save_mask_0 | _addr_0_T_33 > 32'h6FFFFFFF & _addr_0_T_33 < 32'h70020000;	// ventus/src/pipeline/LSU.scala:132:21, :147:20, :162:{21,39,52,72,83,103}
        _GEN_29 =
          {reg_save_ctrl_atomic ? _mask_next_15_T_34 : _mask_next_15_T_41,
           reg_save_ctrl_atomic ? _mask_next_14_T_34 : _mask_next_14_T_41,
           reg_save_ctrl_atomic ? _mask_next_13_T_34 : _mask_next_13_T_41,
           reg_save_ctrl_atomic ? _mask_next_12_T_34 : _mask_next_12_T_41,
           reg_save_ctrl_atomic ? _mask_next_11_T_34 : _mask_next_11_T_41,
           reg_save_ctrl_atomic ? _mask_next_10_T_34 : _mask_next_10_T_41,
           reg_save_ctrl_atomic ? _mask_next_9_T_34 : _mask_next_9_T_41,
           reg_save_ctrl_atomic ? _mask_next_8_T_34 : _mask_next_8_T_41,
           reg_save_ctrl_atomic ? _mask_next_7_T_34 : _mask_next_7_T_41,
           reg_save_ctrl_atomic ? _mask_next_6_T_34 : _mask_next_6_T_41,
           reg_save_ctrl_atomic ? _mask_next_5_T_34 : _mask_next_5_T_41,
           reg_save_ctrl_atomic ? _mask_next_4_T_34 : _mask_next_4_T_41,
           reg_save_ctrl_atomic ? _mask_next_3_T_34 : _mask_next_3_T_41,
           reg_save_ctrl_atomic ? _mask_next_2_T_34 : _mask_next_2_T_41,
           reg_save_ctrl_atomic ? _mask_next_1_T_34 : _mask_next_1_T_41,
           reg_save_ctrl_atomic ? _mask_next_0_T_34 : _mask_next_0_T_41} == 16'h0;	// ventus/src/pipeline/LSU.scala:132:21, :170:37, :286:{24,63,135}, :314:{51,57}
        _GEN_30 = _GEN_29 ? 3'h0 : 3'h3;	// ventus/src/pipeline/LSU.scala:130:22, :282:31, :314:57, :332:77, :334:19, :337:19
        _GEN_31 =
          {{state},
           {state},
           {_GEN_26 ? _GEN_30 : 3'h5},
           {_GEN_26 ? (_GEN_16 ? 3'h5 : _GEN_30) : 3'h4},
           {is_flush
              ? (_GEN_26 ? 3'h0 : state)
              : _GEN_26
                  ? (reg_save_ctrl_atomic & reg_save_ctrl_aq | reg_save_ctrl_atomic
                     & reg_save_ctrl_rl
                       ? 3'h4
                       : _GEN_30)
                  : 3'h3},
           {{1'h0, ~(_GEN_25 & _GEN_29), 1'h0}},
           {(|reg_save_ctrl_mem_cmd)
              ? ((reg_save_ctrl_isvec
                    ? (&{~reg_save_mask_15 | _addr_15_T_33 > 32'h6FFFFFFF
                           & _addr_15_T_33 < 32'h70020000,
                         ~reg_save_mask_14 | _addr_14_T_33 > 32'h6FFFFFFF
                           & _addr_14_T_33 < 32'h70020000,
                         ~reg_save_mask_13 | _addr_13_T_33 > 32'h6FFFFFFF
                           & _addr_13_T_33 < 32'h70020000,
                         ~reg_save_mask_12 | _addr_12_T_33 > 32'h6FFFFFFF
                           & _addr_12_T_33 < 32'h70020000,
                         ~reg_save_mask_11 | _addr_11_T_33 > 32'h6FFFFFFF
                           & _addr_11_T_33 < 32'h70020000,
                         ~reg_save_mask_10 | _addr_10_T_33 > 32'h6FFFFFFF
                           & _addr_10_T_33 < 32'h70020000,
                         ~reg_save_mask_9 | _addr_9_T_33 > 32'h6FFFFFFF
                           & _addr_9_T_33 < 32'h70020000,
                         ~reg_save_mask_8 | _addr_8_T_33 > 32'h6FFFFFFF
                           & _addr_8_T_33 < 32'h70020000,
                         ~reg_save_mask_7 | _addr_7_T_33 > 32'h6FFFFFFF
                           & _addr_7_T_33 < 32'h70020000,
                         ~reg_save_mask_6 | _addr_6_T_33 > 32'h6FFFFFFF
                           & _addr_6_T_33 < 32'h70020000,
                         ~reg_save_mask_5 | _addr_5_T_33 > 32'h6FFFFFFF
                           & _addr_5_T_33 < 32'h70020000,
                         ~reg_save_mask_4 | _addr_4_T_33 > 32'h6FFFFFFF
                           & _addr_4_T_33 < 32'h70020000,
                         ~reg_save_mask_3 | _addr_3_T_33 > 32'h6FFFFFFF
                           & _addr_3_T_33 < 32'h70020000,
                         ~reg_save_mask_2 | _addr_2_T_33 > 32'h6FFFFFFF
                           & _addr_2_T_33 < 32'h70020000,
                         ~reg_save_mask_1 | _addr_1_T_33 > 32'h6FFFFFFF
                           & _addr_1_T_33 < 32'h70020000,
                         is_shared_0})
                    : is_shared_0) & ~is_flush
                   ? (_GEN_18 ? 3'h2 : 3'h1)
                   : {1'h0, _GEN_18, 1'h1})
              : 3'h0},
           {state}};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :132:21, :133:25, :147:20, :150:81, :162:{21,39,52,72,83,103}, :164:20, :165:{15,22}, :204:{28,63}, :224:30, :246:27, :282:31, :291:16, :300:38, :301:{25,28,38}, :302:{32,39,68}, :304:35, :305:21, :307:21, :310:26, :313:30, :314:{57,64}, :315:30, :317:28, :319:25, :322:22, :323:33, :324:17, :326:17, :329:33, :330:{38,59,84,106}, :331:19, :332:77, :334:19, :337:19, :340:17, :345:30, :347:54, :348:19, :349:72, :355:15, :359:30, :360:63, :365:25
        state <= _GEN_31[state];	// ventus/src/pipeline/LSU.scala:130:22, :291:16, :300:38, :313:30, :322:22, :345:30, :359:30
        is_flush <= ~_GEN_28 & is_flush;	// ventus/src/pipeline/LSU.scala:132:21, :133:25, :369:16, :398:30, :399:23, :401:23, :406:16, :415:30, :416:18, :418:18
      end
      else begin	// ventus/src/pipeline/LSU.scala:136:30
        if (~(|state) & io_flush_dcache_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :136:30
          state <= 3'h3;	// ventus/src/pipeline/LSU.scala:130:22, :282:31
        else if (io_from_fifo_ready_0 & io_from_fifo_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:136:40
          state <= 3'h1;	// ventus/src/pipeline/LSU.scala:130:22, :204:28
        is_flush <= _GEN_27;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:133:25
      end
      if ((|state) & _GEN_24 & (|reg_save_ctrl_mem_cmd) & _GEN_18)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :132:21, :136:30, :138:28, :204:63, :291:16, :369:16
        reg_entryID <= io_idx_entry;	// ventus/src/pipeline/LSU.scala:138:28
    end
    if (|state) begin	// ventus/src/pipeline/LSU.scala:130:22, :136:30
      if (_GEN_24 | ~(state == 3'h2 ? _GEN_25 : _GEN_28)) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:130:22, :132:21, :224:30, :291:16, :369:16, :391:30, :392:23, :394:23, :398:30, :399:23, :401:23
      end
      else if (reg_save_ctrl_atomic) begin	// ventus/src/pipeline/LSU.scala:132:21
        reg_save_mask_0 <= _mask_next_0_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_1 <= _mask_next_1_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_2 <= _mask_next_2_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_3 <= _mask_next_3_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_4 <= _mask_next_4_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_5 <= _mask_next_5_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_6 <= _mask_next_6_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_7 <= _mask_next_7_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_8 <= _mask_next_8_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_9 <= _mask_next_9_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_10 <= _mask_next_10_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_11 <= _mask_next_11_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_12 <= _mask_next_12_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_13 <= _mask_next_13_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_14 <= _mask_next_14_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
        reg_save_mask_15 <= _mask_next_15_T_34;	// ventus/src/pipeline/LSU.scala:132:21, :286:63
      end
      else begin	// ventus/src/pipeline/LSU.scala:132:21
        reg_save_mask_0 <= _mask_next_0_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_1 <= _mask_next_1_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_2 <= _mask_next_2_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_3 <= _mask_next_3_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_4 <= _mask_next_4_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_5 <= _mask_next_5_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_6 <= _mask_next_6_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_7 <= _mask_next_7_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_8 <= _mask_next_8_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_9 <= _mask_next_9_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_10 <= _mask_next_10_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_11 <= _mask_next_11_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_12 <= _mask_next_12_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_13 <= _mask_next_13_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_14 <= _mask_next_14_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
        reg_save_mask_15 <= _mask_next_15_T_41;	// ventus/src/pipeline/LSU.scala:132:21, :286:135
      end
    end
    else begin	// ventus/src/pipeline/LSU.scala:136:30
      automatic logic _GEN_32 = io_from_fifo_ready_0 & io_from_fifo_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:136:40
      automatic logic _GEN_33;	// ventus/src/pipeline/LSU.scala:371:33, :372:18, :374:36
      _GEN_33 = _GEN_27 | ~_GEN_32;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:371:33, :372:18, :374:36
      reg_save_in1_0 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_0;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_1 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_1;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_2 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_2;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_3 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_3;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_4 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_4;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_5 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_5;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_6 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_6;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_7 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_7;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_8 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_8;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_9 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_9;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_10 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_10;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_11 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_11;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_12 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_12;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_13 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_13;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_14 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_14;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in1_15 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in1_15;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_0 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_0;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_1 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_1;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_2 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_2;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_3 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_3;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_4 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_4;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_5 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_5;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_6 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_6;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_7 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_7;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_8 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_8;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_9 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_9;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_10 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_10;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_11 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_11;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_12 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_12;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_13 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_13;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_14 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_14;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in2_15 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in2_15;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_0 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_0;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_1 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_1;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_2 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_2;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_3 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_3;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_4 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_4;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_5 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_5;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_6 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_6;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_7 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_7;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_8 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_8;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_9 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_9;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_10 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_10;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_11 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_11;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_12 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_12;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_13 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_13;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_14 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_14;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_in3_15 <= _GEN_33 ? 32'h0 : io_from_fifo_bits_in3_15;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_mask_0 <=
        ~_GEN_27 & _GEN_32 & (~io_from_fifo_bits_ctrl_isvec | io_from_fifo_bits_mask_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36, :381:29
      reg_save_mask_1 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_2 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_3 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_4 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_4;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_5 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_5;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_6 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_6;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_7 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_8 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_8;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_9 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_9;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_10 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_10;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_11 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_11;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_12 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_12;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_13 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_13;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_14 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_14;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_mask_15 <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec & io_from_fifo_bits_mask_15;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_wid <= _GEN_33 ? 3'h0 : io_from_fifo_bits_ctrl_wid;	// ventus/src/pipeline/LSU.scala:130:22, :132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_isvec <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_isvec;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_mem_whb <= _GEN_33 ? 2'h0 : io_from_fifo_bits_ctrl_mem_whb;	// ventus/src/pipeline/LSU.scala:132:21, :150:68, :371:33, :372:18, :374:36
      reg_save_ctrl_mem_unsigned <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_mem_unsigned;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_alu_fn <= _GEN_33 ? 6'h0 : io_from_fifo_bits_ctrl_alu_fn;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_is_vls12 <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_is_vls12;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_mem <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_mem;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_disable_mask <=
        ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_disable_mask;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_mem_cmd <=
        _GEN_27 ? 2'h1 : _GEN_32 ? io_from_fifo_bits_ctrl_mem_cmd : 2'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :150:68, :183:34, :371:33, :373:31, :374:36, :375:18, :382:28
      reg_save_ctrl_mop <= _GEN_33 ? 2'h0 : io_from_fifo_bits_ctrl_mop;	// ventus/src/pipeline/LSU.scala:132:21, :150:68, :371:33, :372:18, :374:36
      reg_save_ctrl_reg_idx2 <= _GEN_33 ? 8'h0 : io_from_fifo_bits_ctrl_reg_idx2;	// ventus/src/pipeline/LSU.scala:132:21, :171:19, :371:33, :372:18, :374:36
      reg_save_ctrl_reg_idx3 <= _GEN_33 ? 8'h0 : io_from_fifo_bits_ctrl_reg_idx3;	// ventus/src/pipeline/LSU.scala:132:21, :171:19, :371:33, :372:18, :374:36
      reg_save_ctrl_reg_idxw <= _GEN_33 ? 8'h0 : io_from_fifo_bits_ctrl_reg_idxw;	// ventus/src/pipeline/LSU.scala:132:21, :171:19, :371:33, :372:18, :374:36
      reg_save_ctrl_wvd <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_wvd;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_fence <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_fence;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_wxd <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_wxd;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_pc <= _GEN_33 ? 32'h0 : io_from_fifo_bits_ctrl_pc;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_ctrl_spike_info_sm_id <=
        _GEN_33 ? 8'h0 : io_from_fifo_bits_ctrl_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:132:21, :171:19, :371:33, :372:18, :374:36
      reg_save_ctrl_spike_info_pc <=
        _GEN_33 ? 32'h0 : io_from_fifo_bits_ctrl_spike_info_pc;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_ctrl_spike_info_inst <=
        _GEN_33 ? 32'h0 : io_from_fifo_bits_ctrl_spike_info_inst;	// ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:{18,41}, :374:36
      reg_save_ctrl_atomic <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_atomic;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
      reg_save_ctrl_aq <=
        ~_GEN_27 & _GEN_32 & (io_from_fifo_bits_ctrl_atomic | io_from_fifo_bits_ctrl_aq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36, :376:44, :377:28, :379:27
      reg_save_ctrl_rl <= ~_GEN_27 & _GEN_32 & io_from_fifo_bits_ctrl_rl;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/LSU.scala:132:21, :371:33, :372:18, :374:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/LSU.scala:113:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/LSU.scala:113:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/LSU.scala:113:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/LSU.scala:113:7
      automatic logic [31:0] _RANDOM[0:55];	// ventus/src/pipeline/LSU.scala:113:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/LSU.scala:113:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/LSU.scala:113:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/LSU.scala:113:7
        for (logic [5:0] i = 6'h0; i < 6'h38; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/LSU.scala:113:7
        end	// ventus/src/pipeline/LSU.scala:113:7
        state = _RANDOM[6'h0][6:4];	// ventus/src/pipeline/LSU.scala:113:7, :130:22
        reg_save_in1_0 = {_RANDOM[6'h0][31:7], _RANDOM[6'h1][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :130:22, :132:21
        reg_save_in1_1 = {_RANDOM[6'h1][31:7], _RANDOM[6'h2][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_2 = {_RANDOM[6'h2][31:7], _RANDOM[6'h3][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_3 = {_RANDOM[6'h3][31:7], _RANDOM[6'h4][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_4 = {_RANDOM[6'h4][31:7], _RANDOM[6'h5][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_5 = {_RANDOM[6'h5][31:7], _RANDOM[6'h6][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_6 = {_RANDOM[6'h6][31:7], _RANDOM[6'h7][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_7 = {_RANDOM[6'h7][31:7], _RANDOM[6'h8][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_8 = {_RANDOM[6'h8][31:7], _RANDOM[6'h9][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_9 = {_RANDOM[6'h9][31:7], _RANDOM[6'hA][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_10 = {_RANDOM[6'hA][31:7], _RANDOM[6'hB][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_11 = {_RANDOM[6'hB][31:7], _RANDOM[6'hC][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_12 = {_RANDOM[6'hC][31:7], _RANDOM[6'hD][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_13 = {_RANDOM[6'hD][31:7], _RANDOM[6'hE][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_14 = {_RANDOM[6'hE][31:7], _RANDOM[6'hF][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in1_15 = {_RANDOM[6'hF][31:7], _RANDOM[6'h10][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_0 = {_RANDOM[6'h10][31:7], _RANDOM[6'h11][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_1 = {_RANDOM[6'h11][31:7], _RANDOM[6'h12][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_2 = {_RANDOM[6'h12][31:7], _RANDOM[6'h13][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_3 = {_RANDOM[6'h13][31:7], _RANDOM[6'h14][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_4 = {_RANDOM[6'h14][31:7], _RANDOM[6'h15][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_5 = {_RANDOM[6'h15][31:7], _RANDOM[6'h16][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_6 = {_RANDOM[6'h16][31:7], _RANDOM[6'h17][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_7 = {_RANDOM[6'h17][31:7], _RANDOM[6'h18][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_8 = {_RANDOM[6'h18][31:7], _RANDOM[6'h19][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_9 = {_RANDOM[6'h19][31:7], _RANDOM[6'h1A][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_10 = {_RANDOM[6'h1A][31:7], _RANDOM[6'h1B][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_11 = {_RANDOM[6'h1B][31:7], _RANDOM[6'h1C][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_12 = {_RANDOM[6'h1C][31:7], _RANDOM[6'h1D][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_13 = {_RANDOM[6'h1D][31:7], _RANDOM[6'h1E][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_14 = {_RANDOM[6'h1E][31:7], _RANDOM[6'h1F][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in2_15 = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_0 = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_1 = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_2 = {_RANDOM[6'h22][31:7], _RANDOM[6'h23][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_3 = {_RANDOM[6'h23][31:7], _RANDOM[6'h24][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_4 = {_RANDOM[6'h24][31:7], _RANDOM[6'h25][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_5 = {_RANDOM[6'h25][31:7], _RANDOM[6'h26][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_6 = {_RANDOM[6'h26][31:7], _RANDOM[6'h27][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_7 = {_RANDOM[6'h27][31:7], _RANDOM[6'h28][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_8 = {_RANDOM[6'h28][31:7], _RANDOM[6'h29][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_9 = {_RANDOM[6'h29][31:7], _RANDOM[6'h2A][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_10 = {_RANDOM[6'h2A][31:7], _RANDOM[6'h2B][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_11 = {_RANDOM[6'h2B][31:7], _RANDOM[6'h2C][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_12 = {_RANDOM[6'h2C][31:7], _RANDOM[6'h2D][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_13 = {_RANDOM[6'h2D][31:7], _RANDOM[6'h2E][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_14 = {_RANDOM[6'h2E][31:7], _RANDOM[6'h2F][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_in3_15 = {_RANDOM[6'h2F][31:7], _RANDOM[6'h30][6:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_0 = _RANDOM[6'h30][7];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_1 = _RANDOM[6'h30][8];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_2 = _RANDOM[6'h30][9];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_3 = _RANDOM[6'h30][10];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_4 = _RANDOM[6'h30][11];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_5 = _RANDOM[6'h30][12];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_6 = _RANDOM[6'h30][13];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_7 = _RANDOM[6'h30][14];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_8 = _RANDOM[6'h30][15];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_9 = _RANDOM[6'h30][16];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_10 = _RANDOM[6'h30][17];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_11 = _RANDOM[6'h30][18];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_12 = _RANDOM[6'h30][19];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_13 = _RANDOM[6'h30][20];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_14 = _RANDOM[6'h30][21];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_mask_15 = _RANDOM[6'h30][22];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_wid = _RANDOM[6'h31][25:23];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_isvec = _RANDOM[6'h32][7];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_mem_whb = _RANDOM[6'h32][16:15];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_mem_unsigned = _RANDOM[6'h32][17];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_alu_fn = _RANDOM[6'h32][23:18];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_is_vls12 = _RANDOM[6'h32][25];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_mem = _RANDOM[6'h32][26];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_disable_mask = _RANDOM[6'h32][29];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_mem_cmd = {_RANDOM[6'h32][31], _RANDOM[6'h33][0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_mop = _RANDOM[6'h33][2:1];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_reg_idx2 = _RANDOM[6'h33][18:11];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_reg_idx3 = _RANDOM[6'h33][26:19];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_reg_idxw = {_RANDOM[6'h33][31:27], _RANDOM[6'h34][2:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_wvd = _RANDOM[6'h34][3];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_fence = _RANDOM[6'h34][4];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_wxd = _RANDOM[6'h34][8];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_pc = {_RANDOM[6'h34][31:9], _RANDOM[6'h35][8:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_spike_info_sm_id = _RANDOM[6'h35][23:16];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_spike_info_pc = {_RANDOM[6'h35][31:24], _RANDOM[6'h36][23:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_spike_info_inst = {_RANDOM[6'h36][31:24], _RANDOM[6'h37][23:0]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_atomic = _RANDOM[6'h37][24];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_aq = _RANDOM[6'h37][25];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        reg_save_ctrl_rl = _RANDOM[6'h37][26];	// ventus/src/pipeline/LSU.scala:113:7, :132:21
        is_flush = _RANDOM[6'h37][27];	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :133:25
        reg_entryID = _RANDOM[6'h37][30:28];	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :138:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/LSU.scala:113:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/LSU.scala:113:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_from_fifo_ready = io_from_fifo_ready_0;	// ventus/src/pipeline/LSU.scala:113:7, :136:40
  assign io_csr_wid = reg_save_ctrl_wid;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_valid = io_to_mshr_valid_0;	// ventus/src/pipeline/LSU.scala:113:7, :204:38
  assign io_to_mshr_bits_tag_warp_id = reg_save_ctrl_wid;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_wfd = reg_save_ctrl_wvd;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_wxd = reg_save_ctrl_wxd;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_reg_idxw = reg_save_ctrl_reg_idxw;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_0 = reg_save_mask_0;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_1 = reg_save_mask_1;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_2 = reg_save_mask_2;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_3 = reg_save_mask_3;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_4 = reg_save_mask_4;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_5 = reg_save_mask_5;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_6 = reg_save_mask_6;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_7 = reg_save_mask_7;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_8 = reg_save_mask_8;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_9 = reg_save_mask_9;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_10 = reg_save_mask_10;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_11 = reg_save_mask_11;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_12 = reg_save_mask_12;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_13 = reg_save_mask_13;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_14 = reg_save_mask_14;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_mask_15 = reg_save_mask_15;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_unsigned = reg_save_ctrl_mem_unsigned;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_isvec = reg_save_ctrl_isvec;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_wordOffset1H_0 = wordOffset1H_0;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_1 = wordOffset1H_1;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_2 = wordOffset1H_2;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_3 = wordOffset1H_3;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_4 = wordOffset1H_4;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_5 = wordOffset1H_5;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_6 = wordOffset1H_6;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_7 = wordOffset1H_7;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_8 = wordOffset1H_8;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_9 = wordOffset1H_9;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_10 = wordOffset1H_10;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_11 = wordOffset1H_11;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_12 = wordOffset1H_12;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_13 = wordOffset1H_13;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_14 = wordOffset1H_14;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_wordOffset1H_15 = wordOffset1H_15;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_mshr_bits_tag_isWrite = reg_save_ctrl_mem_cmd[1];	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :205:55
  assign io_to_mshr_bits_tag_spike_info_sm_id = reg_save_ctrl_spike_info_sm_id;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_spike_info_pc = reg_save_ctrl_spike_info_pc;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_mshr_bits_tag_spike_info_inst = reg_save_ctrl_spike_info_inst;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_flush_dcache_ready = ~(|state);	// ventus/src/pipeline/LSU.scala:113:7, :130:22, :136:30
  assign io_to_dcache_valid = io_to_dcache_valid_0;	// ventus/src/pipeline/LSU.scala:113:7, :282:67
  assign io_to_dcache_bits_instrId = reg_entryID;	// ventus/src/pipeline/LSU.scala:113:7, :138:28
  assign io_to_dcache_bits_tag = tag;	// ventus/src/pipeline/LSU.scala:113:7, :170:16
  assign io_to_dcache_bits_setIdx = setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :171:19
  assign io_to_dcache_bits_perLaneAddr_0_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_0
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h0
      : reg_save_mask_0 & _addr_0_T_33[31:15] == tag & _addr_0_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_0_blockOffset = _addr_0_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_0_wordOffset1H = wordOffset1H_0;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_1_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_1
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h1
      : reg_save_mask_1 & _addr_1_T_33[31:15] == tag & _addr_1_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_1_blockOffset = _addr_1_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_1_wordOffset1H = wordOffset1H_1;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_2_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_2
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h2
      : reg_save_mask_2 & _addr_2_T_33[31:15] == tag & _addr_2_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_2_blockOffset = _addr_2_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_2_wordOffset1H = wordOffset1H_2;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_3_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_3
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h3
      : reg_save_mask_3 & _addr_3_T_33[31:15] == tag & _addr_3_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_3_blockOffset = _addr_3_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_3_wordOffset1H = wordOffset1H_3;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_4_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_4
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h4
      : reg_save_mask_4 & _addr_4_T_33[31:15] == tag & _addr_4_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_4_blockOffset = _addr_4_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_4_wordOffset1H = wordOffset1H_4;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_5_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_5
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h5
      : reg_save_mask_5 & _addr_5_T_33[31:15] == tag & _addr_5_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_5_blockOffset = _addr_5_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_5_wordOffset1H = wordOffset1H_5;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_6_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_6
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h6
      : reg_save_mask_6 & _addr_6_T_33[31:15] == tag & _addr_6_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_6_blockOffset = _addr_6_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_6_wordOffset1H = wordOffset1H_6;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_7_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_7
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h7
      : reg_save_mask_7 & _addr_7_T_33[31:15] == tag & _addr_7_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_7_blockOffset = _addr_7_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_7_wordOffset1H = wordOffset1H_7;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_8_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_8
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h8
      : reg_save_mask_8 & _addr_8_T_33[31:15] == tag & _addr_8_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_8_blockOffset = _addr_8_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_8_wordOffset1H = wordOffset1H_8;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_9_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_9
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'h9
      : reg_save_mask_9 & _addr_9_T_33[31:15] == tag & _addr_9_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_9_blockOffset = _addr_9_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_9_wordOffset1H = wordOffset1H_9;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_10_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_10
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'hA
      : reg_save_mask_10 & _addr_10_T_33[31:15] == tag & _addr_10_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_10_blockOffset = _addr_10_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_10_wordOffset1H = wordOffset1H_10;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_11_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_11
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'hB
      : reg_save_mask_11 & _addr_11_T_33[31:15] == tag & _addr_11_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_11_blockOffset = _addr_11_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_11_wordOffset1H = wordOffset1H_11;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_12_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_12
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'hC
      : reg_save_mask_12 & _addr_12_T_33[31:15] == tag & _addr_12_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_12_blockOffset = _addr_12_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_12_wordOffset1H = wordOffset1H_12;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_13_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_13
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'hD
      : reg_save_mask_13 & _addr_13_T_33[31:15] == tag & _addr_13_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_13_blockOffset = _addr_13_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_13_wordOffset1H = wordOffset1H_13;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_14_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_14
        & (reg_save_mask_0
             ? 4'h0
             : reg_save_mask_1
                 ? 4'h1
                 : reg_save_mask_2
                     ? 4'h2
                     : reg_save_mask_3
                         ? 4'h3
                         : reg_save_mask_4
                             ? 4'h4
                             : reg_save_mask_5
                                 ? 4'h5
                                 : reg_save_mask_6
                                     ? 4'h6
                                     : reg_save_mask_7
                                         ? 4'h7
                                         : reg_save_mask_8
                                             ? 4'h8
                                             : reg_save_mask_9
                                                 ? 4'h9
                                                 : reg_save_mask_10
                                                     ? 4'hA
                                                     : reg_save_mask_11
                                                         ? 4'hB
                                                         : reg_save_mask_12
                                                             ? 4'hC
                                                             : reg_save_mask_13
                                                                 ? 4'hD
                                                                 : {3'h7,
                                                                    ~reg_save_mask_14}) == 4'hE
      : reg_save_mask_14 & _addr_14_T_33[31:15] == tag & _addr_14_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_14_blockOffset = _addr_14_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_14_wordOffset1H = wordOffset1H_14;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_perLaneAddr_15_activeMask =
    reg_save_ctrl_atomic
      ? reg_save_mask_15
        & (&(reg_save_mask_0
               ? 4'h0
               : reg_save_mask_1
                   ? 4'h1
                   : reg_save_mask_2
                       ? 4'h2
                       : reg_save_mask_3
                           ? 4'h3
                           : reg_save_mask_4
                               ? 4'h4
                               : reg_save_mask_5
                                   ? 4'h5
                                   : reg_save_mask_6
                                       ? 4'h6
                                       : reg_save_mask_7
                                           ? 4'h7
                                           : reg_save_mask_8
                                               ? 4'h8
                                               : reg_save_mask_9
                                                   ? 4'h9
                                                   : reg_save_mask_10
                                                       ? 4'hA
                                                       : reg_save_mask_11
                                                           ? 4'hB
                                                           : reg_save_mask_12
                                                               ? 4'hC
                                                               : reg_save_mask_13
                                                                   ? 4'hD
                                                                   : {3'h7,
                                                                      ~reg_save_mask_14}))
      : reg_save_mask_15 & _addr_15_T_33[31:15] == tag & _addr_15_T_33[14:7] == setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :150:81, :170:16, :171:19, :220:{80,130}, :275:{55,93,105}, :276:{24,68,151}
  assign io_to_dcache_bits_perLaneAddr_15_blockOffset = _addr_15_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_dcache_bits_perLaneAddr_15_wordOffset1H = wordOffset1H_15;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_dcache_bits_data_0 = reg_save_in3_0;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_1 = reg_save_in3_1;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_2 = reg_save_in3_2;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_3 = reg_save_in3_3;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_4 = reg_save_in3_4;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_5 = reg_save_in3_5;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_6 = reg_save_in3_6;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_7 = reg_save_in3_7;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_8 = reg_save_in3_8;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_9 = reg_save_in3_9;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_10 = reg_save_in3_10;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_11 = reg_save_in3_11;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_12 = reg_save_in3_12;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_13 = reg_save_in3_13;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_14 = reg_save_in3_14;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_data_15 = reg_save_in3_15;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_opcode =
    reg_save_ctrl_atomic
      ? (_GEN_16
           ? {1'h0, _param_wire_T ? 2'h3 : {1'h1, _GEN_17}}
           : reg_save_ctrl_aq
               ? {2'h1, _GEN_17}
               : reg_save_ctrl_rl
                   ? {2'h1, _param_wire_T_6}
                   : {1'h0,
                      reg_save_ctrl_alu_fn == 6'h0
                        ? {1'h0, reg_save_ctrl_mem_cmd[1]}
                        : 2'h2})
      : reg_save_ctrl_fence | is_flush ? 3'h3 : {2'h0, reg_save_ctrl_mem_cmd[1]};	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :133:25, :150:{68,81}, :155:44, :183:34, :205:55, :245:29, :246:{27,46}, :247:{19,24,30,51,57}, :249:33, :250:19, :252:33, :253:{19,30}, :256:{19,25,46}, :259:34, :260:17, :262:24, :263:17, :266:17, :282:31
  assign io_to_dcache_bits_param =
    ~reg_save_ctrl_atomic
    | (_GEN_16
         ? _param_wire_T | _GEN_17 | _param_wire_alt_T
         : reg_save_ctrl_aq
             ? _GEN_17 | _param_wire_alt_T
             : reg_save_ctrl_rl & _param_wire_T_6 | _param_wire_alt_T)
      ? 4'h0
      : {1'h0,
         reg_save_ctrl_alu_fn == 6'h1D
           ? 3'h0
           : reg_save_ctrl_alu_fn == 6'h4
               ? 3'h1
               : reg_save_ctrl_alu_fn == 6'h7
                   ? 3'h3
                   : reg_save_ctrl_alu_fn == 6'h6
                       ? 3'h2
                       : reg_save_ctrl_alu_fn == 6'h11
                           ? 3'h4
                           : reg_save_ctrl_alu_fn == 6'h10
                               ? 3'h5
                               : reg_save_ctrl_alu_fn == 6'h13
                                   ? 3'h6
                                   : reg_save_ctrl_alu_fn == 6'h12 ? 3'h7 : 3'h1};	// src/main/scala/chisel3/util/Counter.scala:61:40, ventus/src/pipeline/LSU.scala:113:7, :130:22, :132:21, :133:25, :150:81, :204:28, :224:30, :241:{24,45,64,85,105,126}, :242:{8,29,46,67,83,104}, :243:{8,29,46,67,85,106}, :245:29, :246:{27,46}, :247:{30,57}, :248:{18,23}, :249:33, :251:{18,23}, :252:33, :253:30, :254:{18,23}, :257:18, :259:34, :282:31
  assign io_to_dcache_bits_spike_info_pc = reg_save_ctrl_pc;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_dcache_bits_spike_info_vaddr = addr_wire;	// ventus/src/pipeline/LSU.scala:113:7, :169:12
  assign io_to_shared_valid = io_to_shared_valid_0;	// ventus/src/pipeline/LSU.scala:113:7, :224:30
  assign io_to_shared_bits_instrId = reg_entryID;	// ventus/src/pipeline/LSU.scala:113:7, :138:28
  assign io_to_shared_bits_isWrite = reg_save_ctrl_mem_cmd[1];	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :205:55
  assign io_to_shared_bits_setIdx = setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :171:19
  assign io_to_shared_bits_perLaneAddr_0_activeMask =
    reg_save_mask_0 & _addr_0_T_33[31:15] == tag & _addr_0_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_0_blockOffset = _addr_0_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_0_wordOffset1H = wordOffset1H_0;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_1_activeMask =
    reg_save_mask_1 & _addr_1_T_33[31:15] == tag & _addr_1_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_1_blockOffset = _addr_1_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_1_wordOffset1H = wordOffset1H_1;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_2_activeMask =
    reg_save_mask_2 & _addr_2_T_33[31:15] == tag & _addr_2_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_2_blockOffset = _addr_2_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_2_wordOffset1H = wordOffset1H_2;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_3_activeMask =
    reg_save_mask_3 & _addr_3_T_33[31:15] == tag & _addr_3_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_3_blockOffset = _addr_3_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_3_wordOffset1H = wordOffset1H_3;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_4_activeMask =
    reg_save_mask_4 & _addr_4_T_33[31:15] == tag & _addr_4_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_4_blockOffset = _addr_4_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_4_wordOffset1H = wordOffset1H_4;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_5_activeMask =
    reg_save_mask_5 & _addr_5_T_33[31:15] == tag & _addr_5_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_5_blockOffset = _addr_5_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_5_wordOffset1H = wordOffset1H_5;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_6_activeMask =
    reg_save_mask_6 & _addr_6_T_33[31:15] == tag & _addr_6_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_6_blockOffset = _addr_6_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_6_wordOffset1H = wordOffset1H_6;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_7_activeMask =
    reg_save_mask_7 & _addr_7_T_33[31:15] == tag & _addr_7_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_7_blockOffset = _addr_7_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_7_wordOffset1H = wordOffset1H_7;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_8_activeMask =
    reg_save_mask_8 & _addr_8_T_33[31:15] == tag & _addr_8_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_8_blockOffset = _addr_8_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_8_wordOffset1H = wordOffset1H_8;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_9_activeMask =
    reg_save_mask_9 & _addr_9_T_33[31:15] == tag & _addr_9_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_9_blockOffset = _addr_9_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_9_wordOffset1H = wordOffset1H_9;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_10_activeMask =
    reg_save_mask_10 & _addr_10_T_33[31:15] == tag & _addr_10_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_10_blockOffset = _addr_10_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_10_wordOffset1H = wordOffset1H_10;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_11_activeMask =
    reg_save_mask_11 & _addr_11_T_33[31:15] == tag & _addr_11_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_11_blockOffset = _addr_11_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_11_wordOffset1H = wordOffset1H_11;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_12_activeMask =
    reg_save_mask_12 & _addr_12_T_33[31:15] == tag & _addr_12_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_12_blockOffset = _addr_12_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_12_wordOffset1H = wordOffset1H_12;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_13_activeMask =
    reg_save_mask_13 & _addr_13_T_33[31:15] == tag & _addr_13_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_13_blockOffset = _addr_13_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_13_wordOffset1H = wordOffset1H_13;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_14_activeMask =
    reg_save_mask_14 & _addr_14_T_33[31:15] == tag & _addr_14_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_14_blockOffset = _addr_14_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_14_wordOffset1H = wordOffset1H_14;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_perLaneAddr_15_activeMask =
    reg_save_mask_15 & _addr_15_T_33[31:15] == tag & _addr_15_T_33[14:7] == setIdx;	// ventus/src/pipeline/LSU.scala:113:7, :132:21, :147:20, :170:16, :171:19, :220:{69,80,113,130,196}
  assign io_to_shared_bits_perLaneAddr_15_blockOffset = _addr_15_T_33[6:2];	// ventus/src/pipeline/LSU.scala:113:7, :147:20, :178:{53,63}
  assign io_to_shared_bits_perLaneAddr_15_wordOffset1H = wordOffset1H_15;	// ventus/src/pipeline/LSU.scala:113:7, :183:34, :184:35
  assign io_to_shared_bits_data_0 = reg_save_in3_0;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_1 = reg_save_in3_1;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_2 = reg_save_in3_2;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_3 = reg_save_in3_3;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_4 = reg_save_in3_4;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_5 = reg_save_in3_5;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_6 = reg_save_in3_6;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_7 = reg_save_in3_7;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_8 = reg_save_in3_8;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_9 = reg_save_in3_9;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_10 = reg_save_in3_10;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_11 = reg_save_in3_11;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_12 = reg_save_in3_12;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_13 = reg_save_in3_13;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_14 = reg_save_in3_14;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
  assign io_to_shared_bits_data_15 = reg_save_in3_15;	// ventus/src/pipeline/LSU.scala:113:7, :132:21
endmodule

