#! /Users/adityaln/Applications/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-83-g05803af1a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x104e8c6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104e8c820 .scope module, "latency_RCA_tb" "latency_RCA_tb" 3 8;
 .timescale -9 -9;
v0xaf2b5c6e0_0 .var/i "csv_file", 31 0;
v0xaf2b5c780 .array/i "latency", 32 1, 31 0;
v0xaf2b5c820_0 .var/i "seed", 31 0;
v0xaf2b5c8c0_0 .var/i "tests", 31 0;
S_0x104e8e100 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 72, 3 72 0, S_0x104e8c820;
 .timescale -9 -9;
v0xaf29f4320_0 .var/2s "i", 31 0;
S_0x104e88bc0 .scope generate, "WIDTH_TEST[1]" "WIDTH_TEST[1]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b2c0 .param/l "w" 1 3 21, +C4<01>;
v0xaf29f4c80_0 .var "A", 0 0;
v0xaf29f4d20_0 .var "B", 0 0;
v0xaf29f4dc0_0 .var "Cin", 0 0;
v0xaf29f4e60_0 .net "Cout", 0 0, L_0x104ea6e90;  1 drivers
v0xaf29f4f00_0 .net "P", 0 0, L_0xaf29f00e0;  1 drivers
v0xaf29f4fa0_0 .net "S", 0 0, L_0xaf29f0150;  1 drivers
v0xaf29f5040_0 .var "expected_sum", 1 0;
S_0x104e88d40 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0x104e88bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf293b300 .param/l "N" 0 4 4, +C4<00000000000000000000000000000001>;
L_0x104ea6e90 .functor BUFZ 1, L_0xaf29f0310, C4<0>, C4<0>, C4<0>;
v0xaf29f4820_0 .net "A", 0 0, v0xaf29f4c80_0;  1 drivers
v0xaf29f48c0_0 .net "B", 0 0, v0xaf29f4d20_0;  1 drivers
v0xaf29f4960_0 .net "C", 0 0, L_0xaf29f0310;  1 drivers
v0xaf29f4a00_0 .net "Cin", 0 0, v0xaf29f4dc0_0;  1 drivers
v0xaf29f4aa0_0 .net "Cout", 0 0, L_0x104ea6e90;  alias, 1 drivers
v0xaf29f4b40_0 .net "P", 0 0, L_0xaf29f00e0;  alias, 1 drivers
v0xaf29f4be0_0 .net "S", 0 0, L_0xaf29f0150;  alias, 1 drivers
S_0x104e8b860 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0x104e88d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f00e0/d .functor XOR 1, v0xaf29f4c80_0, v0xaf29f4d20_0, C4<0>, C4<0>;
L_0xaf29f00e0 .delay 1 (1,1,1) L_0xaf29f00e0/d;
L_0xaf29f0150/d .functor XOR 1, L_0xaf29f00e0, v0xaf29f4dc0_0, C4<0>, C4<0>;
L_0xaf29f0150 .delay 1 (1,1,1) L_0xaf29f0150/d;
L_0xaf29f01c0/d .functor NAND 1, v0xaf29f4c80_0, v0xaf29f4d20_0, C4<1>, C4<1>;
L_0xaf29f01c0 .delay 1 (1,1,1) L_0xaf29f01c0/d;
L_0xaf29f0230/d .functor NAND 1, v0xaf29f4c80_0, v0xaf29f4dc0_0, C4<1>, C4<1>;
L_0xaf29f0230 .delay 1 (1,1,1) L_0xaf29f0230/d;
L_0xaf29f02a0/d .functor NAND 1, v0xaf29f4d20_0, v0xaf29f4dc0_0, C4<1>, C4<1>;
L_0xaf29f02a0 .delay 1 (1,1,1) L_0xaf29f02a0/d;
L_0xaf29f0310/d .functor NAND 1, L_0xaf29f01c0, L_0xaf29f0230, L_0xaf29f02a0, C4<1>;
L_0xaf29f0310 .delay 1 (1,1,1) L_0xaf29f0310/d;
v0xaf29f4000_0 .net "Cin", 0 0, v0xaf29f4dc0_0;  alias, 1 drivers
v0xaf29f4280_0 .net "Cout", 0 0, L_0xaf29f0310;  alias, 1 drivers
v0xaf29f43c0_0 .net "P", 0 0, L_0xaf29f00e0;  alias, 1 drivers
v0xaf29f4460_0 .net "S", 0 0, L_0xaf29f0150;  alias, 1 drivers
v0xaf29f4500_0 .net "a", 0 0, v0xaf29f4c80_0;  alias, 1 drivers
v0xaf29f45a0_0 .net "b", 0 0, v0xaf29f4d20_0;  alias, 1 drivers
v0xaf29f4640_0 .net "naCin", 0 0, L_0xaf29f0230;  1 drivers
v0xaf29f46e0_0 .net "nab", 0 0, L_0xaf29f01c0;  1 drivers
v0xaf29f4780_0 .net "nbCin", 0 0, L_0xaf29f02a0;  1 drivers
S_0x104e8b9e0 .scope generate, "WIDTH_TEST[2]" "WIDTH_TEST[2]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b480 .param/l "w" 1 3 21, +C4<010>;
v0xaf29f6080_0 .var "A", 1 0;
v0xaf29f6120_0 .var "B", 1 0;
v0xaf29f61c0_0 .var "Cin", 0 0;
v0xaf29f6260_0 .net "Cout", 0 0, L_0xaf2b5ce60;  1 drivers
v0xaf29f6300_0 .net "P", 1 0, L_0xaf31600a0;  1 drivers
v0xaf29f63a0_0 .net "S", 1 0, L_0xaf3160280;  1 drivers
v0xaf29f6440_0 .var "expected_sum", 2 0;
S_0x104ea6390 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0x104e8b9e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 2 "P";
    .port_info 5 /OUTPUT 2 "S";
P_0xaf293b4c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000000010>;
v0xaf29f5c20_0 .net "A", 1 0, v0xaf29f6080_0;  1 drivers
v0xaf29f5cc0_0 .net "B", 1 0, v0xaf29f6120_0;  1 drivers
v0xaf29f5d60_0 .net "C", 1 0, L_0xaf31601e0;  1 drivers
v0xaf29f5e00_0 .net "Cin", 0 0, v0xaf29f61c0_0;  1 drivers
v0xaf29f5ea0_0 .net "Cout", 0 0, L_0xaf2b5ce60;  alias, 1 drivers
v0xaf29f5f40_0 .net "P", 1 0, L_0xaf31600a0;  alias, 1 drivers
v0xaf29f5fe0_0 .net "S", 1 0, L_0xaf3160280;  alias, 1 drivers
L_0xaf2b5cb40 .part v0xaf29f6080_0, 1, 1;
L_0xaf2b5cbe0 .part v0xaf29f6120_0, 1, 1;
L_0xaf2b5cc80 .part L_0xaf31601e0, 0, 1;
L_0xaf2b5cd20 .part v0xaf29f6080_0, 0, 1;
L_0xaf2b5cdc0 .part v0xaf29f6120_0, 0, 1;
L_0xaf31601e0 .concat8 [ 1 1 0 0], L_0xaf29f0850, L_0xaf29f05b0;
L_0xaf31600a0 .concat8 [ 1 1 0 0], L_0xaf29f0620, L_0xaf29f0380;
L_0xaf3160280 .concat8 [ 1 1 0 0], L_0xaf29f0690, L_0xaf29f03f0;
L_0xaf2b5ce60 .part L_0xaf31601e0, 1, 1;
S_0x104ea6510 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0x104ea6390;
 .timescale -9 -9;
P_0xaf293b500 .param/l "i" 1 4 21, +C4<01>;
S_0x104e974b0 .scope module, "u0" "FA" 4 22, 5 1 0, S_0x104ea6510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28640c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f0380/d .functor XOR 1, L_0xaf2b5cb40, L_0xaf2b5cbe0, C4<0>, C4<0>;
L_0xaf29f0380 .delay 1 (1,1,1) L_0xaf29f0380/d;
L_0xaf29f03f0/d .functor XOR 1, L_0xaf29f0380, L_0xaf2b5cc80, C4<0>, C4<0>;
L_0xaf29f03f0 .delay 1 (1,1,1) L_0xaf29f03f0/d;
L_0xaf29f0460/d .functor NAND 1, L_0xaf2b5cb40, L_0xaf2b5cbe0, C4<1>, C4<1>;
L_0xaf29f0460 .delay 1 (1,1,1) L_0xaf29f0460/d;
L_0xaf29f04d0/d .functor NAND 1, L_0xaf2b5cb40, L_0xaf2b5cc80, C4<1>, C4<1>;
L_0xaf29f04d0 .delay 1 (1,1,1) L_0xaf29f04d0/d;
L_0xaf29f0540/d .functor NAND 1, L_0xaf2b5cbe0, L_0xaf2b5cc80, C4<1>, C4<1>;
L_0xaf29f0540 .delay 1 (1,1,1) L_0xaf29f0540/d;
L_0xaf29f05b0/d .functor NAND 1, L_0xaf29f0460, L_0xaf29f04d0, L_0xaf29f0540, C4<1>;
L_0xaf29f05b0 .delay 1 (1,1,1) L_0xaf29f05b0/d;
v0xaf29f50e0_0 .net "Cin", 0 0, L_0xaf2b5cc80;  1 drivers
v0xaf29f5180_0 .net "Cout", 0 0, L_0xaf29f05b0;  1 drivers
v0xaf29f5220_0 .net "P", 0 0, L_0xaf29f0380;  1 drivers
v0xaf29f52c0_0 .net "S", 0 0, L_0xaf29f03f0;  1 drivers
v0xaf29f5360_0 .net "a", 0 0, L_0xaf2b5cb40;  1 drivers
v0xaf29f5400_0 .net "b", 0 0, L_0xaf2b5cbe0;  1 drivers
v0xaf29f54a0_0 .net "naCin", 0 0, L_0xaf29f04d0;  1 drivers
v0xaf29f5540_0 .net "nab", 0 0, L_0xaf29f0460;  1 drivers
v0xaf29f55e0_0 .net "nbCin", 0 0, L_0xaf29f0540;  1 drivers
S_0x104e97630 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0x104ea6390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f0620/d .functor XOR 1, L_0xaf2b5cd20, L_0xaf2b5cdc0, C4<0>, C4<0>;
L_0xaf29f0620 .delay 1 (1,1,1) L_0xaf29f0620/d;
L_0xaf29f0690/d .functor XOR 1, L_0xaf29f0620, v0xaf29f61c0_0, C4<0>, C4<0>;
L_0xaf29f0690 .delay 1 (1,1,1) L_0xaf29f0690/d;
L_0xaf29f0700/d .functor NAND 1, L_0xaf2b5cd20, L_0xaf2b5cdc0, C4<1>, C4<1>;
L_0xaf29f0700 .delay 1 (1,1,1) L_0xaf29f0700/d;
L_0xaf29f0770/d .functor NAND 1, L_0xaf2b5cd20, v0xaf29f61c0_0, C4<1>, C4<1>;
L_0xaf29f0770 .delay 1 (1,1,1) L_0xaf29f0770/d;
L_0xaf29f07e0/d .functor NAND 1, L_0xaf2b5cdc0, v0xaf29f61c0_0, C4<1>, C4<1>;
L_0xaf29f07e0 .delay 1 (1,1,1) L_0xaf29f07e0/d;
L_0xaf29f0850/d .functor NAND 1, L_0xaf29f0700, L_0xaf29f0770, L_0xaf29f07e0, C4<1>;
L_0xaf29f0850 .delay 1 (1,1,1) L_0xaf29f0850/d;
v0xaf29f5680_0 .net "Cin", 0 0, v0xaf29f61c0_0;  alias, 1 drivers
v0xaf29f5720_0 .net "Cout", 0 0, L_0xaf29f0850;  1 drivers
v0xaf29f57c0_0 .net "P", 0 0, L_0xaf29f0620;  1 drivers
v0xaf29f5860_0 .net "S", 0 0, L_0xaf29f0690;  1 drivers
v0xaf29f5900_0 .net "a", 0 0, L_0xaf2b5cd20;  1 drivers
v0xaf29f59a0_0 .net "b", 0 0, L_0xaf2b5cdc0;  1 drivers
v0xaf29f5a40_0 .net "naCin", 0 0, L_0xaf29f0770;  1 drivers
v0xaf29f5ae0_0 .net "nab", 0 0, L_0xaf29f0700;  1 drivers
v0xaf29f5b80_0 .net "nbCin", 0 0, L_0xaf29f07e0;  1 drivers
S_0xaf29fc000 .scope generate, "WIDTH_TEST[3]" "WIDTH_TEST[3]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b580 .param/l "w" 1 3 21, +C4<011>;
v0xaf29f7a20_0 .var "A", 2 0;
v0xaf29f7ac0_0 .var "B", 2 0;
v0xaf29f7b60_0 .var "Cin", 0 0;
v0xaf29f7c00_0 .net "Cout", 0 0, L_0xaf2b5d400;  1 drivers
v0xaf29f7ca0_0 .net "P", 2 0, L_0xaf3160140;  1 drivers
v0xaf29f7d40_0 .net "S", 2 0, L_0xaf3160320;  1 drivers
v0xaf29f7de0_0 .var "expected_sum", 3 0;
S_0xaf29fc180 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf29fc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 3 "P";
    .port_info 5 /OUTPUT 3 "S";
P_0xaf293b5c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000000011>;
v0xaf29f75c0_0 .net "A", 2 0, v0xaf29f7a20_0;  1 drivers
v0xaf29f7660_0 .net "B", 2 0, v0xaf29f7ac0_0;  1 drivers
v0xaf29f7700_0 .net "C", 2 0, L_0xaf3160000;  1 drivers
v0xaf29f77a0_0 .net "Cin", 0 0, v0xaf29f7b60_0;  1 drivers
v0xaf29f7840_0 .net "Cout", 0 0, L_0xaf2b5d400;  alias, 1 drivers
v0xaf29f78e0_0 .net "P", 2 0, L_0xaf3160140;  alias, 1 drivers
v0xaf29f7980_0 .net "S", 2 0, L_0xaf3160320;  alias, 1 drivers
L_0xaf2b5cf00 .part v0xaf29f7a20_0, 1, 1;
L_0xaf2b5cfa0 .part v0xaf29f7ac0_0, 1, 1;
L_0xaf2b5d040 .part L_0xaf3160000, 0, 1;
L_0xaf2b5d0e0 .part v0xaf29f7a20_0, 2, 1;
L_0xaf2b5d180 .part v0xaf29f7ac0_0, 2, 1;
L_0xaf2b5d220 .part L_0xaf3160000, 1, 1;
L_0xaf2b5d2c0 .part v0xaf29f7a20_0, 0, 1;
L_0xaf2b5d360 .part v0xaf29f7ac0_0, 0, 1;
L_0xaf3160000 .concat8 [ 1 1 1 0], L_0xaf29f1030, L_0xaf29f0af0, L_0xaf29f0d90;
L_0xaf3160140 .concat8 [ 1 1 1 0], L_0xaf29f0e00, L_0xaf29f08c0, L_0xaf29f0b60;
L_0xaf3160320 .concat8 [ 1 1 1 0], L_0xaf29f0e70, L_0xaf29f0930, L_0xaf29f0bd0;
L_0xaf2b5d400 .part L_0xaf3160000, 2, 1;
S_0xaf29fc300 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf29fc180;
 .timescale -9 -9;
P_0xaf293b600 .param/l "i" 1 4 21, +C4<01>;
S_0xaf29fc480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fc300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28641c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f08c0/d .functor XOR 1, L_0xaf2b5cf00, L_0xaf2b5cfa0, C4<0>, C4<0>;
L_0xaf29f08c0 .delay 1 (1,1,1) L_0xaf29f08c0/d;
L_0xaf29f0930/d .functor XOR 1, L_0xaf29f08c0, L_0xaf2b5d040, C4<0>, C4<0>;
L_0xaf29f0930 .delay 1 (1,1,1) L_0xaf29f0930/d;
L_0xaf29f09a0/d .functor NAND 1, L_0xaf2b5cf00, L_0xaf2b5cfa0, C4<1>, C4<1>;
L_0xaf29f09a0 .delay 1 (1,1,1) L_0xaf29f09a0/d;
L_0xaf29f0a10/d .functor NAND 1, L_0xaf2b5cf00, L_0xaf2b5d040, C4<1>, C4<1>;
L_0xaf29f0a10 .delay 1 (1,1,1) L_0xaf29f0a10/d;
L_0xaf29f0a80/d .functor NAND 1, L_0xaf2b5cfa0, L_0xaf2b5d040, C4<1>, C4<1>;
L_0xaf29f0a80 .delay 1 (1,1,1) L_0xaf29f0a80/d;
L_0xaf29f0af0/d .functor NAND 1, L_0xaf29f09a0, L_0xaf29f0a10, L_0xaf29f0a80, C4<1>;
L_0xaf29f0af0 .delay 1 (1,1,1) L_0xaf29f0af0/d;
v0xaf29f64e0_0 .net "Cin", 0 0, L_0xaf2b5d040;  1 drivers
v0xaf29f6580_0 .net "Cout", 0 0, L_0xaf29f0af0;  1 drivers
v0xaf29f6620_0 .net "P", 0 0, L_0xaf29f08c0;  1 drivers
v0xaf29f66c0_0 .net "S", 0 0, L_0xaf29f0930;  1 drivers
v0xaf29f6760_0 .net "a", 0 0, L_0xaf2b5cf00;  1 drivers
v0xaf29f6800_0 .net "b", 0 0, L_0xaf2b5cfa0;  1 drivers
v0xaf29f68a0_0 .net "naCin", 0 0, L_0xaf29f0a10;  1 drivers
v0xaf29f6940_0 .net "nab", 0 0, L_0xaf29f09a0;  1 drivers
v0xaf29f69e0_0 .net "nbCin", 0 0, L_0xaf29f0a80;  1 drivers
S_0xaf29fc600 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf29fc180;
 .timescale -9 -9;
P_0xaf293b640 .param/l "i" 1 4 21, +C4<010>;
S_0xaf29fc780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fc600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f0b60/d .functor XOR 1, L_0xaf2b5d0e0, L_0xaf2b5d180, C4<0>, C4<0>;
L_0xaf29f0b60 .delay 1 (1,1,1) L_0xaf29f0b60/d;
L_0xaf29f0bd0/d .functor XOR 1, L_0xaf29f0b60, L_0xaf2b5d220, C4<0>, C4<0>;
L_0xaf29f0bd0 .delay 1 (1,1,1) L_0xaf29f0bd0/d;
L_0xaf29f0c40/d .functor NAND 1, L_0xaf2b5d0e0, L_0xaf2b5d180, C4<1>, C4<1>;
L_0xaf29f0c40 .delay 1 (1,1,1) L_0xaf29f0c40/d;
L_0xaf29f0cb0/d .functor NAND 1, L_0xaf2b5d0e0, L_0xaf2b5d220, C4<1>, C4<1>;
L_0xaf29f0cb0 .delay 1 (1,1,1) L_0xaf29f0cb0/d;
L_0xaf29f0d20/d .functor NAND 1, L_0xaf2b5d180, L_0xaf2b5d220, C4<1>, C4<1>;
L_0xaf29f0d20 .delay 1 (1,1,1) L_0xaf29f0d20/d;
L_0xaf29f0d90/d .functor NAND 1, L_0xaf29f0c40, L_0xaf29f0cb0, L_0xaf29f0d20, C4<1>;
L_0xaf29f0d90 .delay 1 (1,1,1) L_0xaf29f0d90/d;
v0xaf29f6a80_0 .net "Cin", 0 0, L_0xaf2b5d220;  1 drivers
v0xaf29f6b20_0 .net "Cout", 0 0, L_0xaf29f0d90;  1 drivers
v0xaf29f6bc0_0 .net "P", 0 0, L_0xaf29f0b60;  1 drivers
v0xaf29f6c60_0 .net "S", 0 0, L_0xaf29f0bd0;  1 drivers
v0xaf29f6d00_0 .net "a", 0 0, L_0xaf2b5d0e0;  1 drivers
v0xaf29f6da0_0 .net "b", 0 0, L_0xaf2b5d180;  1 drivers
v0xaf29f6e40_0 .net "naCin", 0 0, L_0xaf29f0cb0;  1 drivers
v0xaf29f6ee0_0 .net "nab", 0 0, L_0xaf29f0c40;  1 drivers
v0xaf29f6f80_0 .net "nbCin", 0 0, L_0xaf29f0d20;  1 drivers
S_0xaf29fc900 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf29fc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28642c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f0e00/d .functor XOR 1, L_0xaf2b5d2c0, L_0xaf2b5d360, C4<0>, C4<0>;
L_0xaf29f0e00 .delay 1 (1,1,1) L_0xaf29f0e00/d;
L_0xaf29f0e70/d .functor XOR 1, L_0xaf29f0e00, v0xaf29f7b60_0, C4<0>, C4<0>;
L_0xaf29f0e70 .delay 1 (1,1,1) L_0xaf29f0e70/d;
L_0xaf29f0ee0/d .functor NAND 1, L_0xaf2b5d2c0, L_0xaf2b5d360, C4<1>, C4<1>;
L_0xaf29f0ee0 .delay 1 (1,1,1) L_0xaf29f0ee0/d;
L_0xaf29f0f50/d .functor NAND 1, L_0xaf2b5d2c0, v0xaf29f7b60_0, C4<1>, C4<1>;
L_0xaf29f0f50 .delay 1 (1,1,1) L_0xaf29f0f50/d;
L_0xaf29f0fc0/d .functor NAND 1, L_0xaf2b5d360, v0xaf29f7b60_0, C4<1>, C4<1>;
L_0xaf29f0fc0 .delay 1 (1,1,1) L_0xaf29f0fc0/d;
L_0xaf29f1030/d .functor NAND 1, L_0xaf29f0ee0, L_0xaf29f0f50, L_0xaf29f0fc0, C4<1>;
L_0xaf29f1030 .delay 1 (1,1,1) L_0xaf29f1030/d;
v0xaf29f7020_0 .net "Cin", 0 0, v0xaf29f7b60_0;  alias, 1 drivers
v0xaf29f70c0_0 .net "Cout", 0 0, L_0xaf29f1030;  1 drivers
v0xaf29f7160_0 .net "P", 0 0, L_0xaf29f0e00;  1 drivers
v0xaf29f7200_0 .net "S", 0 0, L_0xaf29f0e70;  1 drivers
v0xaf29f72a0_0 .net "a", 0 0, L_0xaf2b5d2c0;  1 drivers
v0xaf29f7340_0 .net "b", 0 0, L_0xaf2b5d360;  1 drivers
v0xaf29f73e0_0 .net "naCin", 0 0, L_0xaf29f0f50;  1 drivers
v0xaf29f7480_0 .net "nab", 0 0, L_0xaf29f0ee0;  1 drivers
v0xaf29f7520_0 .net "nbCin", 0 0, L_0xaf29f0fc0;  1 drivers
S_0xaf29fca80 .scope generate, "WIDTH_TEST[4]" "WIDTH_TEST[4]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b700 .param/l "w" 1 3 21, +C4<0100>;
v0xaf29d7e80_0 .var "A", 3 0;
v0xaf29d46e0_0 .var "B", 3 0;
v0xaf29d59a0_0 .var "Cin", 0 0;
v0xaf29d63a0_0 .net "Cout", 0 0, L_0xaf2b5db80;  1 drivers
v0xaf29d6da0_0 .net "P", 3 0, L_0xaf3160460;  1 drivers
v0xaf29d77a0_0 .net "S", 3 0, L_0xaf3160500;  1 drivers
v0xaf29d4780_0 .var "expected_sum", 4 0;
S_0xaf29fcc00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf29fca80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "P";
    .port_info 5 /OUTPUT 4 "S";
P_0xaf293b740 .param/l "N" 0 4 4, +C4<00000000000000000000000000000100>;
v0xaf29d7160_0 .net "A", 3 0, v0xaf29d7e80_0;  1 drivers
v0xaf29d7b60_0 .net "B", 3 0, v0xaf29d46e0_0;  1 drivers
v0xaf29d4500_0 .net "C", 3 0, L_0xaf31603c0;  1 drivers
v0xaf29d5680_0 .net "Cin", 0 0, v0xaf29d59a0_0;  1 drivers
v0xaf29d6080_0 .net "Cout", 0 0, L_0xaf2b5db80;  alias, 1 drivers
v0xaf29d6a80_0 .net "P", 3 0, L_0xaf3160460;  alias, 1 drivers
v0xaf29d7480_0 .net "S", 3 0, L_0xaf3160500;  alias, 1 drivers
L_0xaf2b5d4a0 .part v0xaf29d7e80_0, 1, 1;
L_0xaf2b5d540 .part v0xaf29d46e0_0, 1, 1;
L_0xaf2b5d5e0 .part L_0xaf31603c0, 0, 1;
L_0xaf2b5d680 .part v0xaf29d7e80_0, 2, 1;
L_0xaf2b5d720 .part v0xaf29d46e0_0, 2, 1;
L_0xaf2b5d7c0 .part L_0xaf31603c0, 1, 1;
L_0xaf2b5d860 .part v0xaf29d7e80_0, 3, 1;
L_0xaf2b5d900 .part v0xaf29d46e0_0, 3, 1;
L_0xaf2b5d9a0 .part L_0xaf31603c0, 2, 1;
L_0xaf2b5da40 .part v0xaf29d7e80_0, 0, 1;
L_0xaf2b5dae0 .part v0xaf29d46e0_0, 0, 1;
L_0xaf31603c0 .concat8 [ 1 1 1 1], L_0xaf29f1ab0, L_0xaf29f12d0, L_0xaf29f1570, L_0xaf29f1810;
L_0xaf3160460 .concat8 [ 1 1 1 1], L_0xaf29f1880, L_0xaf29f10a0, L_0xaf29f1340, L_0xaf29f15e0;
L_0xaf3160500 .concat8 [ 1 1 1 1], L_0xaf29f18f0, L_0xaf29f1110, L_0xaf29f13b0, L_0xaf29f1650;
L_0xaf2b5db80 .part L_0xaf31603c0, 3, 1;
S_0xaf29fcd80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf29fcc00;
 .timescale -9 -9;
P_0xaf293b780 .param/l "i" 1 4 21, +C4<01>;
S_0xaf29fcf00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fcd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f10a0/d .functor XOR 1, L_0xaf2b5d4a0, L_0xaf2b5d540, C4<0>, C4<0>;
L_0xaf29f10a0 .delay 1 (1,1,1) L_0xaf29f10a0/d;
L_0xaf29f1110/d .functor XOR 1, L_0xaf29f10a0, L_0xaf2b5d5e0, C4<0>, C4<0>;
L_0xaf29f1110 .delay 1 (1,1,1) L_0xaf29f1110/d;
L_0xaf29f1180/d .functor NAND 1, L_0xaf2b5d4a0, L_0xaf2b5d540, C4<1>, C4<1>;
L_0xaf29f1180 .delay 1 (1,1,1) L_0xaf29f1180/d;
L_0xaf29f11f0/d .functor NAND 1, L_0xaf2b5d4a0, L_0xaf2b5d5e0, C4<1>, C4<1>;
L_0xaf29f11f0 .delay 1 (1,1,1) L_0xaf29f11f0/d;
L_0xaf29f1260/d .functor NAND 1, L_0xaf2b5d540, L_0xaf2b5d5e0, C4<1>, C4<1>;
L_0xaf29f1260 .delay 1 (1,1,1) L_0xaf29f1260/d;
L_0xaf29f12d0/d .functor NAND 1, L_0xaf29f1180, L_0xaf29f11f0, L_0xaf29f1260, C4<1>;
L_0xaf29f12d0 .delay 1 (1,1,1) L_0xaf29f12d0/d;
v0xaf29f7e80_0 .net "Cin", 0 0, L_0xaf2b5d5e0;  1 drivers
v0xaf29f7f20_0 .net "Cout", 0 0, L_0xaf29f12d0;  1 drivers
v0xaf2979540_0 .net "P", 0 0, L_0xaf29f10a0;  1 drivers
v0xaf297bde0_0 .net "S", 0 0, L_0xaf29f1110;  1 drivers
v0xaf297a8a0_0 .net "a", 0 0, L_0xaf2b5d4a0;  1 drivers
v0xaf2979e00_0 .net "b", 0 0, L_0xaf2b5d540;  1 drivers
v0xaf297be80_0 .net "naCin", 0 0, L_0xaf29f11f0;  1 drivers
v0xaf297a800_0 .net "nab", 0 0, L_0xaf29f1180;  1 drivers
v0xaf2978820_0 .net "nbCin", 0 0, L_0xaf29f1260;  1 drivers
S_0xaf29fd080 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf29fcc00;
 .timescale -9 -9;
P_0xaf293b7c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf29fd200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fd080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28643c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f1340/d .functor XOR 1, L_0xaf2b5d680, L_0xaf2b5d720, C4<0>, C4<0>;
L_0xaf29f1340 .delay 1 (1,1,1) L_0xaf29f1340/d;
L_0xaf29f13b0/d .functor XOR 1, L_0xaf29f1340, L_0xaf2b5d7c0, C4<0>, C4<0>;
L_0xaf29f13b0 .delay 1 (1,1,1) L_0xaf29f13b0/d;
L_0xaf29f1420/d .functor NAND 1, L_0xaf2b5d680, L_0xaf2b5d720, C4<1>, C4<1>;
L_0xaf29f1420 .delay 1 (1,1,1) L_0xaf29f1420/d;
L_0xaf29f1490/d .functor NAND 1, L_0xaf2b5d680, L_0xaf2b5d7c0, C4<1>, C4<1>;
L_0xaf29f1490 .delay 1 (1,1,1) L_0xaf29f1490/d;
L_0xaf29f1500/d .functor NAND 1, L_0xaf2b5d720, L_0xaf2b5d7c0, C4<1>, C4<1>;
L_0xaf29f1500 .delay 1 (1,1,1) L_0xaf29f1500/d;
L_0xaf29f1570/d .functor NAND 1, L_0xaf29f1420, L_0xaf29f1490, L_0xaf29f1500, C4<1>;
L_0xaf29f1570 .delay 1 (1,1,1) L_0xaf29f1570/d;
v0xaf2978500_0 .net "Cin", 0 0, L_0xaf2b5d7c0;  1 drivers
v0xaf29794a0_0 .net "Cout", 0 0, L_0xaf29f1570;  1 drivers
v0xaf29799a0_0 .net "P", 0 0, L_0xaf29f1340;  1 drivers
v0xaf2978f00_0 .net "S", 0 0, L_0xaf29f13b0;  1 drivers
v0xaf28ffe80_0 .net "a", 0 0, L_0xaf2b5d680;  1 drivers
v0xaf29d4fa0_0 .net "b", 0 0, L_0xaf2b5d720;  1 drivers
v0xaf29d41e0_0 .net "naCin", 0 0, L_0xaf29f1490;  1 drivers
v0xaf29d5ae0_0 .net "nab", 0 0, L_0xaf29f1420;  1 drivers
v0xaf29d64e0_0 .net "nbCin", 0 0, L_0xaf29f1500;  1 drivers
S_0xaf29fd380 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf29fcc00;
 .timescale -9 -9;
P_0xaf293b800 .param/l "i" 1 4 21, +C4<011>;
S_0xaf29fd500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fd380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f15e0/d .functor XOR 1, L_0xaf2b5d860, L_0xaf2b5d900, C4<0>, C4<0>;
L_0xaf29f15e0 .delay 1 (1,1,1) L_0xaf29f15e0/d;
L_0xaf29f1650/d .functor XOR 1, L_0xaf29f15e0, L_0xaf2b5d9a0, C4<0>, C4<0>;
L_0xaf29f1650 .delay 1 (1,1,1) L_0xaf29f1650/d;
L_0xaf29f16c0/d .functor NAND 1, L_0xaf2b5d860, L_0xaf2b5d900, C4<1>, C4<1>;
L_0xaf29f16c0 .delay 1 (1,1,1) L_0xaf29f16c0/d;
L_0xaf29f1730/d .functor NAND 1, L_0xaf2b5d860, L_0xaf2b5d9a0, C4<1>, C4<1>;
L_0xaf29f1730 .delay 1 (1,1,1) L_0xaf29f1730/d;
L_0xaf29f17a0/d .functor NAND 1, L_0xaf2b5d900, L_0xaf2b5d9a0, C4<1>, C4<1>;
L_0xaf29f17a0 .delay 1 (1,1,1) L_0xaf29f17a0/d;
L_0xaf29f1810/d .functor NAND 1, L_0xaf29f16c0, L_0xaf29f1730, L_0xaf29f17a0, C4<1>;
L_0xaf29f1810 .delay 1 (1,1,1) L_0xaf29f1810/d;
v0xaf29d6ee0_0 .net "Cin", 0 0, L_0xaf2b5d9a0;  1 drivers
v0xaf29d78e0_0 .net "Cout", 0 0, L_0xaf29f1810;  1 drivers
v0xaf29d40a0_0 .net "P", 0 0, L_0xaf29f15e0;  1 drivers
v0xaf29d5400_0 .net "S", 0 0, L_0xaf29f1650;  1 drivers
v0xaf29d5e00_0 .net "a", 0 0, L_0xaf2b5d860;  1 drivers
v0xaf29d6800_0 .net "b", 0 0, L_0xaf2b5d900;  1 drivers
v0xaf29d7200_0 .net "naCin", 0 0, L_0xaf29f1730;  1 drivers
v0xaf29d7c00_0 .net "nab", 0 0, L_0xaf29f16c0;  1 drivers
v0xaf29d4280_0 .net "nbCin", 0 0, L_0xaf29f17a0;  1 drivers
S_0xaf29fd680 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf29fcc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28644c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f1880/d .functor XOR 1, L_0xaf2b5da40, L_0xaf2b5dae0, C4<0>, C4<0>;
L_0xaf29f1880 .delay 1 (1,1,1) L_0xaf29f1880/d;
L_0xaf29f18f0/d .functor XOR 1, L_0xaf29f1880, v0xaf29d59a0_0, C4<0>, C4<0>;
L_0xaf29f18f0 .delay 1 (1,1,1) L_0xaf29f18f0/d;
L_0xaf29f1960/d .functor NAND 1, L_0xaf2b5da40, L_0xaf2b5dae0, C4<1>, C4<1>;
L_0xaf29f1960 .delay 1 (1,1,1) L_0xaf29f1960/d;
L_0xaf29f19d0/d .functor NAND 1, L_0xaf2b5da40, v0xaf29d59a0_0, C4<1>, C4<1>;
L_0xaf29f19d0 .delay 1 (1,1,1) L_0xaf29f19d0/d;
L_0xaf29f1a40/d .functor NAND 1, L_0xaf2b5dae0, v0xaf29d59a0_0, C4<1>, C4<1>;
L_0xaf29f1a40 .delay 1 (1,1,1) L_0xaf29f1a40/d;
L_0xaf29f1ab0/d .functor NAND 1, L_0xaf29f1960, L_0xaf29f19d0, L_0xaf29f1a40, C4<1>;
L_0xaf29f1ab0 .delay 1 (1,1,1) L_0xaf29f1ab0/d;
v0xaf29d5720_0 .net "Cin", 0 0, v0xaf29d59a0_0;  alias, 1 drivers
v0xaf29d6120_0 .net "Cout", 0 0, L_0xaf29f1ab0;  1 drivers
v0xaf29d6b20_0 .net "P", 0 0, L_0xaf29f1880;  1 drivers
v0xaf29d7520_0 .net "S", 0 0, L_0xaf29f18f0;  1 drivers
v0xaf29d7f20_0 .net "a", 0 0, L_0xaf2b5da40;  1 drivers
v0xaf29d4320_0 .net "b", 0 0, L_0xaf2b5dae0;  1 drivers
v0xaf29d5360_0 .net "naCin", 0 0, L_0xaf29f19d0;  1 drivers
v0xaf29d5d60_0 .net "nab", 0 0, L_0xaf29f1960;  1 drivers
v0xaf29d6760_0 .net "nbCin", 0 0, L_0xaf29f1a40;  1 drivers
S_0xaf29fd800 .scope generate, "WIDTH_TEST[5]" "WIDTH_TEST[5]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b880 .param/l "w" 1 3 21, +C4<0101>;
v0xaf2a00460_0 .var "A", 4 0;
v0xaf2a00500_0 .var "B", 4 0;
v0xaf2a005a0_0 .var "Cin", 0 0;
v0xaf2a00640_0 .net "Cout", 0 0, L_0xaf2b5e580;  1 drivers
v0xaf2a006e0_0 .net "P", 4 0, L_0xaf3160640;  1 drivers
v0xaf2a00780_0 .net "S", 4 0, L_0xaf31606e0;  1 drivers
v0xaf2a00820_0 .var "expected_sum", 5 0;
S_0xaf29fd980 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf29fd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 5 "P";
    .port_info 5 /OUTPUT 5 "S";
P_0xaf293b8c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000000101>;
v0xaf2a00000_0 .net "A", 4 0, v0xaf2a00460_0;  1 drivers
v0xaf2a000a0_0 .net "B", 4 0, v0xaf2a00500_0;  1 drivers
v0xaf2a00140_0 .net "C", 4 0, L_0xaf31605a0;  1 drivers
v0xaf2a001e0_0 .net "Cin", 0 0, v0xaf2a005a0_0;  1 drivers
v0xaf2a00280_0 .net "Cout", 0 0, L_0xaf2b5e580;  alias, 1 drivers
v0xaf2a00320_0 .net "P", 4 0, L_0xaf3160640;  alias, 1 drivers
v0xaf2a003c0_0 .net "S", 4 0, L_0xaf31606e0;  alias, 1 drivers
L_0xaf2b5dc20 .part v0xaf2a00460_0, 1, 1;
L_0xaf2b5dcc0 .part v0xaf2a00500_0, 1, 1;
L_0xaf2b5dd60 .part L_0xaf31605a0, 0, 1;
L_0xaf2b5de00 .part v0xaf2a00460_0, 2, 1;
L_0xaf2b5dea0 .part v0xaf2a00500_0, 2, 1;
L_0xaf2b5df40 .part L_0xaf31605a0, 1, 1;
L_0xaf2b5dfe0 .part v0xaf2a00460_0, 3, 1;
L_0xaf2b5e080 .part v0xaf2a00500_0, 3, 1;
L_0xaf2b5e120 .part L_0xaf31605a0, 2, 1;
L_0xaf2b5e1c0 .part v0xaf2a00460_0, 4, 1;
L_0xaf2b5e260 .part v0xaf2a00500_0, 4, 1;
L_0xaf2b5e300 .part L_0xaf31605a0, 3, 1;
L_0xaf2b5e3a0 .part v0xaf2a00460_0, 0, 1;
L_0xaf2b5e440 .part v0xaf2a00500_0, 0, 1;
LS_0xaf31605a0_0_0 .concat8 [ 1 1 1 1], L_0xaf29f27d0, L_0xaf29f1d50, L_0xaf29f1ff0, L_0xaf29f2290;
LS_0xaf31605a0_0_4 .concat8 [ 1 0 0 0], L_0xaf29f2530;
L_0xaf31605a0 .concat8 [ 4 1 0 0], LS_0xaf31605a0_0_0, LS_0xaf31605a0_0_4;
LS_0xaf3160640_0_0 .concat8 [ 1 1 1 1], L_0xaf29f25a0, L_0xaf29f1b20, L_0xaf29f1dc0, L_0xaf29f2060;
LS_0xaf3160640_0_4 .concat8 [ 1 0 0 0], L_0xaf29f2300;
L_0xaf3160640 .concat8 [ 4 1 0 0], LS_0xaf3160640_0_0, LS_0xaf3160640_0_4;
LS_0xaf31606e0_0_0 .concat8 [ 1 1 1 1], L_0xaf29f2610, L_0xaf29f1b90, L_0xaf29f1e30, L_0xaf29f20d0;
LS_0xaf31606e0_0_4 .concat8 [ 1 0 0 0], L_0xaf29f2370;
L_0xaf31606e0 .concat8 [ 4 1 0 0], LS_0xaf31606e0_0_0, LS_0xaf31606e0_0_4;
L_0xaf2b5e580 .part L_0xaf31605a0, 4, 1;
S_0xaf29fdb00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf29fd980;
 .timescale -9 -9;
P_0xaf293b900 .param/l "i" 1 4 21, +C4<01>;
S_0xaf29fdc80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fdb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f1b20/d .functor XOR 1, L_0xaf2b5dc20, L_0xaf2b5dcc0, C4<0>, C4<0>;
L_0xaf29f1b20 .delay 1 (1,1,1) L_0xaf29f1b20/d;
L_0xaf29f1b90/d .functor XOR 1, L_0xaf29f1b20, L_0xaf2b5dd60, C4<0>, C4<0>;
L_0xaf29f1b90 .delay 1 (1,1,1) L_0xaf29f1b90/d;
L_0xaf29f1c00/d .functor NAND 1, L_0xaf2b5dc20, L_0xaf2b5dcc0, C4<1>, C4<1>;
L_0xaf29f1c00 .delay 1 (1,1,1) L_0xaf29f1c00/d;
L_0xaf29f1c70/d .functor NAND 1, L_0xaf2b5dc20, L_0xaf2b5dd60, C4<1>, C4<1>;
L_0xaf29f1c70 .delay 1 (1,1,1) L_0xaf29f1c70/d;
L_0xaf29f1ce0/d .functor NAND 1, L_0xaf2b5dcc0, L_0xaf2b5dd60, C4<1>, C4<1>;
L_0xaf29f1ce0 .delay 1 (1,1,1) L_0xaf29f1ce0/d;
L_0xaf29f1d50/d .functor NAND 1, L_0xaf29f1c00, L_0xaf29f1c70, L_0xaf29f1ce0, C4<1>;
L_0xaf29f1d50 .delay 1 (1,1,1) L_0xaf29f1d50/d;
v0xaf29d55e0_0 .net "Cin", 0 0, L_0xaf2b5dd60;  1 drivers
v0xaf29d5fe0_0 .net "Cout", 0 0, L_0xaf29f1d50;  1 drivers
v0xaf29d69e0_0 .net "P", 0 0, L_0xaf29f1b20;  1 drivers
v0xaf29d73e0_0 .net "S", 0 0, L_0xaf29f1b90;  1 drivers
v0xaf29d7de0_0 .net "a", 0 0, L_0xaf2b5dc20;  1 drivers
v0xaf29d4960_0 .net "b", 0 0, L_0xaf2b5dcc0;  1 drivers
v0xaf29d5900_0 .net "naCin", 0 0, L_0xaf29f1c70;  1 drivers
v0xaf29d6300_0 .net "nab", 0 0, L_0xaf29f1c00;  1 drivers
v0xaf29d6d00_0 .net "nbCin", 0 0, L_0xaf29f1ce0;  1 drivers
S_0xaf29fde00 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf29fd980;
 .timescale -9 -9;
P_0xaf293b940 .param/l "i" 1 4 21, +C4<010>;
S_0xaf29fdf80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fde00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28645c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f1dc0/d .functor XOR 1, L_0xaf2b5de00, L_0xaf2b5dea0, C4<0>, C4<0>;
L_0xaf29f1dc0 .delay 1 (1,1,1) L_0xaf29f1dc0/d;
L_0xaf29f1e30/d .functor XOR 1, L_0xaf29f1dc0, L_0xaf2b5df40, C4<0>, C4<0>;
L_0xaf29f1e30 .delay 1 (1,1,1) L_0xaf29f1e30/d;
L_0xaf29f1ea0/d .functor NAND 1, L_0xaf2b5de00, L_0xaf2b5dea0, C4<1>, C4<1>;
L_0xaf29f1ea0 .delay 1 (1,1,1) L_0xaf29f1ea0/d;
L_0xaf29f1f10/d .functor NAND 1, L_0xaf2b5de00, L_0xaf2b5df40, C4<1>, C4<1>;
L_0xaf29f1f10 .delay 1 (1,1,1) L_0xaf29f1f10/d;
L_0xaf29f1f80/d .functor NAND 1, L_0xaf2b5dea0, L_0xaf2b5df40, C4<1>, C4<1>;
L_0xaf29f1f80 .delay 1 (1,1,1) L_0xaf29f1f80/d;
L_0xaf29f1ff0/d .functor NAND 1, L_0xaf29f1ea0, L_0xaf29f1f10, L_0xaf29f1f80, C4<1>;
L_0xaf29f1ff0 .delay 1 (1,1,1) L_0xaf29f1ff0/d;
v0xaf29d7700_0 .net "Cin", 0 0, L_0xaf2b5df40;  1 drivers
v0xaf29d4820_0 .net "Cout", 0 0, L_0xaf29f1ff0;  1 drivers
v0xaf29d5220_0 .net "P", 0 0, L_0xaf29f1dc0;  1 drivers
v0xaf29d5c20_0 .net "S", 0 0, L_0xaf29f1e30;  1 drivers
v0xaf29d6620_0 .net "a", 0 0, L_0xaf2b5de00;  1 drivers
v0xaf29d7020_0 .net "b", 0 0, L_0xaf2b5dea0;  1 drivers
v0xaf29d7a20_0 .net "naCin", 0 0, L_0xaf29f1f10;  1 drivers
v0xaf2920c80_0 .net "nab", 0 0, L_0xaf29f1ea0;  1 drivers
v0xaf2922d00_0 .net "nbCin", 0 0, L_0xaf29f1f80;  1 drivers
S_0xaf29fe100 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf29fd980;
 .timescale -9 -9;
P_0xaf293b980 .param/l "i" 1 4 21, +C4<011>;
S_0xaf29fe280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fe100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f2060/d .functor XOR 1, L_0xaf2b5dfe0, L_0xaf2b5e080, C4<0>, C4<0>;
L_0xaf29f2060 .delay 1 (1,1,1) L_0xaf29f2060/d;
L_0xaf29f20d0/d .functor XOR 1, L_0xaf29f2060, L_0xaf2b5e120, C4<0>, C4<0>;
L_0xaf29f20d0 .delay 1 (1,1,1) L_0xaf29f20d0/d;
L_0xaf29f2140/d .functor NAND 1, L_0xaf2b5dfe0, L_0xaf2b5e080, C4<1>, C4<1>;
L_0xaf29f2140 .delay 1 (1,1,1) L_0xaf29f2140/d;
L_0xaf29f21b0/d .functor NAND 1, L_0xaf2b5dfe0, L_0xaf2b5e120, C4<1>, C4<1>;
L_0xaf29f21b0 .delay 1 (1,1,1) L_0xaf29f21b0/d;
L_0xaf29f2220/d .functor NAND 1, L_0xaf2b5e080, L_0xaf2b5e120, C4<1>, C4<1>;
L_0xaf29f2220 .delay 1 (1,1,1) L_0xaf29f2220/d;
L_0xaf29f2290/d .functor NAND 1, L_0xaf29f2140, L_0xaf29f21b0, L_0xaf29f2220, C4<1>;
L_0xaf29f2290 .delay 1 (1,1,1) L_0xaf29f2290/d;
v0xaf29226c0_0 .net "Cin", 0 0, L_0xaf2b5e120;  1 drivers
v0xaf294f8e0_0 .net "Cout", 0 0, L_0xaf29f2290;  1 drivers
v0xaf294d360_0 .net "P", 0 0, L_0xaf29f2060;  1 drivers
v0xaf294f520_0 .net "S", 0 0, L_0xaf29f20d0;  1 drivers
v0xaf29aa080_0 .net "a", 0 0, L_0xaf2b5dfe0;  1 drivers
v0xaf29a8000_0 .net "b", 0 0, L_0xaf2b5e080;  1 drivers
v0xaf29a8640_0 .net "naCin", 0 0, L_0xaf29f21b0;  1 drivers
v0xaf29abb60_0 .net "nab", 0 0, L_0xaf29f2140;  1 drivers
v0xaf29a9900_0 .net "nbCin", 0 0, L_0xaf29f2220;  1 drivers
S_0xaf29fe400 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf29fd980;
 .timescale -9 -9;
P_0xaf293b9c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf29fe580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fe400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28646c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f2300/d .functor XOR 1, L_0xaf2b5e1c0, L_0xaf2b5e260, C4<0>, C4<0>;
L_0xaf29f2300 .delay 1 (1,1,1) L_0xaf29f2300/d;
L_0xaf29f2370/d .functor XOR 1, L_0xaf29f2300, L_0xaf2b5e300, C4<0>, C4<0>;
L_0xaf29f2370 .delay 1 (1,1,1) L_0xaf29f2370/d;
L_0xaf29f23e0/d .functor NAND 1, L_0xaf2b5e1c0, L_0xaf2b5e260, C4<1>, C4<1>;
L_0xaf29f23e0 .delay 1 (1,1,1) L_0xaf29f23e0/d;
L_0xaf29f2450/d .functor NAND 1, L_0xaf2b5e1c0, L_0xaf2b5e300, C4<1>, C4<1>;
L_0xaf29f2450 .delay 1 (1,1,1) L_0xaf29f2450/d;
L_0xaf29f24c0/d .functor NAND 1, L_0xaf2b5e260, L_0xaf2b5e300, C4<1>, C4<1>;
L_0xaf29f24c0 .delay 1 (1,1,1) L_0xaf29f24c0/d;
L_0xaf29f2530/d .functor NAND 1, L_0xaf29f23e0, L_0xaf29f2450, L_0xaf29f24c0, C4<1>;
L_0xaf29f2530 .delay 1 (1,1,1) L_0xaf29f2530/d;
v0xaf29a9540_0 .net "Cin", 0 0, L_0xaf2b5e300;  1 drivers
v0xaf29aa300_0 .net "Cout", 0 0, L_0xaf29f2530;  1 drivers
v0xaf29a9a40_0 .net "P", 0 0, L_0xaf29f2300;  1 drivers
v0xaf29a8140_0 .net "S", 0 0, L_0xaf29f2370;  1 drivers
v0xaf29ab700_0 .net "a", 0 0, L_0xaf2b5e1c0;  1 drivers
v0xaf29aaf80_0 .net "b", 0 0, L_0xaf2b5e260;  1 drivers
v0xaf29aaa80_0 .net "naCin", 0 0, L_0xaf29f2450;  1 drivers
v0xaf29abd40_0 .net "nab", 0 0, L_0xaf29f23e0;  1 drivers
v0xaf29a9cc0_0 .net "nbCin", 0 0, L_0xaf29f24c0;  1 drivers
S_0xaf29fe700 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf29fd980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f25a0/d .functor XOR 1, L_0xaf2b5e3a0, L_0xaf2b5e440, C4<0>, C4<0>;
L_0xaf29f25a0 .delay 1 (1,1,1) L_0xaf29f25a0/d;
L_0xaf29f2610/d .functor XOR 1, L_0xaf29f25a0, v0xaf2a005a0_0, C4<0>, C4<0>;
L_0xaf29f2610 .delay 1 (1,1,1) L_0xaf29f2610/d;
L_0xaf29f2680/d .functor NAND 1, L_0xaf2b5e3a0, L_0xaf2b5e440, C4<1>, C4<1>;
L_0xaf29f2680 .delay 1 (1,1,1) L_0xaf29f2680/d;
L_0xaf29f26f0/d .functor NAND 1, L_0xaf2b5e3a0, v0xaf2a005a0_0, C4<1>, C4<1>;
L_0xaf29f26f0 .delay 1 (1,1,1) L_0xaf29f26f0/d;
L_0xaf29f2760/d .functor NAND 1, L_0xaf2b5e440, v0xaf2a005a0_0, C4<1>, C4<1>;
L_0xaf29f2760 .delay 1 (1,1,1) L_0xaf29f2760/d;
L_0xaf29f27d0/d .functor NAND 1, L_0xaf29f2680, L_0xaf29f26f0, L_0xaf29f2760, C4<1>;
L_0xaf29f27d0 .delay 1 (1,1,1) L_0xaf29f27d0/d;
v0xaf29a8dc0_0 .net "Cin", 0 0, v0xaf2a005a0_0;  alias, 1 drivers
v0xaf29a8d20_0 .net "Cout", 0 0, L_0xaf29f27d0;  1 drivers
v0xaf29ab0c0_0 .net "P", 0 0, L_0xaf29f25a0;  1 drivers
v0xaf29aa940_0 .net "S", 0 0, L_0xaf29f2610;  1 drivers
v0xaf29aa440_0 .net "a", 0 0, L_0xaf2b5e3a0;  1 drivers
v0xaf29a92c0_0 .net "b", 0 0, L_0xaf2b5e440;  1 drivers
v0xaf29a80a0_0 .net "naCin", 0 0, L_0xaf29f26f0;  1 drivers
v0xaf29aa260_0 .net "nab", 0 0, L_0xaf29f2680;  1 drivers
v0xaf29ab340_0 .net "nbCin", 0 0, L_0xaf29f2760;  1 drivers
S_0xaf29fe880 .scope generate, "WIDTH_TEST[6]" "WIDTH_TEST[6]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293ba80 .param/l "w" 1 3 21, +C4<0110>;
v0xaf2a02ee0_0 .var "A", 5 0;
v0xaf2a02f80_0 .var "B", 5 0;
v0xaf2a03020_0 .var "Cin", 0 0;
v0xaf2a030c0_0 .net "Cout", 0 0, L_0xaf2b5f160;  1 drivers
v0xaf2a03160_0 .net "P", 5 0, L_0xaf3160820;  1 drivers
v0xaf2a03200_0 .net "S", 5 0, L_0xaf31608c0;  1 drivers
v0xaf2a032a0_0 .var "expected_sum", 6 0;
S_0xaf29fea00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf29fe880;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 6 "P";
    .port_info 5 /OUTPUT 6 "S";
P_0xaf293bac0 .param/l "N" 0 4 4, +C4<00000000000000000000000000000110>;
v0xaf2a02a80_0 .net "A", 5 0, v0xaf2a02ee0_0;  1 drivers
v0xaf2a02b20_0 .net "B", 5 0, v0xaf2a02f80_0;  1 drivers
v0xaf2a02bc0_0 .net "C", 5 0, L_0xaf3160780;  1 drivers
v0xaf2a02c60_0 .net "Cin", 0 0, v0xaf2a03020_0;  1 drivers
v0xaf2a02d00_0 .net "Cout", 0 0, L_0xaf2b5f160;  alias, 1 drivers
v0xaf2a02da0_0 .net "P", 5 0, L_0xaf3160820;  alias, 1 drivers
v0xaf2a02e40_0 .net "S", 5 0, L_0xaf31608c0;  alias, 1 drivers
L_0xaf2b5e620 .part v0xaf2a02ee0_0, 1, 1;
L_0xaf2b5e6c0 .part v0xaf2a02f80_0, 1, 1;
L_0xaf2b5e760 .part L_0xaf3160780, 0, 1;
L_0xaf2b5e800 .part v0xaf2a02ee0_0, 2, 1;
L_0xaf2b5e8a0 .part v0xaf2a02f80_0, 2, 1;
L_0xaf2b5e940 .part L_0xaf3160780, 1, 1;
L_0xaf2b5e9e0 .part v0xaf2a02ee0_0, 3, 1;
L_0xaf2b5ea80 .part v0xaf2a02f80_0, 3, 1;
L_0xaf2b5eb20 .part L_0xaf3160780, 2, 1;
L_0xaf2b5ebc0 .part v0xaf2a02ee0_0, 4, 1;
L_0xaf2b5ec60 .part v0xaf2a02f80_0, 4, 1;
L_0xaf2b5ed00 .part L_0xaf3160780, 3, 1;
L_0xaf2b5eda0 .part v0xaf2a02ee0_0, 5, 1;
L_0xaf2b5ee40 .part v0xaf2a02f80_0, 5, 1;
L_0xaf2b5eee0 .part L_0xaf3160780, 4, 1;
L_0xaf2b5ef80 .part v0xaf2a02ee0_0, 0, 1;
L_0xaf2b5f020 .part v0xaf2a02f80_0, 0, 1;
LS_0xaf3160780_0_0 .concat8 [ 1 1 1 1], L_0xaf29f3790, L_0xaf29f2a70, L_0xaf29f2d10, L_0xaf29f2fb0;
LS_0xaf3160780_0_4 .concat8 [ 1 1 0 0], L_0xaf29f3250, L_0xaf29f34f0;
L_0xaf3160780 .concat8 [ 4 2 0 0], LS_0xaf3160780_0_0, LS_0xaf3160780_0_4;
LS_0xaf3160820_0_0 .concat8 [ 1 1 1 1], L_0xaf29f3560, L_0xaf29f2840, L_0xaf29f2ae0, L_0xaf29f2d80;
LS_0xaf3160820_0_4 .concat8 [ 1 1 0 0], L_0xaf29f3020, L_0xaf29f32c0;
L_0xaf3160820 .concat8 [ 4 2 0 0], LS_0xaf3160820_0_0, LS_0xaf3160820_0_4;
LS_0xaf31608c0_0_0 .concat8 [ 1 1 1 1], L_0xaf29f35d0, L_0xaf29f28b0, L_0xaf29f2b50, L_0xaf29f2df0;
LS_0xaf31608c0_0_4 .concat8 [ 1 1 0 0], L_0xaf29f3090, L_0xaf29f3330;
L_0xaf31608c0 .concat8 [ 4 2 0 0], LS_0xaf31608c0_0_0, LS_0xaf31608c0_0_4;
L_0xaf2b5f160 .part L_0xaf3160780, 5, 1;
S_0xaf29feb80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf29fea00;
 .timescale -9 -9;
P_0xaf293bb00 .param/l "i" 1 4 21, +C4<01>;
S_0xaf29fed00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29feb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28647c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f2840/d .functor XOR 1, L_0xaf2b5e620, L_0xaf2b5e6c0, C4<0>, C4<0>;
L_0xaf29f2840 .delay 1 (1,1,1) L_0xaf29f2840/d;
L_0xaf29f28b0/d .functor XOR 1, L_0xaf29f2840, L_0xaf2b5e760, C4<0>, C4<0>;
L_0xaf29f28b0 .delay 1 (1,1,1) L_0xaf29f28b0/d;
L_0xaf29f2920/d .functor NAND 1, L_0xaf2b5e620, L_0xaf2b5e6c0, C4<1>, C4<1>;
L_0xaf29f2920 .delay 1 (1,1,1) L_0xaf29f2920/d;
L_0xaf29f2990/d .functor NAND 1, L_0xaf2b5e620, L_0xaf2b5e760, C4<1>, C4<1>;
L_0xaf29f2990 .delay 1 (1,1,1) L_0xaf29f2990/d;
L_0xaf29f2a00/d .functor NAND 1, L_0xaf2b5e6c0, L_0xaf2b5e760, C4<1>, C4<1>;
L_0xaf29f2a00 .delay 1 (1,1,1) L_0xaf29f2a00/d;
L_0xaf29f2a70/d .functor NAND 1, L_0xaf29f2920, L_0xaf29f2990, L_0xaf29f2a00, C4<1>;
L_0xaf29f2a70 .delay 1 (1,1,1) L_0xaf29f2a70/d;
v0xaf2a008c0_0 .net "Cin", 0 0, L_0xaf2b5e760;  1 drivers
v0xaf2a00960_0 .net "Cout", 0 0, L_0xaf29f2a70;  1 drivers
v0xaf2a00a00_0 .net "P", 0 0, L_0xaf29f2840;  1 drivers
v0xaf2a00aa0_0 .net "S", 0 0, L_0xaf29f28b0;  1 drivers
v0xaf2a00b40_0 .net "a", 0 0, L_0xaf2b5e620;  1 drivers
v0xaf2a00be0_0 .net "b", 0 0, L_0xaf2b5e6c0;  1 drivers
v0xaf2a00c80_0 .net "naCin", 0 0, L_0xaf29f2990;  1 drivers
v0xaf2a00d20_0 .net "nab", 0 0, L_0xaf29f2920;  1 drivers
v0xaf2a00dc0_0 .net "nbCin", 0 0, L_0xaf29f2a00;  1 drivers
S_0xaf29fee80 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf29fea00;
 .timescale -9 -9;
P_0xaf293bb40 .param/l "i" 1 4 21, +C4<010>;
S_0xaf29ff000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29fee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f2ae0/d .functor XOR 1, L_0xaf2b5e800, L_0xaf2b5e8a0, C4<0>, C4<0>;
L_0xaf29f2ae0 .delay 1 (1,1,1) L_0xaf29f2ae0/d;
L_0xaf29f2b50/d .functor XOR 1, L_0xaf29f2ae0, L_0xaf2b5e940, C4<0>, C4<0>;
L_0xaf29f2b50 .delay 1 (1,1,1) L_0xaf29f2b50/d;
L_0xaf29f2bc0/d .functor NAND 1, L_0xaf2b5e800, L_0xaf2b5e8a0, C4<1>, C4<1>;
L_0xaf29f2bc0 .delay 1 (1,1,1) L_0xaf29f2bc0/d;
L_0xaf29f2c30/d .functor NAND 1, L_0xaf2b5e800, L_0xaf2b5e940, C4<1>, C4<1>;
L_0xaf29f2c30 .delay 1 (1,1,1) L_0xaf29f2c30/d;
L_0xaf29f2ca0/d .functor NAND 1, L_0xaf2b5e8a0, L_0xaf2b5e940, C4<1>, C4<1>;
L_0xaf29f2ca0 .delay 1 (1,1,1) L_0xaf29f2ca0/d;
L_0xaf29f2d10/d .functor NAND 1, L_0xaf29f2bc0, L_0xaf29f2c30, L_0xaf29f2ca0, C4<1>;
L_0xaf29f2d10 .delay 1 (1,1,1) L_0xaf29f2d10/d;
v0xaf2a00e60_0 .net "Cin", 0 0, L_0xaf2b5e940;  1 drivers
v0xaf2a00f00_0 .net "Cout", 0 0, L_0xaf29f2d10;  1 drivers
v0xaf2a00fa0_0 .net "P", 0 0, L_0xaf29f2ae0;  1 drivers
v0xaf2a01040_0 .net "S", 0 0, L_0xaf29f2b50;  1 drivers
v0xaf2a010e0_0 .net "a", 0 0, L_0xaf2b5e800;  1 drivers
v0xaf2a01180_0 .net "b", 0 0, L_0xaf2b5e8a0;  1 drivers
v0xaf2a01220_0 .net "naCin", 0 0, L_0xaf29f2c30;  1 drivers
v0xaf2a012c0_0 .net "nab", 0 0, L_0xaf29f2bc0;  1 drivers
v0xaf2a01360_0 .net "nbCin", 0 0, L_0xaf29f2ca0;  1 drivers
S_0xaf29ff180 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf29fea00;
 .timescale -9 -9;
P_0xaf293bb80 .param/l "i" 1 4 21, +C4<011>;
S_0xaf29ff300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29ff180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28648c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f2d80/d .functor XOR 1, L_0xaf2b5e9e0, L_0xaf2b5ea80, C4<0>, C4<0>;
L_0xaf29f2d80 .delay 1 (1,1,1) L_0xaf29f2d80/d;
L_0xaf29f2df0/d .functor XOR 1, L_0xaf29f2d80, L_0xaf2b5eb20, C4<0>, C4<0>;
L_0xaf29f2df0 .delay 1 (1,1,1) L_0xaf29f2df0/d;
L_0xaf29f2e60/d .functor NAND 1, L_0xaf2b5e9e0, L_0xaf2b5ea80, C4<1>, C4<1>;
L_0xaf29f2e60 .delay 1 (1,1,1) L_0xaf29f2e60/d;
L_0xaf29f2ed0/d .functor NAND 1, L_0xaf2b5e9e0, L_0xaf2b5eb20, C4<1>, C4<1>;
L_0xaf29f2ed0 .delay 1 (1,1,1) L_0xaf29f2ed0/d;
L_0xaf29f2f40/d .functor NAND 1, L_0xaf2b5ea80, L_0xaf2b5eb20, C4<1>, C4<1>;
L_0xaf29f2f40 .delay 1 (1,1,1) L_0xaf29f2f40/d;
L_0xaf29f2fb0/d .functor NAND 1, L_0xaf29f2e60, L_0xaf29f2ed0, L_0xaf29f2f40, C4<1>;
L_0xaf29f2fb0 .delay 1 (1,1,1) L_0xaf29f2fb0/d;
v0xaf2a01400_0 .net "Cin", 0 0, L_0xaf2b5eb20;  1 drivers
v0xaf2a014a0_0 .net "Cout", 0 0, L_0xaf29f2fb0;  1 drivers
v0xaf2a01540_0 .net "P", 0 0, L_0xaf29f2d80;  1 drivers
v0xaf2a015e0_0 .net "S", 0 0, L_0xaf29f2df0;  1 drivers
v0xaf2a01680_0 .net "a", 0 0, L_0xaf2b5e9e0;  1 drivers
v0xaf2a01720_0 .net "b", 0 0, L_0xaf2b5ea80;  1 drivers
v0xaf2a017c0_0 .net "naCin", 0 0, L_0xaf29f2ed0;  1 drivers
v0xaf2a01860_0 .net "nab", 0 0, L_0xaf29f2e60;  1 drivers
v0xaf2a01900_0 .net "nbCin", 0 0, L_0xaf29f2f40;  1 drivers
S_0xaf29ff480 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf29fea00;
 .timescale -9 -9;
P_0xaf293bbc0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf29ff600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29ff480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f3020/d .functor XOR 1, L_0xaf2b5ebc0, L_0xaf2b5ec60, C4<0>, C4<0>;
L_0xaf29f3020 .delay 1 (1,1,1) L_0xaf29f3020/d;
L_0xaf29f3090/d .functor XOR 1, L_0xaf29f3020, L_0xaf2b5ed00, C4<0>, C4<0>;
L_0xaf29f3090 .delay 1 (1,1,1) L_0xaf29f3090/d;
L_0xaf29f3100/d .functor NAND 1, L_0xaf2b5ebc0, L_0xaf2b5ec60, C4<1>, C4<1>;
L_0xaf29f3100 .delay 1 (1,1,1) L_0xaf29f3100/d;
L_0xaf29f3170/d .functor NAND 1, L_0xaf2b5ebc0, L_0xaf2b5ed00, C4<1>, C4<1>;
L_0xaf29f3170 .delay 1 (1,1,1) L_0xaf29f3170/d;
L_0xaf29f31e0/d .functor NAND 1, L_0xaf2b5ec60, L_0xaf2b5ed00, C4<1>, C4<1>;
L_0xaf29f31e0 .delay 1 (1,1,1) L_0xaf29f31e0/d;
L_0xaf29f3250/d .functor NAND 1, L_0xaf29f3100, L_0xaf29f3170, L_0xaf29f31e0, C4<1>;
L_0xaf29f3250 .delay 1 (1,1,1) L_0xaf29f3250/d;
v0xaf2a019a0_0 .net "Cin", 0 0, L_0xaf2b5ed00;  1 drivers
v0xaf2a01a40_0 .net "Cout", 0 0, L_0xaf29f3250;  1 drivers
v0xaf2a01ae0_0 .net "P", 0 0, L_0xaf29f3020;  1 drivers
v0xaf2a01b80_0 .net "S", 0 0, L_0xaf29f3090;  1 drivers
v0xaf2a01c20_0 .net "a", 0 0, L_0xaf2b5ebc0;  1 drivers
v0xaf2a01cc0_0 .net "b", 0 0, L_0xaf2b5ec60;  1 drivers
v0xaf2a01d60_0 .net "naCin", 0 0, L_0xaf29f3170;  1 drivers
v0xaf2a01e00_0 .net "nab", 0 0, L_0xaf29f3100;  1 drivers
v0xaf2a01ea0_0 .net "nbCin", 0 0, L_0xaf29f31e0;  1 drivers
S_0xaf29ff780 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf29fea00;
 .timescale -9 -9;
P_0xaf293bc40 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf29ff900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf29ff780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28649c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f32c0/d .functor XOR 1, L_0xaf2b5eda0, L_0xaf2b5ee40, C4<0>, C4<0>;
L_0xaf29f32c0 .delay 1 (1,1,1) L_0xaf29f32c0/d;
L_0xaf29f3330/d .functor XOR 1, L_0xaf29f32c0, L_0xaf2b5eee0, C4<0>, C4<0>;
L_0xaf29f3330 .delay 1 (1,1,1) L_0xaf29f3330/d;
L_0xaf29f33a0/d .functor NAND 1, L_0xaf2b5eda0, L_0xaf2b5ee40, C4<1>, C4<1>;
L_0xaf29f33a0 .delay 1 (1,1,1) L_0xaf29f33a0/d;
L_0xaf29f3410/d .functor NAND 1, L_0xaf2b5eda0, L_0xaf2b5eee0, C4<1>, C4<1>;
L_0xaf29f3410 .delay 1 (1,1,1) L_0xaf29f3410/d;
L_0xaf29f3480/d .functor NAND 1, L_0xaf2b5ee40, L_0xaf2b5eee0, C4<1>, C4<1>;
L_0xaf29f3480 .delay 1 (1,1,1) L_0xaf29f3480/d;
L_0xaf29f34f0/d .functor NAND 1, L_0xaf29f33a0, L_0xaf29f3410, L_0xaf29f3480, C4<1>;
L_0xaf29f34f0 .delay 1 (1,1,1) L_0xaf29f34f0/d;
v0xaf2a01f40_0 .net "Cin", 0 0, L_0xaf2b5eee0;  1 drivers
v0xaf2a01fe0_0 .net "Cout", 0 0, L_0xaf29f34f0;  1 drivers
v0xaf2a02080_0 .net "P", 0 0, L_0xaf29f32c0;  1 drivers
v0xaf2a02120_0 .net "S", 0 0, L_0xaf29f3330;  1 drivers
v0xaf2a021c0_0 .net "a", 0 0, L_0xaf2b5eda0;  1 drivers
v0xaf2a02260_0 .net "b", 0 0, L_0xaf2b5ee40;  1 drivers
v0xaf2a02300_0 .net "naCin", 0 0, L_0xaf29f3410;  1 drivers
v0xaf2a023a0_0 .net "nab", 0 0, L_0xaf29f33a0;  1 drivers
v0xaf2a02440_0 .net "nbCin", 0 0, L_0xaf29f3480;  1 drivers
S_0xaf29ffa80 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf29fea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f3560/d .functor XOR 1, L_0xaf2b5ef80, L_0xaf2b5f020, C4<0>, C4<0>;
L_0xaf29f3560 .delay 1 (1,1,1) L_0xaf29f3560/d;
L_0xaf29f35d0/d .functor XOR 1, L_0xaf29f3560, v0xaf2a03020_0, C4<0>, C4<0>;
L_0xaf29f35d0 .delay 1 (1,1,1) L_0xaf29f35d0/d;
L_0xaf29f3640/d .functor NAND 1, L_0xaf2b5ef80, L_0xaf2b5f020, C4<1>, C4<1>;
L_0xaf29f3640 .delay 1 (1,1,1) L_0xaf29f3640/d;
L_0xaf29f36b0/d .functor NAND 1, L_0xaf2b5ef80, v0xaf2a03020_0, C4<1>, C4<1>;
L_0xaf29f36b0 .delay 1 (1,1,1) L_0xaf29f36b0/d;
L_0xaf29f3720/d .functor NAND 1, L_0xaf2b5f020, v0xaf2a03020_0, C4<1>, C4<1>;
L_0xaf29f3720 .delay 1 (1,1,1) L_0xaf29f3720/d;
L_0xaf29f3790/d .functor NAND 1, L_0xaf29f3640, L_0xaf29f36b0, L_0xaf29f3720, C4<1>;
L_0xaf29f3790 .delay 1 (1,1,1) L_0xaf29f3790/d;
v0xaf2a024e0_0 .net "Cin", 0 0, v0xaf2a03020_0;  alias, 1 drivers
v0xaf2a02580_0 .net "Cout", 0 0, L_0xaf29f3790;  1 drivers
v0xaf2a02620_0 .net "P", 0 0, L_0xaf29f3560;  1 drivers
v0xaf2a026c0_0 .net "S", 0 0, L_0xaf29f35d0;  1 drivers
v0xaf2a02760_0 .net "a", 0 0, L_0xaf2b5ef80;  1 drivers
v0xaf2a02800_0 .net "b", 0 0, L_0xaf2b5f020;  1 drivers
v0xaf2a028a0_0 .net "naCin", 0 0, L_0xaf29f36b0;  1 drivers
v0xaf2a02940_0 .net "nab", 0 0, L_0xaf29f3640;  1 drivers
v0xaf2a029e0_0 .net "nbCin", 0 0, L_0xaf29f3720;  1 drivers
S_0xaf29ffc00 .scope generate, "WIDTH_TEST[7]" "WIDTH_TEST[7]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293bcc0 .param/l "w" 1 3 21, +C4<0111>;
v0xaf2a09f40_0 .var "A", 6 0;
v0xaf2a09fe0_0 .var "B", 6 0;
v0xaf2a0a080_0 .var "Cin", 0 0;
v0xaf2a0a120_0 .net "Cout", 0 0, L_0xaf2b5fc00;  1 drivers
v0xaf2a0a1c0_0 .net "P", 6 0, L_0xaf3160a00;  1 drivers
v0xaf2a0a260_0 .net "S", 6 0, L_0xaf3160aa0;  1 drivers
v0xaf2a0a300_0 .var "expected_sum", 7 0;
S_0xaf29ffd80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf29ffc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "A";
    .port_info 1 /INPUT 7 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 7 "P";
    .port_info 5 /OUTPUT 7 "S";
P_0xaf293bd00 .param/l "N" 0 4 4, +C4<00000000000000000000000000000111>;
v0xaf2a09ae0_0 .net "A", 6 0, v0xaf2a09f40_0;  1 drivers
v0xaf2a09b80_0 .net "B", 6 0, v0xaf2a09fe0_0;  1 drivers
v0xaf2a09c20_0 .net "C", 6 0, L_0xaf3160960;  1 drivers
v0xaf2a09cc0_0 .net "Cin", 0 0, v0xaf2a0a080_0;  1 drivers
v0xaf2a09d60_0 .net "Cout", 0 0, L_0xaf2b5fc00;  alias, 1 drivers
v0xaf2a09e00_0 .net "P", 6 0, L_0xaf3160a00;  alias, 1 drivers
v0xaf2a09ea0_0 .net "S", 6 0, L_0xaf3160aa0;  alias, 1 drivers
L_0xaf2b5f0c0 .part v0xaf2a09f40_0, 1, 1;
L_0xaf2b5f200 .part v0xaf2a09fe0_0, 1, 1;
L_0xaf2b5f2a0 .part L_0xaf3160960, 0, 1;
L_0xaf2b5f340 .part v0xaf2a09f40_0, 2, 1;
L_0xaf2b5f3e0 .part v0xaf2a09fe0_0, 2, 1;
L_0xaf2b5f480 .part L_0xaf3160960, 1, 1;
L_0xaf2b5f520 .part v0xaf2a09f40_0, 3, 1;
L_0xaf2b5f5c0 .part v0xaf2a09fe0_0, 3, 1;
L_0xaf2b5f660 .part L_0xaf3160960, 2, 1;
L_0xaf2b5f700 .part v0xaf2a09f40_0, 4, 1;
L_0xaf2b5f7a0 .part v0xaf2a09fe0_0, 4, 1;
L_0xaf2b5f840 .part L_0xaf3160960, 3, 1;
L_0xaf2b5f8e0 .part v0xaf2a09f40_0, 5, 1;
L_0xaf2b5f980 .part v0xaf2a09fe0_0, 5, 1;
L_0xaf2b5fa20 .part L_0xaf3160960, 4, 1;
L_0xaf2b5fac0 .part v0xaf2a09f40_0, 6, 1;
L_0xaf2b5fb60 .part v0xaf2a09fe0_0, 6, 1;
L_0xaf2b5fca0 .part L_0xaf3160960, 5, 1;
L_0xaf2b5fd40 .part v0xaf2a09f40_0, 0, 1;
L_0xaf2b5fde0 .part v0xaf2a09fe0_0, 0, 1;
LS_0xaf3160960_0_0 .concat8 [ 1 1 1 1], L_0xaf2b64a10, L_0xaf29f3a30, L_0xaf29f3cd0, L_0xaf29f3f70;
LS_0xaf3160960_0_4 .concat8 [ 1 1 1 0], L_0xaf2b64230, L_0xaf2b644d0, L_0xaf2b64770;
L_0xaf3160960 .concat8 [ 4 3 0 0], LS_0xaf3160960_0_0, LS_0xaf3160960_0_4;
LS_0xaf3160a00_0_0 .concat8 [ 1 1 1 1], L_0xaf2b647e0, L_0xaf29f3800, L_0xaf29f3aa0, L_0xaf29f3d40;
LS_0xaf3160a00_0_4 .concat8 [ 1 1 1 0], L_0xaf2b64000, L_0xaf2b642a0, L_0xaf2b64540;
L_0xaf3160a00 .concat8 [ 4 3 0 0], LS_0xaf3160a00_0_0, LS_0xaf3160a00_0_4;
LS_0xaf3160aa0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b64850, L_0xaf29f3870, L_0xaf29f3b10, L_0xaf29f3db0;
LS_0xaf3160aa0_0_4 .concat8 [ 1 1 1 0], L_0xaf2b64070, L_0xaf2b64310, L_0xaf2b645b0;
L_0xaf3160aa0 .concat8 [ 4 3 0 0], LS_0xaf3160aa0_0_0, LS_0xaf3160aa0_0_4;
L_0xaf2b5fc00 .part L_0xaf3160960, 6, 1;
S_0xaf2a04000 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293bd40 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a04180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f3800/d .functor XOR 1, L_0xaf2b5f0c0, L_0xaf2b5f200, C4<0>, C4<0>;
L_0xaf29f3800 .delay 1 (1,1,1) L_0xaf29f3800/d;
L_0xaf29f3870/d .functor XOR 1, L_0xaf29f3800, L_0xaf2b5f2a0, C4<0>, C4<0>;
L_0xaf29f3870 .delay 1 (1,1,1) L_0xaf29f3870/d;
L_0xaf29f38e0/d .functor NAND 1, L_0xaf2b5f0c0, L_0xaf2b5f200, C4<1>, C4<1>;
L_0xaf29f38e0 .delay 1 (1,1,1) L_0xaf29f38e0/d;
L_0xaf29f3950/d .functor NAND 1, L_0xaf2b5f0c0, L_0xaf2b5f2a0, C4<1>, C4<1>;
L_0xaf29f3950 .delay 1 (1,1,1) L_0xaf29f3950/d;
L_0xaf29f39c0/d .functor NAND 1, L_0xaf2b5f200, L_0xaf2b5f2a0, C4<1>, C4<1>;
L_0xaf29f39c0 .delay 1 (1,1,1) L_0xaf29f39c0/d;
L_0xaf29f3a30/d .functor NAND 1, L_0xaf29f38e0, L_0xaf29f3950, L_0xaf29f39c0, C4<1>;
L_0xaf29f3a30 .delay 1 (1,1,1) L_0xaf29f3a30/d;
v0xaf2a03340_0 .net "Cin", 0 0, L_0xaf2b5f2a0;  1 drivers
v0xaf2a033e0_0 .net "Cout", 0 0, L_0xaf29f3a30;  1 drivers
v0xaf2a03480_0 .net "P", 0 0, L_0xaf29f3800;  1 drivers
v0xaf2a03520_0 .net "S", 0 0, L_0xaf29f3870;  1 drivers
v0xaf2a035c0_0 .net "a", 0 0, L_0xaf2b5f0c0;  1 drivers
v0xaf2a03660_0 .net "b", 0 0, L_0xaf2b5f200;  1 drivers
v0xaf2a03700_0 .net "naCin", 0 0, L_0xaf29f3950;  1 drivers
v0xaf2a037a0_0 .net "nab", 0 0, L_0xaf29f38e0;  1 drivers
v0xaf2a03840_0 .net "nbCin", 0 0, L_0xaf29f39c0;  1 drivers
S_0xaf2a04300 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293bd80 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a04480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f3aa0/d .functor XOR 1, L_0xaf2b5f340, L_0xaf2b5f3e0, C4<0>, C4<0>;
L_0xaf29f3aa0 .delay 1 (1,1,1) L_0xaf29f3aa0/d;
L_0xaf29f3b10/d .functor XOR 1, L_0xaf29f3aa0, L_0xaf2b5f480, C4<0>, C4<0>;
L_0xaf29f3b10 .delay 1 (1,1,1) L_0xaf29f3b10/d;
L_0xaf29f3b80/d .functor NAND 1, L_0xaf2b5f340, L_0xaf2b5f3e0, C4<1>, C4<1>;
L_0xaf29f3b80 .delay 1 (1,1,1) L_0xaf29f3b80/d;
L_0xaf29f3bf0/d .functor NAND 1, L_0xaf2b5f340, L_0xaf2b5f480, C4<1>, C4<1>;
L_0xaf29f3bf0 .delay 1 (1,1,1) L_0xaf29f3bf0/d;
L_0xaf29f3c60/d .functor NAND 1, L_0xaf2b5f3e0, L_0xaf2b5f480, C4<1>, C4<1>;
L_0xaf29f3c60 .delay 1 (1,1,1) L_0xaf29f3c60/d;
L_0xaf29f3cd0/d .functor NAND 1, L_0xaf29f3b80, L_0xaf29f3bf0, L_0xaf29f3c60, C4<1>;
L_0xaf29f3cd0 .delay 1 (1,1,1) L_0xaf29f3cd0/d;
v0xaf2a038e0_0 .net "Cin", 0 0, L_0xaf2b5f480;  1 drivers
v0xaf2a03980_0 .net "Cout", 0 0, L_0xaf29f3cd0;  1 drivers
v0xaf2a03a20_0 .net "P", 0 0, L_0xaf29f3aa0;  1 drivers
v0xaf2a03ac0_0 .net "S", 0 0, L_0xaf29f3b10;  1 drivers
v0xaf2a03b60_0 .net "a", 0 0, L_0xaf2b5f340;  1 drivers
v0xaf2a03c00_0 .net "b", 0 0, L_0xaf2b5f3e0;  1 drivers
v0xaf2a03ca0_0 .net "naCin", 0 0, L_0xaf29f3bf0;  1 drivers
v0xaf2a03d40_0 .net "nab", 0 0, L_0xaf29f3b80;  1 drivers
v0xaf2a03de0_0 .net "nbCin", 0 0, L_0xaf29f3c60;  1 drivers
S_0xaf2a04600 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293bdc0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a04780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf29f3d40/d .functor XOR 1, L_0xaf2b5f520, L_0xaf2b5f5c0, C4<0>, C4<0>;
L_0xaf29f3d40 .delay 1 (1,1,1) L_0xaf29f3d40/d;
L_0xaf29f3db0/d .functor XOR 1, L_0xaf29f3d40, L_0xaf2b5f660, C4<0>, C4<0>;
L_0xaf29f3db0 .delay 1 (1,1,1) L_0xaf29f3db0/d;
L_0xaf29f3e20/d .functor NAND 1, L_0xaf2b5f520, L_0xaf2b5f5c0, C4<1>, C4<1>;
L_0xaf29f3e20 .delay 1 (1,1,1) L_0xaf29f3e20/d;
L_0xaf29f3e90/d .functor NAND 1, L_0xaf2b5f520, L_0xaf2b5f660, C4<1>, C4<1>;
L_0xaf29f3e90 .delay 1 (1,1,1) L_0xaf29f3e90/d;
L_0xaf29f3f00/d .functor NAND 1, L_0xaf2b5f5c0, L_0xaf2b5f660, C4<1>, C4<1>;
L_0xaf29f3f00 .delay 1 (1,1,1) L_0xaf29f3f00/d;
L_0xaf29f3f70/d .functor NAND 1, L_0xaf29f3e20, L_0xaf29f3e90, L_0xaf29f3f00, C4<1>;
L_0xaf29f3f70 .delay 1 (1,1,1) L_0xaf29f3f70/d;
v0xaf2a03e80_0 .net "Cin", 0 0, L_0xaf2b5f660;  1 drivers
v0xaf2a03f20_0 .net "Cout", 0 0, L_0xaf29f3f70;  1 drivers
v0xaf2a08000_0 .net "P", 0 0, L_0xaf29f3d40;  1 drivers
v0xaf2a080a0_0 .net "S", 0 0, L_0xaf29f3db0;  1 drivers
v0xaf2a08140_0 .net "a", 0 0, L_0xaf2b5f520;  1 drivers
v0xaf2a081e0_0 .net "b", 0 0, L_0xaf2b5f5c0;  1 drivers
v0xaf2a08280_0 .net "naCin", 0 0, L_0xaf29f3e90;  1 drivers
v0xaf2a08320_0 .net "nab", 0 0, L_0xaf29f3e20;  1 drivers
v0xaf2a083c0_0 .net "nbCin", 0 0, L_0xaf29f3f00;  1 drivers
S_0xaf2a04900 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293be00 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a04a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b64000/d .functor XOR 1, L_0xaf2b5f700, L_0xaf2b5f7a0, C4<0>, C4<0>;
L_0xaf2b64000 .delay 1 (1,1,1) L_0xaf2b64000/d;
L_0xaf2b64070/d .functor XOR 1, L_0xaf2b64000, L_0xaf2b5f840, C4<0>, C4<0>;
L_0xaf2b64070 .delay 1 (1,1,1) L_0xaf2b64070/d;
L_0xaf2b640e0/d .functor NAND 1, L_0xaf2b5f700, L_0xaf2b5f7a0, C4<1>, C4<1>;
L_0xaf2b640e0 .delay 1 (1,1,1) L_0xaf2b640e0/d;
L_0xaf2b64150/d .functor NAND 1, L_0xaf2b5f700, L_0xaf2b5f840, C4<1>, C4<1>;
L_0xaf2b64150 .delay 1 (1,1,1) L_0xaf2b64150/d;
L_0xaf2b641c0/d .functor NAND 1, L_0xaf2b5f7a0, L_0xaf2b5f840, C4<1>, C4<1>;
L_0xaf2b641c0 .delay 1 (1,1,1) L_0xaf2b641c0/d;
L_0xaf2b64230/d .functor NAND 1, L_0xaf2b640e0, L_0xaf2b64150, L_0xaf2b641c0, C4<1>;
L_0xaf2b64230 .delay 1 (1,1,1) L_0xaf2b64230/d;
v0xaf2a08460_0 .net "Cin", 0 0, L_0xaf2b5f840;  1 drivers
v0xaf2a08500_0 .net "Cout", 0 0, L_0xaf2b64230;  1 drivers
v0xaf2a085a0_0 .net "P", 0 0, L_0xaf2b64000;  1 drivers
v0xaf2a08640_0 .net "S", 0 0, L_0xaf2b64070;  1 drivers
v0xaf2a086e0_0 .net "a", 0 0, L_0xaf2b5f700;  1 drivers
v0xaf2a08780_0 .net "b", 0 0, L_0xaf2b5f7a0;  1 drivers
v0xaf2a08820_0 .net "naCin", 0 0, L_0xaf2b64150;  1 drivers
v0xaf2a088c0_0 .net "nab", 0 0, L_0xaf2b640e0;  1 drivers
v0xaf2a08960_0 .net "nbCin", 0 0, L_0xaf2b641c0;  1 drivers
S_0xaf2a04c00 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293be80 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a04d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b642a0/d .functor XOR 1, L_0xaf2b5f8e0, L_0xaf2b5f980, C4<0>, C4<0>;
L_0xaf2b642a0 .delay 1 (1,1,1) L_0xaf2b642a0/d;
L_0xaf2b64310/d .functor XOR 1, L_0xaf2b642a0, L_0xaf2b5fa20, C4<0>, C4<0>;
L_0xaf2b64310 .delay 1 (1,1,1) L_0xaf2b64310/d;
L_0xaf2b64380/d .functor NAND 1, L_0xaf2b5f8e0, L_0xaf2b5f980, C4<1>, C4<1>;
L_0xaf2b64380 .delay 1 (1,1,1) L_0xaf2b64380/d;
L_0xaf2b643f0/d .functor NAND 1, L_0xaf2b5f8e0, L_0xaf2b5fa20, C4<1>, C4<1>;
L_0xaf2b643f0 .delay 1 (1,1,1) L_0xaf2b643f0/d;
L_0xaf2b64460/d .functor NAND 1, L_0xaf2b5f980, L_0xaf2b5fa20, C4<1>, C4<1>;
L_0xaf2b64460 .delay 1 (1,1,1) L_0xaf2b64460/d;
L_0xaf2b644d0/d .functor NAND 1, L_0xaf2b64380, L_0xaf2b643f0, L_0xaf2b64460, C4<1>;
L_0xaf2b644d0 .delay 1 (1,1,1) L_0xaf2b644d0/d;
v0xaf2a08a00_0 .net "Cin", 0 0, L_0xaf2b5fa20;  1 drivers
v0xaf2a08aa0_0 .net "Cout", 0 0, L_0xaf2b644d0;  1 drivers
v0xaf2a08b40_0 .net "P", 0 0, L_0xaf2b642a0;  1 drivers
v0xaf2a08be0_0 .net "S", 0 0, L_0xaf2b64310;  1 drivers
v0xaf2a08c80_0 .net "a", 0 0, L_0xaf2b5f8e0;  1 drivers
v0xaf2a08d20_0 .net "b", 0 0, L_0xaf2b5f980;  1 drivers
v0xaf2a08dc0_0 .net "naCin", 0 0, L_0xaf2b643f0;  1 drivers
v0xaf2a08e60_0 .net "nab", 0 0, L_0xaf2b64380;  1 drivers
v0xaf2a08f00_0 .net "nbCin", 0 0, L_0xaf2b64460;  1 drivers
S_0xaf2a04f00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf29ffd80;
 .timescale -9 -9;
P_0xaf293bec0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a05080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a04f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b64540/d .functor XOR 1, L_0xaf2b5fac0, L_0xaf2b5fb60, C4<0>, C4<0>;
L_0xaf2b64540 .delay 1 (1,1,1) L_0xaf2b64540/d;
L_0xaf2b645b0/d .functor XOR 1, L_0xaf2b64540, L_0xaf2b5fca0, C4<0>, C4<0>;
L_0xaf2b645b0 .delay 1 (1,1,1) L_0xaf2b645b0/d;
L_0xaf2b64620/d .functor NAND 1, L_0xaf2b5fac0, L_0xaf2b5fb60, C4<1>, C4<1>;
L_0xaf2b64620 .delay 1 (1,1,1) L_0xaf2b64620/d;
L_0xaf2b64690/d .functor NAND 1, L_0xaf2b5fac0, L_0xaf2b5fca0, C4<1>, C4<1>;
L_0xaf2b64690 .delay 1 (1,1,1) L_0xaf2b64690/d;
L_0xaf2b64700/d .functor NAND 1, L_0xaf2b5fb60, L_0xaf2b5fca0, C4<1>, C4<1>;
L_0xaf2b64700 .delay 1 (1,1,1) L_0xaf2b64700/d;
L_0xaf2b64770/d .functor NAND 1, L_0xaf2b64620, L_0xaf2b64690, L_0xaf2b64700, C4<1>;
L_0xaf2b64770 .delay 1 (1,1,1) L_0xaf2b64770/d;
v0xaf2a08fa0_0 .net "Cin", 0 0, L_0xaf2b5fca0;  1 drivers
v0xaf2a09040_0 .net "Cout", 0 0, L_0xaf2b64770;  1 drivers
v0xaf2a090e0_0 .net "P", 0 0, L_0xaf2b64540;  1 drivers
v0xaf2a09180_0 .net "S", 0 0, L_0xaf2b645b0;  1 drivers
v0xaf2a09220_0 .net "a", 0 0, L_0xaf2b5fac0;  1 drivers
v0xaf2a092c0_0 .net "b", 0 0, L_0xaf2b5fb60;  1 drivers
v0xaf2a09360_0 .net "naCin", 0 0, L_0xaf2b64690;  1 drivers
v0xaf2a09400_0 .net "nab", 0 0, L_0xaf2b64620;  1 drivers
v0xaf2a094a0_0 .net "nbCin", 0 0, L_0xaf2b64700;  1 drivers
S_0xaf2a05200 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf29ffd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b647e0/d .functor XOR 1, L_0xaf2b5fd40, L_0xaf2b5fde0, C4<0>, C4<0>;
L_0xaf2b647e0 .delay 1 (1,1,1) L_0xaf2b647e0/d;
L_0xaf2b64850/d .functor XOR 1, L_0xaf2b647e0, v0xaf2a0a080_0, C4<0>, C4<0>;
L_0xaf2b64850 .delay 1 (1,1,1) L_0xaf2b64850/d;
L_0xaf2b648c0/d .functor NAND 1, L_0xaf2b5fd40, L_0xaf2b5fde0, C4<1>, C4<1>;
L_0xaf2b648c0 .delay 1 (1,1,1) L_0xaf2b648c0/d;
L_0xaf2b64930/d .functor NAND 1, L_0xaf2b5fd40, v0xaf2a0a080_0, C4<1>, C4<1>;
L_0xaf2b64930 .delay 1 (1,1,1) L_0xaf2b64930/d;
L_0xaf2b649a0/d .functor NAND 1, L_0xaf2b5fde0, v0xaf2a0a080_0, C4<1>, C4<1>;
L_0xaf2b649a0 .delay 1 (1,1,1) L_0xaf2b649a0/d;
L_0xaf2b64a10/d .functor NAND 1, L_0xaf2b648c0, L_0xaf2b64930, L_0xaf2b649a0, C4<1>;
L_0xaf2b64a10 .delay 1 (1,1,1) L_0xaf2b64a10/d;
v0xaf2a09540_0 .net "Cin", 0 0, v0xaf2a0a080_0;  alias, 1 drivers
v0xaf2a095e0_0 .net "Cout", 0 0, L_0xaf2b64a10;  1 drivers
v0xaf2a09680_0 .net "P", 0 0, L_0xaf2b647e0;  1 drivers
v0xaf2a09720_0 .net "S", 0 0, L_0xaf2b64850;  1 drivers
v0xaf2a097c0_0 .net "a", 0 0, L_0xaf2b5fd40;  1 drivers
v0xaf2a09860_0 .net "b", 0 0, L_0xaf2b5fde0;  1 drivers
v0xaf2a09900_0 .net "naCin", 0 0, L_0xaf2b64930;  1 drivers
v0xaf2a099a0_0 .net "nab", 0 0, L_0xaf2b648c0;  1 drivers
v0xaf2a09a40_0 .net "nbCin", 0 0, L_0xaf2b649a0;  1 drivers
S_0xaf2a05380 .scope generate, "WIDTH_TEST[8]" "WIDTH_TEST[8]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf293b6c0 .param/l "w" 1 3 21, +C4<01000>;
v0xaf2a15540_0 .var "A", 7 0;
v0xaf2a155e0_0 .var "B", 7 0;
v0xaf2a15680_0 .var "Cin", 0 0;
v0xaf2a15720_0 .net "Cout", 0 0, L_0xaf2b68d20;  1 drivers
v0xaf2a157c0_0 .net "P", 7 0, L_0xaf3160be0;  1 drivers
v0xaf2a15860_0 .net "S", 7 0, L_0xaf3160c80;  1 drivers
v0xaf2a15900_0 .var "expected_sum", 8 0;
S_0xaf2a05500 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a05380;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 8 "P";
    .port_info 5 /OUTPUT 8 "S";
P_0xaf293bf40 .param/l "N" 0 4 4, +C4<00000000000000000000000000001000>;
v0xaf2a150e0_0 .net "A", 7 0, v0xaf2a15540_0;  1 drivers
v0xaf2a15180_0 .net "B", 7 0, v0xaf2a155e0_0;  1 drivers
v0xaf2a15220_0 .net "C", 7 0, L_0xaf3160b40;  1 drivers
v0xaf2a152c0_0 .net "Cin", 0 0, v0xaf2a15680_0;  1 drivers
v0xaf2a15360_0 .net "Cout", 0 0, L_0xaf2b68d20;  alias, 1 drivers
v0xaf2a15400_0 .net "P", 7 0, L_0xaf3160be0;  alias, 1 drivers
v0xaf2a154a0_0 .net "S", 7 0, L_0xaf3160c80;  alias, 1 drivers
L_0xaf2b5fe80 .part v0xaf2a15540_0, 1, 1;
L_0xaf2b5ff20 .part v0xaf2a155e0_0, 1, 1;
L_0xaf2b68000 .part L_0xaf3160b40, 0, 1;
L_0xaf2b680a0 .part v0xaf2a15540_0, 2, 1;
L_0xaf2b68140 .part v0xaf2a155e0_0, 2, 1;
L_0xaf2b681e0 .part L_0xaf3160b40, 1, 1;
L_0xaf2b68280 .part v0xaf2a15540_0, 3, 1;
L_0xaf2b68320 .part v0xaf2a155e0_0, 3, 1;
L_0xaf2b683c0 .part L_0xaf3160b40, 2, 1;
L_0xaf2b68460 .part v0xaf2a15540_0, 4, 1;
L_0xaf2b68500 .part v0xaf2a155e0_0, 4, 1;
L_0xaf2b685a0 .part L_0xaf3160b40, 3, 1;
L_0xaf2b68640 .part v0xaf2a15540_0, 5, 1;
L_0xaf2b686e0 .part v0xaf2a155e0_0, 5, 1;
L_0xaf2b68780 .part L_0xaf3160b40, 4, 1;
L_0xaf2b68820 .part v0xaf2a15540_0, 6, 1;
L_0xaf2b688c0 .part v0xaf2a155e0_0, 6, 1;
L_0xaf2b68a00 .part L_0xaf3160b40, 5, 1;
L_0xaf2b68aa0 .part v0xaf2a15540_0, 7, 1;
L_0xaf2b68b40 .part v0xaf2a155e0_0, 7, 1;
L_0xaf2b68be0 .part L_0xaf3160b40, 6, 1;
L_0xaf2b68960 .part v0xaf2a15540_0, 0, 1;
L_0xaf2b68c80 .part v0xaf2a155e0_0, 0, 1;
LS_0xaf3160b40_0_0 .concat8 [ 1 1 1 1], L_0xaf2b65f10, L_0xaf2b64cb0, L_0xaf2b64f50, L_0xaf2b651f0;
LS_0xaf3160b40_0_4 .concat8 [ 1 1 1 1], L_0xaf2b65490, L_0xaf2b65730, L_0xaf2b659d0, L_0xaf2b65c70;
L_0xaf3160b40 .concat8 [ 4 4 0 0], LS_0xaf3160b40_0_0, LS_0xaf3160b40_0_4;
LS_0xaf3160be0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b65ce0, L_0xaf2b64a80, L_0xaf2b64d20, L_0xaf2b64fc0;
LS_0xaf3160be0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b65260, L_0xaf2b65500, L_0xaf2b657a0, L_0xaf2b65a40;
L_0xaf3160be0 .concat8 [ 4 4 0 0], LS_0xaf3160be0_0_0, LS_0xaf3160be0_0_4;
LS_0xaf3160c80_0_0 .concat8 [ 1 1 1 1], L_0xaf2b65d50, L_0xaf2b64af0, L_0xaf2b64d90, L_0xaf2b65030;
LS_0xaf3160c80_0_4 .concat8 [ 1 1 1 1], L_0xaf2b652d0, L_0xaf2b65570, L_0xaf2b65810, L_0xaf2b65ab0;
L_0xaf3160c80 .concat8 [ 4 4 0 0], LS_0xaf3160c80_0_0, LS_0xaf3160c80_0_4;
L_0xaf2b68d20 .part L_0xaf3160b40, 7, 1;
S_0xaf2a05680 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf293bf80 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a05800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a05680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b64a80/d .functor XOR 1, L_0xaf2b5fe80, L_0xaf2b5ff20, C4<0>, C4<0>;
L_0xaf2b64a80 .delay 1 (1,1,1) L_0xaf2b64a80/d;
L_0xaf2b64af0/d .functor XOR 1, L_0xaf2b64a80, L_0xaf2b68000, C4<0>, C4<0>;
L_0xaf2b64af0 .delay 1 (1,1,1) L_0xaf2b64af0/d;
L_0xaf2b64b60/d .functor NAND 1, L_0xaf2b5fe80, L_0xaf2b5ff20, C4<1>, C4<1>;
L_0xaf2b64b60 .delay 1 (1,1,1) L_0xaf2b64b60/d;
L_0xaf2b64bd0/d .functor NAND 1, L_0xaf2b5fe80, L_0xaf2b68000, C4<1>, C4<1>;
L_0xaf2b64bd0 .delay 1 (1,1,1) L_0xaf2b64bd0/d;
L_0xaf2b64c40/d .functor NAND 1, L_0xaf2b5ff20, L_0xaf2b68000, C4<1>, C4<1>;
L_0xaf2b64c40 .delay 1 (1,1,1) L_0xaf2b64c40/d;
L_0xaf2b64cb0/d .functor NAND 1, L_0xaf2b64b60, L_0xaf2b64bd0, L_0xaf2b64c40, C4<1>;
L_0xaf2b64cb0 .delay 1 (1,1,1) L_0xaf2b64cb0/d;
v0xaf2a0a3a0_0 .net "Cin", 0 0, L_0xaf2b68000;  1 drivers
v0xaf2a0a440_0 .net "Cout", 0 0, L_0xaf2b64cb0;  1 drivers
v0xaf2a0a4e0_0 .net "P", 0 0, L_0xaf2b64a80;  1 drivers
v0xaf2a0a580_0 .net "S", 0 0, L_0xaf2b64af0;  1 drivers
v0xaf2a0a620_0 .net "a", 0 0, L_0xaf2b5fe80;  1 drivers
v0xaf2a0a6c0_0 .net "b", 0 0, L_0xaf2b5ff20;  1 drivers
v0xaf2a0a760_0 .net "naCin", 0 0, L_0xaf2b64bd0;  1 drivers
v0xaf2a0a800_0 .net "nab", 0 0, L_0xaf2b64b60;  1 drivers
v0xaf2a0a8a0_0 .net "nbCin", 0 0, L_0xaf2b64c40;  1 drivers
S_0xaf2a05980 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf293bfc0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a05b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a05980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b64d20/d .functor XOR 1, L_0xaf2b680a0, L_0xaf2b68140, C4<0>, C4<0>;
L_0xaf2b64d20 .delay 1 (1,1,1) L_0xaf2b64d20/d;
L_0xaf2b64d90/d .functor XOR 1, L_0xaf2b64d20, L_0xaf2b681e0, C4<0>, C4<0>;
L_0xaf2b64d90 .delay 1 (1,1,1) L_0xaf2b64d90/d;
L_0xaf2b64e00/d .functor NAND 1, L_0xaf2b680a0, L_0xaf2b68140, C4<1>, C4<1>;
L_0xaf2b64e00 .delay 1 (1,1,1) L_0xaf2b64e00/d;
L_0xaf2b64e70/d .functor NAND 1, L_0xaf2b680a0, L_0xaf2b681e0, C4<1>, C4<1>;
L_0xaf2b64e70 .delay 1 (1,1,1) L_0xaf2b64e70/d;
L_0xaf2b64ee0/d .functor NAND 1, L_0xaf2b68140, L_0xaf2b681e0, C4<1>, C4<1>;
L_0xaf2b64ee0 .delay 1 (1,1,1) L_0xaf2b64ee0/d;
L_0xaf2b64f50/d .functor NAND 1, L_0xaf2b64e00, L_0xaf2b64e70, L_0xaf2b64ee0, C4<1>;
L_0xaf2b64f50 .delay 1 (1,1,1) L_0xaf2b64f50/d;
v0xaf2a0a940_0 .net "Cin", 0 0, L_0xaf2b681e0;  1 drivers
v0xaf2a0a9e0_0 .net "Cout", 0 0, L_0xaf2b64f50;  1 drivers
v0xaf2a0aa80_0 .net "P", 0 0, L_0xaf2b64d20;  1 drivers
v0xaf2a0ab20_0 .net "S", 0 0, L_0xaf2b64d90;  1 drivers
v0xaf2a0abc0_0 .net "a", 0 0, L_0xaf2b680a0;  1 drivers
v0xaf2a0ac60_0 .net "b", 0 0, L_0xaf2b68140;  1 drivers
v0xaf2a0ad00_0 .net "naCin", 0 0, L_0xaf2b64e70;  1 drivers
v0xaf2a0ada0_0 .net "nab", 0 0, L_0xaf2b64e00;  1 drivers
v0xaf2a0ae40_0 .net "nbCin", 0 0, L_0xaf2b64ee0;  1 drivers
S_0xaf2a05c80 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf2a10000 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a05e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a05c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b64fc0/d .functor XOR 1, L_0xaf2b68280, L_0xaf2b68320, C4<0>, C4<0>;
L_0xaf2b64fc0 .delay 1 (1,1,1) L_0xaf2b64fc0/d;
L_0xaf2b65030/d .functor XOR 1, L_0xaf2b64fc0, L_0xaf2b683c0, C4<0>, C4<0>;
L_0xaf2b65030 .delay 1 (1,1,1) L_0xaf2b65030/d;
L_0xaf2b650a0/d .functor NAND 1, L_0xaf2b68280, L_0xaf2b68320, C4<1>, C4<1>;
L_0xaf2b650a0 .delay 1 (1,1,1) L_0xaf2b650a0/d;
L_0xaf2b65110/d .functor NAND 1, L_0xaf2b68280, L_0xaf2b683c0, C4<1>, C4<1>;
L_0xaf2b65110 .delay 1 (1,1,1) L_0xaf2b65110/d;
L_0xaf2b65180/d .functor NAND 1, L_0xaf2b68320, L_0xaf2b683c0, C4<1>, C4<1>;
L_0xaf2b65180 .delay 1 (1,1,1) L_0xaf2b65180/d;
L_0xaf2b651f0/d .functor NAND 1, L_0xaf2b650a0, L_0xaf2b65110, L_0xaf2b65180, C4<1>;
L_0xaf2b651f0 .delay 1 (1,1,1) L_0xaf2b651f0/d;
v0xaf2a0aee0_0 .net "Cin", 0 0, L_0xaf2b683c0;  1 drivers
v0xaf2a0af80_0 .net "Cout", 0 0, L_0xaf2b651f0;  1 drivers
v0xaf2a0b020_0 .net "P", 0 0, L_0xaf2b64fc0;  1 drivers
v0xaf2a0b0c0_0 .net "S", 0 0, L_0xaf2b65030;  1 drivers
v0xaf2a0b160_0 .net "a", 0 0, L_0xaf2b68280;  1 drivers
v0xaf2a0b200_0 .net "b", 0 0, L_0xaf2b68320;  1 drivers
v0xaf2a0b2a0_0 .net "naCin", 0 0, L_0xaf2b65110;  1 drivers
v0xaf2a0b340_0 .net "nab", 0 0, L_0xaf2b650a0;  1 drivers
v0xaf2a0b3e0_0 .net "nbCin", 0 0, L_0xaf2b65180;  1 drivers
S_0xaf2a05f80 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf2a10040 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a06100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a05f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b65260/d .functor XOR 1, L_0xaf2b68460, L_0xaf2b68500, C4<0>, C4<0>;
L_0xaf2b65260 .delay 1 (1,1,1) L_0xaf2b65260/d;
L_0xaf2b652d0/d .functor XOR 1, L_0xaf2b65260, L_0xaf2b685a0, C4<0>, C4<0>;
L_0xaf2b652d0 .delay 1 (1,1,1) L_0xaf2b652d0/d;
L_0xaf2b65340/d .functor NAND 1, L_0xaf2b68460, L_0xaf2b68500, C4<1>, C4<1>;
L_0xaf2b65340 .delay 1 (1,1,1) L_0xaf2b65340/d;
L_0xaf2b653b0/d .functor NAND 1, L_0xaf2b68460, L_0xaf2b685a0, C4<1>, C4<1>;
L_0xaf2b653b0 .delay 1 (1,1,1) L_0xaf2b653b0/d;
L_0xaf2b65420/d .functor NAND 1, L_0xaf2b68500, L_0xaf2b685a0, C4<1>, C4<1>;
L_0xaf2b65420 .delay 1 (1,1,1) L_0xaf2b65420/d;
L_0xaf2b65490/d .functor NAND 1, L_0xaf2b65340, L_0xaf2b653b0, L_0xaf2b65420, C4<1>;
L_0xaf2b65490 .delay 1 (1,1,1) L_0xaf2b65490/d;
v0xaf2a0b480_0 .net "Cin", 0 0, L_0xaf2b685a0;  1 drivers
v0xaf2a0b520_0 .net "Cout", 0 0, L_0xaf2b65490;  1 drivers
v0xaf2a0b5c0_0 .net "P", 0 0, L_0xaf2b65260;  1 drivers
v0xaf2a0b660_0 .net "S", 0 0, L_0xaf2b652d0;  1 drivers
v0xaf2a0b700_0 .net "a", 0 0, L_0xaf2b68460;  1 drivers
v0xaf2a0b7a0_0 .net "b", 0 0, L_0xaf2b68500;  1 drivers
v0xaf2a0b840_0 .net "naCin", 0 0, L_0xaf2b653b0;  1 drivers
v0xaf2a0b8e0_0 .net "nab", 0 0, L_0xaf2b65340;  1 drivers
v0xaf2a0b980_0 .net "nbCin", 0 0, L_0xaf2b65420;  1 drivers
S_0xaf2a06280 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf2a100c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a06400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a06280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28650c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b65500/d .functor XOR 1, L_0xaf2b68640, L_0xaf2b686e0, C4<0>, C4<0>;
L_0xaf2b65500 .delay 1 (1,1,1) L_0xaf2b65500/d;
L_0xaf2b65570/d .functor XOR 1, L_0xaf2b65500, L_0xaf2b68780, C4<0>, C4<0>;
L_0xaf2b65570 .delay 1 (1,1,1) L_0xaf2b65570/d;
L_0xaf2b655e0/d .functor NAND 1, L_0xaf2b68640, L_0xaf2b686e0, C4<1>, C4<1>;
L_0xaf2b655e0 .delay 1 (1,1,1) L_0xaf2b655e0/d;
L_0xaf2b65650/d .functor NAND 1, L_0xaf2b68640, L_0xaf2b68780, C4<1>, C4<1>;
L_0xaf2b65650 .delay 1 (1,1,1) L_0xaf2b65650/d;
L_0xaf2b656c0/d .functor NAND 1, L_0xaf2b686e0, L_0xaf2b68780, C4<1>, C4<1>;
L_0xaf2b656c0 .delay 1 (1,1,1) L_0xaf2b656c0/d;
L_0xaf2b65730/d .functor NAND 1, L_0xaf2b655e0, L_0xaf2b65650, L_0xaf2b656c0, C4<1>;
L_0xaf2b65730 .delay 1 (1,1,1) L_0xaf2b65730/d;
v0xaf2a0ba20_0 .net "Cin", 0 0, L_0xaf2b68780;  1 drivers
v0xaf2a0bac0_0 .net "Cout", 0 0, L_0xaf2b65730;  1 drivers
v0xaf2a0bb60_0 .net "P", 0 0, L_0xaf2b65500;  1 drivers
v0xaf2a0bc00_0 .net "S", 0 0, L_0xaf2b65570;  1 drivers
v0xaf2a0bca0_0 .net "a", 0 0, L_0xaf2b68640;  1 drivers
v0xaf2a0bd40_0 .net "b", 0 0, L_0xaf2b686e0;  1 drivers
v0xaf2a0bde0_0 .net "naCin", 0 0, L_0xaf2b65650;  1 drivers
v0xaf2a0be80_0 .net "nab", 0 0, L_0xaf2b655e0;  1 drivers
v0xaf2a0bf20_0 .net "nbCin", 0 0, L_0xaf2b656c0;  1 drivers
S_0xaf2a06580 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf2a10100 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a06700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a06580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b657a0/d .functor XOR 1, L_0xaf2b68820, L_0xaf2b688c0, C4<0>, C4<0>;
L_0xaf2b657a0 .delay 1 (1,1,1) L_0xaf2b657a0/d;
L_0xaf2b65810/d .functor XOR 1, L_0xaf2b657a0, L_0xaf2b68a00, C4<0>, C4<0>;
L_0xaf2b65810 .delay 1 (1,1,1) L_0xaf2b65810/d;
L_0xaf2b65880/d .functor NAND 1, L_0xaf2b68820, L_0xaf2b688c0, C4<1>, C4<1>;
L_0xaf2b65880 .delay 1 (1,1,1) L_0xaf2b65880/d;
L_0xaf2b658f0/d .functor NAND 1, L_0xaf2b68820, L_0xaf2b68a00, C4<1>, C4<1>;
L_0xaf2b658f0 .delay 1 (1,1,1) L_0xaf2b658f0/d;
L_0xaf2b65960/d .functor NAND 1, L_0xaf2b688c0, L_0xaf2b68a00, C4<1>, C4<1>;
L_0xaf2b65960 .delay 1 (1,1,1) L_0xaf2b65960/d;
L_0xaf2b659d0/d .functor NAND 1, L_0xaf2b65880, L_0xaf2b658f0, L_0xaf2b65960, C4<1>;
L_0xaf2b659d0 .delay 1 (1,1,1) L_0xaf2b659d0/d;
v0xaf2a14000_0 .net "Cin", 0 0, L_0xaf2b68a00;  1 drivers
v0xaf2a140a0_0 .net "Cout", 0 0, L_0xaf2b659d0;  1 drivers
v0xaf2a14140_0 .net "P", 0 0, L_0xaf2b657a0;  1 drivers
v0xaf2a141e0_0 .net "S", 0 0, L_0xaf2b65810;  1 drivers
v0xaf2a14280_0 .net "a", 0 0, L_0xaf2b68820;  1 drivers
v0xaf2a14320_0 .net "b", 0 0, L_0xaf2b688c0;  1 drivers
v0xaf2a143c0_0 .net "naCin", 0 0, L_0xaf2b658f0;  1 drivers
v0xaf2a14460_0 .net "nab", 0 0, L_0xaf2b65880;  1 drivers
v0xaf2a14500_0 .net "nbCin", 0 0, L_0xaf2b65960;  1 drivers
S_0xaf2a06880 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a05500;
 .timescale -9 -9;
P_0xaf2a10140 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a06a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a06880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28651c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b65a40/d .functor XOR 1, L_0xaf2b68aa0, L_0xaf2b68b40, C4<0>, C4<0>;
L_0xaf2b65a40 .delay 1 (1,1,1) L_0xaf2b65a40/d;
L_0xaf2b65ab0/d .functor XOR 1, L_0xaf2b65a40, L_0xaf2b68be0, C4<0>, C4<0>;
L_0xaf2b65ab0 .delay 1 (1,1,1) L_0xaf2b65ab0/d;
L_0xaf2b65b20/d .functor NAND 1, L_0xaf2b68aa0, L_0xaf2b68b40, C4<1>, C4<1>;
L_0xaf2b65b20 .delay 1 (1,1,1) L_0xaf2b65b20/d;
L_0xaf2b65b90/d .functor NAND 1, L_0xaf2b68aa0, L_0xaf2b68be0, C4<1>, C4<1>;
L_0xaf2b65b90 .delay 1 (1,1,1) L_0xaf2b65b90/d;
L_0xaf2b65c00/d .functor NAND 1, L_0xaf2b68b40, L_0xaf2b68be0, C4<1>, C4<1>;
L_0xaf2b65c00 .delay 1 (1,1,1) L_0xaf2b65c00/d;
L_0xaf2b65c70/d .functor NAND 1, L_0xaf2b65b20, L_0xaf2b65b90, L_0xaf2b65c00, C4<1>;
L_0xaf2b65c70 .delay 1 (1,1,1) L_0xaf2b65c70/d;
v0xaf2a145a0_0 .net "Cin", 0 0, L_0xaf2b68be0;  1 drivers
v0xaf2a14640_0 .net "Cout", 0 0, L_0xaf2b65c70;  1 drivers
v0xaf2a146e0_0 .net "P", 0 0, L_0xaf2b65a40;  1 drivers
v0xaf2a14780_0 .net "S", 0 0, L_0xaf2b65ab0;  1 drivers
v0xaf2a14820_0 .net "a", 0 0, L_0xaf2b68aa0;  1 drivers
v0xaf2a148c0_0 .net "b", 0 0, L_0xaf2b68b40;  1 drivers
v0xaf2a14960_0 .net "naCin", 0 0, L_0xaf2b65b90;  1 drivers
v0xaf2a14a00_0 .net "nab", 0 0, L_0xaf2b65b20;  1 drivers
v0xaf2a14aa0_0 .net "nbCin", 0 0, L_0xaf2b65c00;  1 drivers
S_0xaf2a06b80 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a05500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b65ce0/d .functor XOR 1, L_0xaf2b68960, L_0xaf2b68c80, C4<0>, C4<0>;
L_0xaf2b65ce0 .delay 1 (1,1,1) L_0xaf2b65ce0/d;
L_0xaf2b65d50/d .functor XOR 1, L_0xaf2b65ce0, v0xaf2a15680_0, C4<0>, C4<0>;
L_0xaf2b65d50 .delay 1 (1,1,1) L_0xaf2b65d50/d;
L_0xaf2b65dc0/d .functor NAND 1, L_0xaf2b68960, L_0xaf2b68c80, C4<1>, C4<1>;
L_0xaf2b65dc0 .delay 1 (1,1,1) L_0xaf2b65dc0/d;
L_0xaf2b65e30/d .functor NAND 1, L_0xaf2b68960, v0xaf2a15680_0, C4<1>, C4<1>;
L_0xaf2b65e30 .delay 1 (1,1,1) L_0xaf2b65e30/d;
L_0xaf2b65ea0/d .functor NAND 1, L_0xaf2b68c80, v0xaf2a15680_0, C4<1>, C4<1>;
L_0xaf2b65ea0 .delay 1 (1,1,1) L_0xaf2b65ea0/d;
L_0xaf2b65f10/d .functor NAND 1, L_0xaf2b65dc0, L_0xaf2b65e30, L_0xaf2b65ea0, C4<1>;
L_0xaf2b65f10 .delay 1 (1,1,1) L_0xaf2b65f10/d;
v0xaf2a14b40_0 .net "Cin", 0 0, v0xaf2a15680_0;  alias, 1 drivers
v0xaf2a14be0_0 .net "Cout", 0 0, L_0xaf2b65f10;  1 drivers
v0xaf2a14c80_0 .net "P", 0 0, L_0xaf2b65ce0;  1 drivers
v0xaf2a14d20_0 .net "S", 0 0, L_0xaf2b65d50;  1 drivers
v0xaf2a14dc0_0 .net "a", 0 0, L_0xaf2b68960;  1 drivers
v0xaf2a14e60_0 .net "b", 0 0, L_0xaf2b68c80;  1 drivers
v0xaf2a14f00_0 .net "naCin", 0 0, L_0xaf2b65e30;  1 drivers
v0xaf2a14fa0_0 .net "nab", 0 0, L_0xaf2b65dc0;  1 drivers
v0xaf2a15040_0 .net "nbCin", 0 0, L_0xaf2b65ea0;  1 drivers
S_0xaf2a06d00 .scope generate, "WIDTH_TEST[9]" "WIDTH_TEST[9]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a101c0 .param/l "w" 1 3 21, +C4<01001>;
v0xaf2a1d0e0_0 .var "A", 8 0;
v0xaf2a1d180_0 .var "B", 8 0;
v0xaf2a1d220_0 .var "Cin", 0 0;
v0xaf2a1d2c0_0 .net "Cout", 0 0, L_0xaf2b69e00;  1 drivers
v0xaf2a1d360_0 .net "P", 8 0, L_0xaf3160dc0;  1 drivers
v0xaf2a1d400_0 .net "S", 8 0, L_0xaf3160e60;  1 drivers
v0xaf2a1d4a0_0 .var "expected_sum", 9 0;
S_0xaf2a06e80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a06d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /INPUT 9 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 9 "P";
    .port_info 5 /OUTPUT 9 "S";
P_0xaf2a10200 .param/l "N" 0 4 4, +C4<00000000000000000000000000001001>;
v0xaf2a1cc80_0 .net "A", 8 0, v0xaf2a1d0e0_0;  1 drivers
v0xaf2a1cd20_0 .net "B", 8 0, v0xaf2a1d180_0;  1 drivers
v0xaf2a1cdc0_0 .net "C", 8 0, L_0xaf3160d20;  1 drivers
v0xaf2a1ce60_0 .net "Cin", 0 0, v0xaf2a1d220_0;  1 drivers
v0xaf2a1cf00_0 .net "Cout", 0 0, L_0xaf2b69e00;  alias, 1 drivers
v0xaf2a1cfa0_0 .net "P", 8 0, L_0xaf3160dc0;  alias, 1 drivers
v0xaf2a1d040_0 .net "S", 8 0, L_0xaf3160e60;  alias, 1 drivers
L_0xaf2b68dc0 .part v0xaf2a1d0e0_0, 1, 1;
L_0xaf2b68e60 .part v0xaf2a1d180_0, 1, 1;
L_0xaf2b68f00 .part L_0xaf3160d20, 0, 1;
L_0xaf2b68fa0 .part v0xaf2a1d0e0_0, 2, 1;
L_0xaf2b69040 .part v0xaf2a1d180_0, 2, 1;
L_0xaf2b690e0 .part L_0xaf3160d20, 1, 1;
L_0xaf2b69180 .part v0xaf2a1d0e0_0, 3, 1;
L_0xaf2b69220 .part v0xaf2a1d180_0, 3, 1;
L_0xaf2b692c0 .part L_0xaf3160d20, 2, 1;
L_0xaf2b69360 .part v0xaf2a1d0e0_0, 4, 1;
L_0xaf2b69400 .part v0xaf2a1d180_0, 4, 1;
L_0xaf2b694a0 .part L_0xaf3160d20, 3, 1;
L_0xaf2b69540 .part v0xaf2a1d0e0_0, 5, 1;
L_0xaf2b695e0 .part v0xaf2a1d180_0, 5, 1;
L_0xaf2b69680 .part L_0xaf3160d20, 4, 1;
L_0xaf2b69720 .part v0xaf2a1d0e0_0, 6, 1;
L_0xaf2b697c0 .part v0xaf2a1d180_0, 6, 1;
L_0xaf2b69900 .part L_0xaf3160d20, 5, 1;
L_0xaf2b699a0 .part v0xaf2a1d0e0_0, 7, 1;
L_0xaf2b69a40 .part v0xaf2a1d180_0, 7, 1;
L_0xaf2b69ae0 .part L_0xaf3160d20, 6, 1;
L_0xaf2b69860 .part v0xaf2a1d0e0_0, 8, 1;
L_0xaf2b69b80 .part v0xaf2a1d180_0, 8, 1;
L_0xaf2b69c20 .part L_0xaf3160d20, 7, 1;
L_0xaf2b69cc0 .part v0xaf2a1d0e0_0, 0, 1;
L_0xaf2b69d60 .part v0xaf2a1d180_0, 0, 1;
LS_0xaf3160d20_0_0 .concat8 [ 1 1 1 1], L_0xaf2b676b0, L_0xaf2b661b0, L_0xaf2b66450, L_0xaf2b666f0;
LS_0xaf3160d20_0_4 .concat8 [ 1 1 1 1], L_0xaf2b66990, L_0xaf2b66c30, L_0xaf2b66ed0, L_0xaf2b67170;
LS_0xaf3160d20_0_8 .concat8 [ 1 0 0 0], L_0xaf2b67410;
L_0xaf3160d20 .concat8 [ 4 4 1 0], LS_0xaf3160d20_0_0, LS_0xaf3160d20_0_4, LS_0xaf3160d20_0_8;
LS_0xaf3160dc0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b67480, L_0xaf2b65f80, L_0xaf2b66220, L_0xaf2b664c0;
LS_0xaf3160dc0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b66760, L_0xaf2b66a00, L_0xaf2b66ca0, L_0xaf2b66f40;
LS_0xaf3160dc0_0_8 .concat8 [ 1 0 0 0], L_0xaf2b671e0;
L_0xaf3160dc0 .concat8 [ 4 4 1 0], LS_0xaf3160dc0_0_0, LS_0xaf3160dc0_0_4, LS_0xaf3160dc0_0_8;
LS_0xaf3160e60_0_0 .concat8 [ 1 1 1 1], L_0xaf2b674f0, L_0xaf2b65ff0, L_0xaf2b66290, L_0xaf2b66530;
LS_0xaf3160e60_0_4 .concat8 [ 1 1 1 1], L_0xaf2b667d0, L_0xaf2b66a70, L_0xaf2b66d10, L_0xaf2b66fb0;
LS_0xaf3160e60_0_8 .concat8 [ 1 0 0 0], L_0xaf2b67250;
L_0xaf3160e60 .concat8 [ 4 4 1 0], LS_0xaf3160e60_0_0, LS_0xaf3160e60_0_4, LS_0xaf3160e60_0_8;
L_0xaf2b69e00 .part L_0xaf3160d20, 8, 1;
S_0xaf2a07000 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10240 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a07180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a07000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28652c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b65f80/d .functor XOR 1, L_0xaf2b68dc0, L_0xaf2b68e60, C4<0>, C4<0>;
L_0xaf2b65f80 .delay 1 (1,1,1) L_0xaf2b65f80/d;
L_0xaf2b65ff0/d .functor XOR 1, L_0xaf2b65f80, L_0xaf2b68f00, C4<0>, C4<0>;
L_0xaf2b65ff0 .delay 1 (1,1,1) L_0xaf2b65ff0/d;
L_0xaf2b66060/d .functor NAND 1, L_0xaf2b68dc0, L_0xaf2b68e60, C4<1>, C4<1>;
L_0xaf2b66060 .delay 1 (1,1,1) L_0xaf2b66060/d;
L_0xaf2b660d0/d .functor NAND 1, L_0xaf2b68dc0, L_0xaf2b68f00, C4<1>, C4<1>;
L_0xaf2b660d0 .delay 1 (1,1,1) L_0xaf2b660d0/d;
L_0xaf2b66140/d .functor NAND 1, L_0xaf2b68e60, L_0xaf2b68f00, C4<1>, C4<1>;
L_0xaf2b66140 .delay 1 (1,1,1) L_0xaf2b66140/d;
L_0xaf2b661b0/d .functor NAND 1, L_0xaf2b66060, L_0xaf2b660d0, L_0xaf2b66140, C4<1>;
L_0xaf2b661b0 .delay 1 (1,1,1) L_0xaf2b661b0/d;
v0xaf2a159a0_0 .net "Cin", 0 0, L_0xaf2b68f00;  1 drivers
v0xaf2a15a40_0 .net "Cout", 0 0, L_0xaf2b661b0;  1 drivers
v0xaf2a15ae0_0 .net "P", 0 0, L_0xaf2b65f80;  1 drivers
v0xaf2a15b80_0 .net "S", 0 0, L_0xaf2b65ff0;  1 drivers
v0xaf2a15c20_0 .net "a", 0 0, L_0xaf2b68dc0;  1 drivers
v0xaf2a15cc0_0 .net "b", 0 0, L_0xaf2b68e60;  1 drivers
v0xaf2a15d60_0 .net "naCin", 0 0, L_0xaf2b660d0;  1 drivers
v0xaf2a15e00_0 .net "nab", 0 0, L_0xaf2b66060;  1 drivers
v0xaf2a15ea0_0 .net "nbCin", 0 0, L_0xaf2b66140;  1 drivers
S_0xaf2a07300 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10280 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a07480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a07300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b66220/d .functor XOR 1, L_0xaf2b68fa0, L_0xaf2b69040, C4<0>, C4<0>;
L_0xaf2b66220 .delay 1 (1,1,1) L_0xaf2b66220/d;
L_0xaf2b66290/d .functor XOR 1, L_0xaf2b66220, L_0xaf2b690e0, C4<0>, C4<0>;
L_0xaf2b66290 .delay 1 (1,1,1) L_0xaf2b66290/d;
L_0xaf2b66300/d .functor NAND 1, L_0xaf2b68fa0, L_0xaf2b69040, C4<1>, C4<1>;
L_0xaf2b66300 .delay 1 (1,1,1) L_0xaf2b66300/d;
L_0xaf2b66370/d .functor NAND 1, L_0xaf2b68fa0, L_0xaf2b690e0, C4<1>, C4<1>;
L_0xaf2b66370 .delay 1 (1,1,1) L_0xaf2b66370/d;
L_0xaf2b663e0/d .functor NAND 1, L_0xaf2b69040, L_0xaf2b690e0, C4<1>, C4<1>;
L_0xaf2b663e0 .delay 1 (1,1,1) L_0xaf2b663e0/d;
L_0xaf2b66450/d .functor NAND 1, L_0xaf2b66300, L_0xaf2b66370, L_0xaf2b663e0, C4<1>;
L_0xaf2b66450 .delay 1 (1,1,1) L_0xaf2b66450/d;
v0xaf2a15f40_0 .net "Cin", 0 0, L_0xaf2b690e0;  1 drivers
v0xaf2a15fe0_0 .net "Cout", 0 0, L_0xaf2b66450;  1 drivers
v0xaf2a16080_0 .net "P", 0 0, L_0xaf2b66220;  1 drivers
v0xaf2a16120_0 .net "S", 0 0, L_0xaf2b66290;  1 drivers
v0xaf2a161c0_0 .net "a", 0 0, L_0xaf2b68fa0;  1 drivers
v0xaf2a16260_0 .net "b", 0 0, L_0xaf2b69040;  1 drivers
v0xaf2a16300_0 .net "naCin", 0 0, L_0xaf2b66370;  1 drivers
v0xaf2a163a0_0 .net "nab", 0 0, L_0xaf2b66300;  1 drivers
v0xaf2a16440_0 .net "nbCin", 0 0, L_0xaf2b663e0;  1 drivers
S_0xaf2a07600 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a102c0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a07780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a07600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28653c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b664c0/d .functor XOR 1, L_0xaf2b69180, L_0xaf2b69220, C4<0>, C4<0>;
L_0xaf2b664c0 .delay 1 (1,1,1) L_0xaf2b664c0/d;
L_0xaf2b66530/d .functor XOR 1, L_0xaf2b664c0, L_0xaf2b692c0, C4<0>, C4<0>;
L_0xaf2b66530 .delay 1 (1,1,1) L_0xaf2b66530/d;
L_0xaf2b665a0/d .functor NAND 1, L_0xaf2b69180, L_0xaf2b69220, C4<1>, C4<1>;
L_0xaf2b665a0 .delay 1 (1,1,1) L_0xaf2b665a0/d;
L_0xaf2b66610/d .functor NAND 1, L_0xaf2b69180, L_0xaf2b692c0, C4<1>, C4<1>;
L_0xaf2b66610 .delay 1 (1,1,1) L_0xaf2b66610/d;
L_0xaf2b66680/d .functor NAND 1, L_0xaf2b69220, L_0xaf2b692c0, C4<1>, C4<1>;
L_0xaf2b66680 .delay 1 (1,1,1) L_0xaf2b66680/d;
L_0xaf2b666f0/d .functor NAND 1, L_0xaf2b665a0, L_0xaf2b66610, L_0xaf2b66680, C4<1>;
L_0xaf2b666f0 .delay 1 (1,1,1) L_0xaf2b666f0/d;
v0xaf2a164e0_0 .net "Cin", 0 0, L_0xaf2b692c0;  1 drivers
v0xaf2a16580_0 .net "Cout", 0 0, L_0xaf2b666f0;  1 drivers
v0xaf2a16620_0 .net "P", 0 0, L_0xaf2b664c0;  1 drivers
v0xaf2a166c0_0 .net "S", 0 0, L_0xaf2b66530;  1 drivers
v0xaf2a16760_0 .net "a", 0 0, L_0xaf2b69180;  1 drivers
v0xaf2a16800_0 .net "b", 0 0, L_0xaf2b69220;  1 drivers
v0xaf2a168a0_0 .net "naCin", 0 0, L_0xaf2b66610;  1 drivers
v0xaf2a16940_0 .net "nab", 0 0, L_0xaf2b665a0;  1 drivers
v0xaf2a169e0_0 .net "nbCin", 0 0, L_0xaf2b66680;  1 drivers
S_0xaf2a07900 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10300 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a07a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a07900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b66760/d .functor XOR 1, L_0xaf2b69360, L_0xaf2b69400, C4<0>, C4<0>;
L_0xaf2b66760 .delay 1 (1,1,1) L_0xaf2b66760/d;
L_0xaf2b667d0/d .functor XOR 1, L_0xaf2b66760, L_0xaf2b694a0, C4<0>, C4<0>;
L_0xaf2b667d0 .delay 1 (1,1,1) L_0xaf2b667d0/d;
L_0xaf2b66840/d .functor NAND 1, L_0xaf2b69360, L_0xaf2b69400, C4<1>, C4<1>;
L_0xaf2b66840 .delay 1 (1,1,1) L_0xaf2b66840/d;
L_0xaf2b668b0/d .functor NAND 1, L_0xaf2b69360, L_0xaf2b694a0, C4<1>, C4<1>;
L_0xaf2b668b0 .delay 1 (1,1,1) L_0xaf2b668b0/d;
L_0xaf2b66920/d .functor NAND 1, L_0xaf2b69400, L_0xaf2b694a0, C4<1>, C4<1>;
L_0xaf2b66920 .delay 1 (1,1,1) L_0xaf2b66920/d;
L_0xaf2b66990/d .functor NAND 1, L_0xaf2b66840, L_0xaf2b668b0, L_0xaf2b66920, C4<1>;
L_0xaf2b66990 .delay 1 (1,1,1) L_0xaf2b66990/d;
v0xaf2a16a80_0 .net "Cin", 0 0, L_0xaf2b694a0;  1 drivers
v0xaf2a16b20_0 .net "Cout", 0 0, L_0xaf2b66990;  1 drivers
v0xaf2a16bc0_0 .net "P", 0 0, L_0xaf2b66760;  1 drivers
v0xaf2a16c60_0 .net "S", 0 0, L_0xaf2b667d0;  1 drivers
v0xaf2a16d00_0 .net "a", 0 0, L_0xaf2b69360;  1 drivers
v0xaf2a16da0_0 .net "b", 0 0, L_0xaf2b69400;  1 drivers
v0xaf2a16e40_0 .net "naCin", 0 0, L_0xaf2b668b0;  1 drivers
v0xaf2a16ee0_0 .net "nab", 0 0, L_0xaf2b66840;  1 drivers
v0xaf2a16f80_0 .net "nbCin", 0 0, L_0xaf2b66920;  1 drivers
S_0xaf2a07c00 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10380 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a07d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a07c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28654c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b66a00/d .functor XOR 1, L_0xaf2b69540, L_0xaf2b695e0, C4<0>, C4<0>;
L_0xaf2b66a00 .delay 1 (1,1,1) L_0xaf2b66a00/d;
L_0xaf2b66a70/d .functor XOR 1, L_0xaf2b66a00, L_0xaf2b69680, C4<0>, C4<0>;
L_0xaf2b66a70 .delay 1 (1,1,1) L_0xaf2b66a70/d;
L_0xaf2b66ae0/d .functor NAND 1, L_0xaf2b69540, L_0xaf2b695e0, C4<1>, C4<1>;
L_0xaf2b66ae0 .delay 1 (1,1,1) L_0xaf2b66ae0/d;
L_0xaf2b66b50/d .functor NAND 1, L_0xaf2b69540, L_0xaf2b69680, C4<1>, C4<1>;
L_0xaf2b66b50 .delay 1 (1,1,1) L_0xaf2b66b50/d;
L_0xaf2b66bc0/d .functor NAND 1, L_0xaf2b695e0, L_0xaf2b69680, C4<1>, C4<1>;
L_0xaf2b66bc0 .delay 1 (1,1,1) L_0xaf2b66bc0/d;
L_0xaf2b66c30/d .functor NAND 1, L_0xaf2b66ae0, L_0xaf2b66b50, L_0xaf2b66bc0, C4<1>;
L_0xaf2b66c30 .delay 1 (1,1,1) L_0xaf2b66c30/d;
v0xaf2a17020_0 .net "Cin", 0 0, L_0xaf2b69680;  1 drivers
v0xaf2a170c0_0 .net "Cout", 0 0, L_0xaf2b66c30;  1 drivers
v0xaf2a17160_0 .net "P", 0 0, L_0xaf2b66a00;  1 drivers
v0xaf2a17200_0 .net "S", 0 0, L_0xaf2b66a70;  1 drivers
v0xaf2a172a0_0 .net "a", 0 0, L_0xaf2b69540;  1 drivers
v0xaf2a17340_0 .net "b", 0 0, L_0xaf2b695e0;  1 drivers
v0xaf2a173e0_0 .net "naCin", 0 0, L_0xaf2b66b50;  1 drivers
v0xaf2a17480_0 .net "nab", 0 0, L_0xaf2b66ae0;  1 drivers
v0xaf2a17520_0 .net "nbCin", 0 0, L_0xaf2b66bc0;  1 drivers
S_0xaf2a18000 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a103c0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a18180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a18000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b66ca0/d .functor XOR 1, L_0xaf2b69720, L_0xaf2b697c0, C4<0>, C4<0>;
L_0xaf2b66ca0 .delay 1 (1,1,1) L_0xaf2b66ca0/d;
L_0xaf2b66d10/d .functor XOR 1, L_0xaf2b66ca0, L_0xaf2b69900, C4<0>, C4<0>;
L_0xaf2b66d10 .delay 1 (1,1,1) L_0xaf2b66d10/d;
L_0xaf2b66d80/d .functor NAND 1, L_0xaf2b69720, L_0xaf2b697c0, C4<1>, C4<1>;
L_0xaf2b66d80 .delay 1 (1,1,1) L_0xaf2b66d80/d;
L_0xaf2b66df0/d .functor NAND 1, L_0xaf2b69720, L_0xaf2b69900, C4<1>, C4<1>;
L_0xaf2b66df0 .delay 1 (1,1,1) L_0xaf2b66df0/d;
L_0xaf2b66e60/d .functor NAND 1, L_0xaf2b697c0, L_0xaf2b69900, C4<1>, C4<1>;
L_0xaf2b66e60 .delay 1 (1,1,1) L_0xaf2b66e60/d;
L_0xaf2b66ed0/d .functor NAND 1, L_0xaf2b66d80, L_0xaf2b66df0, L_0xaf2b66e60, C4<1>;
L_0xaf2b66ed0 .delay 1 (1,1,1) L_0xaf2b66ed0/d;
v0xaf2a175c0_0 .net "Cin", 0 0, L_0xaf2b69900;  1 drivers
v0xaf2a17660_0 .net "Cout", 0 0, L_0xaf2b66ed0;  1 drivers
v0xaf2a17700_0 .net "P", 0 0, L_0xaf2b66ca0;  1 drivers
v0xaf2a177a0_0 .net "S", 0 0, L_0xaf2b66d10;  1 drivers
v0xaf2a17840_0 .net "a", 0 0, L_0xaf2b69720;  1 drivers
v0xaf2a178e0_0 .net "b", 0 0, L_0xaf2b697c0;  1 drivers
v0xaf2a17980_0 .net "naCin", 0 0, L_0xaf2b66df0;  1 drivers
v0xaf2a17a20_0 .net "nab", 0 0, L_0xaf2b66d80;  1 drivers
v0xaf2a17ac0_0 .net "nbCin", 0 0, L_0xaf2b66e60;  1 drivers
S_0xaf2a18300 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10400 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a18480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a18300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28655c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b66f40/d .functor XOR 1, L_0xaf2b699a0, L_0xaf2b69a40, C4<0>, C4<0>;
L_0xaf2b66f40 .delay 1 (1,1,1) L_0xaf2b66f40/d;
L_0xaf2b66fb0/d .functor XOR 1, L_0xaf2b66f40, L_0xaf2b69ae0, C4<0>, C4<0>;
L_0xaf2b66fb0 .delay 1 (1,1,1) L_0xaf2b66fb0/d;
L_0xaf2b67020/d .functor NAND 1, L_0xaf2b699a0, L_0xaf2b69a40, C4<1>, C4<1>;
L_0xaf2b67020 .delay 1 (1,1,1) L_0xaf2b67020/d;
L_0xaf2b67090/d .functor NAND 1, L_0xaf2b699a0, L_0xaf2b69ae0, C4<1>, C4<1>;
L_0xaf2b67090 .delay 1 (1,1,1) L_0xaf2b67090/d;
L_0xaf2b67100/d .functor NAND 1, L_0xaf2b69a40, L_0xaf2b69ae0, C4<1>, C4<1>;
L_0xaf2b67100 .delay 1 (1,1,1) L_0xaf2b67100/d;
L_0xaf2b67170/d .functor NAND 1, L_0xaf2b67020, L_0xaf2b67090, L_0xaf2b67100, C4<1>;
L_0xaf2b67170 .delay 1 (1,1,1) L_0xaf2b67170/d;
v0xaf2a17b60_0 .net "Cin", 0 0, L_0xaf2b69ae0;  1 drivers
v0xaf2a17c00_0 .net "Cout", 0 0, L_0xaf2b67170;  1 drivers
v0xaf2a17ca0_0 .net "P", 0 0, L_0xaf2b66f40;  1 drivers
v0xaf2a17d40_0 .net "S", 0 0, L_0xaf2b66fb0;  1 drivers
v0xaf2a17de0_0 .net "a", 0 0, L_0xaf2b699a0;  1 drivers
v0xaf2a17e80_0 .net "b", 0 0, L_0xaf2b69a40;  1 drivers
v0xaf2a17f20_0 .net "naCin", 0 0, L_0xaf2b67090;  1 drivers
v0xaf2a1c000_0 .net "nab", 0 0, L_0xaf2b67020;  1 drivers
v0xaf2a1c0a0_0 .net "nbCin", 0 0, L_0xaf2b67100;  1 drivers
S_0xaf2a18600 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a06e80;
 .timescale -9 -9;
P_0xaf2a10440 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a18780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a18600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b671e0/d .functor XOR 1, L_0xaf2b69860, L_0xaf2b69b80, C4<0>, C4<0>;
L_0xaf2b671e0 .delay 1 (1,1,1) L_0xaf2b671e0/d;
L_0xaf2b67250/d .functor XOR 1, L_0xaf2b671e0, L_0xaf2b69c20, C4<0>, C4<0>;
L_0xaf2b67250 .delay 1 (1,1,1) L_0xaf2b67250/d;
L_0xaf2b672c0/d .functor NAND 1, L_0xaf2b69860, L_0xaf2b69b80, C4<1>, C4<1>;
L_0xaf2b672c0 .delay 1 (1,1,1) L_0xaf2b672c0/d;
L_0xaf2b67330/d .functor NAND 1, L_0xaf2b69860, L_0xaf2b69c20, C4<1>, C4<1>;
L_0xaf2b67330 .delay 1 (1,1,1) L_0xaf2b67330/d;
L_0xaf2b673a0/d .functor NAND 1, L_0xaf2b69b80, L_0xaf2b69c20, C4<1>, C4<1>;
L_0xaf2b673a0 .delay 1 (1,1,1) L_0xaf2b673a0/d;
L_0xaf2b67410/d .functor NAND 1, L_0xaf2b672c0, L_0xaf2b67330, L_0xaf2b673a0, C4<1>;
L_0xaf2b67410 .delay 1 (1,1,1) L_0xaf2b67410/d;
v0xaf2a1c140_0 .net "Cin", 0 0, L_0xaf2b69c20;  1 drivers
v0xaf2a1c1e0_0 .net "Cout", 0 0, L_0xaf2b67410;  1 drivers
v0xaf2a1c280_0 .net "P", 0 0, L_0xaf2b671e0;  1 drivers
v0xaf2a1c320_0 .net "S", 0 0, L_0xaf2b67250;  1 drivers
v0xaf2a1c3c0_0 .net "a", 0 0, L_0xaf2b69860;  1 drivers
v0xaf2a1c460_0 .net "b", 0 0, L_0xaf2b69b80;  1 drivers
v0xaf2a1c500_0 .net "naCin", 0 0, L_0xaf2b67330;  1 drivers
v0xaf2a1c5a0_0 .net "nab", 0 0, L_0xaf2b672c0;  1 drivers
v0xaf2a1c640_0 .net "nbCin", 0 0, L_0xaf2b673a0;  1 drivers
S_0xaf2a18900 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a06e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b67480/d .functor XOR 1, L_0xaf2b69cc0, L_0xaf2b69d60, C4<0>, C4<0>;
L_0xaf2b67480 .delay 1 (1,1,1) L_0xaf2b67480/d;
L_0xaf2b674f0/d .functor XOR 1, L_0xaf2b67480, v0xaf2a1d220_0, C4<0>, C4<0>;
L_0xaf2b674f0 .delay 1 (1,1,1) L_0xaf2b674f0/d;
L_0xaf2b67560/d .functor NAND 1, L_0xaf2b69cc0, L_0xaf2b69d60, C4<1>, C4<1>;
L_0xaf2b67560 .delay 1 (1,1,1) L_0xaf2b67560/d;
L_0xaf2b675d0/d .functor NAND 1, L_0xaf2b69cc0, v0xaf2a1d220_0, C4<1>, C4<1>;
L_0xaf2b675d0 .delay 1 (1,1,1) L_0xaf2b675d0/d;
L_0xaf2b67640/d .functor NAND 1, L_0xaf2b69d60, v0xaf2a1d220_0, C4<1>, C4<1>;
L_0xaf2b67640 .delay 1 (1,1,1) L_0xaf2b67640/d;
L_0xaf2b676b0/d .functor NAND 1, L_0xaf2b67560, L_0xaf2b675d0, L_0xaf2b67640, C4<1>;
L_0xaf2b676b0 .delay 1 (1,1,1) L_0xaf2b676b0/d;
v0xaf2a1c6e0_0 .net "Cin", 0 0, v0xaf2a1d220_0;  alias, 1 drivers
v0xaf2a1c780_0 .net "Cout", 0 0, L_0xaf2b676b0;  1 drivers
v0xaf2a1c820_0 .net "P", 0 0, L_0xaf2b67480;  1 drivers
v0xaf2a1c8c0_0 .net "S", 0 0, L_0xaf2b674f0;  1 drivers
v0xaf2a1c960_0 .net "a", 0 0, L_0xaf2b69cc0;  1 drivers
v0xaf2a1ca00_0 .net "b", 0 0, L_0xaf2b69d60;  1 drivers
v0xaf2a1caa0_0 .net "naCin", 0 0, L_0xaf2b675d0;  1 drivers
v0xaf2a1cb40_0 .net "nab", 0 0, L_0xaf2b67560;  1 drivers
v0xaf2a1cbe0_0 .net "nbCin", 0 0, L_0xaf2b67640;  1 drivers
S_0xaf2a18a80 .scope generate, "WIDTH_TEST[10]" "WIDTH_TEST[10]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a10480 .param/l "w" 1 3 21, +C4<01010>;
v0xaf2a21220_0 .var "A", 9 0;
v0xaf2a212c0_0 .var "B", 9 0;
v0xaf2a21360_0 .var "Cin", 0 0;
v0xaf2a21400_0 .net "Cout", 0 0, L_0xaf2b6b0c0;  1 drivers
v0xaf2a214a0_0 .net "P", 9 0, L_0xaf3160fa0;  1 drivers
v0xaf2a21540_0 .net "S", 9 0, L_0xaf3161040;  1 drivers
v0xaf2a215e0_0 .var "expected_sum", 10 0;
S_0xaf2a18c00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a18a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "A";
    .port_info 1 /INPUT 10 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 10 "P";
    .port_info 5 /OUTPUT 10 "S";
P_0xaf2a104c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000001010>;
v0xaf2a20dc0_0 .net "A", 9 0, v0xaf2a21220_0;  1 drivers
v0xaf2a20e60_0 .net "B", 9 0, v0xaf2a212c0_0;  1 drivers
v0xaf2a20f00_0 .net "C", 9 0, L_0xaf3160f00;  1 drivers
v0xaf2a20fa0_0 .net "Cin", 0 0, v0xaf2a21360_0;  1 drivers
v0xaf2a21040_0 .net "Cout", 0 0, L_0xaf2b6b0c0;  alias, 1 drivers
v0xaf2a210e0_0 .net "P", 9 0, L_0xaf3160fa0;  alias, 1 drivers
v0xaf2a21180_0 .net "S", 9 0, L_0xaf3161040;  alias, 1 drivers
L_0xaf2b69ea0 .part v0xaf2a21220_0, 1, 1;
L_0xaf2b69f40 .part v0xaf2a212c0_0, 1, 1;
L_0xaf2b69fe0 .part L_0xaf3160f00, 0, 1;
L_0xaf2b6a080 .part v0xaf2a21220_0, 2, 1;
L_0xaf2b6a120 .part v0xaf2a212c0_0, 2, 1;
L_0xaf2b6a1c0 .part L_0xaf3160f00, 1, 1;
L_0xaf2b6a260 .part v0xaf2a21220_0, 3, 1;
L_0xaf2b6a300 .part v0xaf2a212c0_0, 3, 1;
L_0xaf2b6a3a0 .part L_0xaf3160f00, 2, 1;
L_0xaf2b6a440 .part v0xaf2a21220_0, 4, 1;
L_0xaf2b6a4e0 .part v0xaf2a212c0_0, 4, 1;
L_0xaf2b6a580 .part L_0xaf3160f00, 3, 1;
L_0xaf2b6a620 .part v0xaf2a21220_0, 5, 1;
L_0xaf2b6a6c0 .part v0xaf2a212c0_0, 5, 1;
L_0xaf2b6a760 .part L_0xaf3160f00, 4, 1;
L_0xaf2b6a800 .part v0xaf2a21220_0, 6, 1;
L_0xaf2b6a8a0 .part v0xaf2a212c0_0, 6, 1;
L_0xaf2b6a9e0 .part L_0xaf3160f00, 5, 1;
L_0xaf2b6aa80 .part v0xaf2a21220_0, 7, 1;
L_0xaf2b6ab20 .part v0xaf2a212c0_0, 7, 1;
L_0xaf2b6abc0 .part L_0xaf3160f00, 6, 1;
L_0xaf2b6a940 .part v0xaf2a21220_0, 8, 1;
L_0xaf2b6ac60 .part v0xaf2a212c0_0, 8, 1;
L_0xaf2b6ad00 .part L_0xaf3160f00, 7, 1;
L_0xaf2b6ada0 .part v0xaf2a21220_0, 9, 1;
L_0xaf2b6ae40 .part v0xaf2a212c0_0, 9, 1;
L_0xaf2b6aee0 .part L_0xaf3160f00, 8, 1;
L_0xaf2b6af80 .part v0xaf2a21220_0, 0, 1;
L_0xaf2b6b020 .part v0xaf2a212c0_0, 0, 1;
LS_0xaf3160f00_0_0 .concat8 [ 1 1 1 1], L_0xaf2b75110, L_0xaf2b67950, L_0xaf2b67bf0, L_0xaf2b67e90;
LS_0xaf3160f00_0_4 .concat8 [ 1 1 1 1], L_0xaf2b74150, L_0xaf2b743f0, L_0xaf2b74690, L_0xaf2b74930;
LS_0xaf3160f00_0_8 .concat8 [ 1 1 0 0], L_0xaf2b74bd0, L_0xaf2b74e70;
L_0xaf3160f00 .concat8 [ 4 4 2 0], LS_0xaf3160f00_0_0, LS_0xaf3160f00_0_4, LS_0xaf3160f00_0_8;
LS_0xaf3160fa0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b74ee0, L_0xaf2b67720, L_0xaf2b679c0, L_0xaf2b67c60;
LS_0xaf3160fa0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b67f00, L_0xaf2b741c0, L_0xaf2b74460, L_0xaf2b74700;
LS_0xaf3160fa0_0_8 .concat8 [ 1 1 0 0], L_0xaf2b749a0, L_0xaf2b74c40;
L_0xaf3160fa0 .concat8 [ 4 4 2 0], LS_0xaf3160fa0_0_0, LS_0xaf3160fa0_0_4, LS_0xaf3160fa0_0_8;
LS_0xaf3161040_0_0 .concat8 [ 1 1 1 1], L_0xaf2b74f50, L_0xaf2b67790, L_0xaf2b67a30, L_0xaf2b67cd0;
LS_0xaf3161040_0_4 .concat8 [ 1 1 1 1], L_0xaf2b67f70, L_0xaf2b74230, L_0xaf2b744d0, L_0xaf2b74770;
LS_0xaf3161040_0_8 .concat8 [ 1 1 0 0], L_0xaf2b74a10, L_0xaf2b74cb0;
L_0xaf3161040 .concat8 [ 4 4 2 0], LS_0xaf3161040_0_0, LS_0xaf3161040_0_4, LS_0xaf3161040_0_8;
L_0xaf2b6b0c0 .part L_0xaf3160f00, 9, 1;
S_0xaf2a18d80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10500 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a18f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a18d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28657c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b67720/d .functor XOR 1, L_0xaf2b69ea0, L_0xaf2b69f40, C4<0>, C4<0>;
L_0xaf2b67720 .delay 1 (1,1,1) L_0xaf2b67720/d;
L_0xaf2b67790/d .functor XOR 1, L_0xaf2b67720, L_0xaf2b69fe0, C4<0>, C4<0>;
L_0xaf2b67790 .delay 1 (1,1,1) L_0xaf2b67790/d;
L_0xaf2b67800/d .functor NAND 1, L_0xaf2b69ea0, L_0xaf2b69f40, C4<1>, C4<1>;
L_0xaf2b67800 .delay 1 (1,1,1) L_0xaf2b67800/d;
L_0xaf2b67870/d .functor NAND 1, L_0xaf2b69ea0, L_0xaf2b69fe0, C4<1>, C4<1>;
L_0xaf2b67870 .delay 1 (1,1,1) L_0xaf2b67870/d;
L_0xaf2b678e0/d .functor NAND 1, L_0xaf2b69f40, L_0xaf2b69fe0, C4<1>, C4<1>;
L_0xaf2b678e0 .delay 1 (1,1,1) L_0xaf2b678e0/d;
L_0xaf2b67950/d .functor NAND 1, L_0xaf2b67800, L_0xaf2b67870, L_0xaf2b678e0, C4<1>;
L_0xaf2b67950 .delay 1 (1,1,1) L_0xaf2b67950/d;
v0xaf2a1d540_0 .net "Cin", 0 0, L_0xaf2b69fe0;  1 drivers
v0xaf2a1d5e0_0 .net "Cout", 0 0, L_0xaf2b67950;  1 drivers
v0xaf2a1d680_0 .net "P", 0 0, L_0xaf2b67720;  1 drivers
v0xaf2a1d720_0 .net "S", 0 0, L_0xaf2b67790;  1 drivers
v0xaf2a1d7c0_0 .net "a", 0 0, L_0xaf2b69ea0;  1 drivers
v0xaf2a1d860_0 .net "b", 0 0, L_0xaf2b69f40;  1 drivers
v0xaf2a1d900_0 .net "naCin", 0 0, L_0xaf2b67870;  1 drivers
v0xaf2a1d9a0_0 .net "nab", 0 0, L_0xaf2b67800;  1 drivers
v0xaf2a1da40_0 .net "nbCin", 0 0, L_0xaf2b678e0;  1 drivers
S_0xaf2a19080 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10540 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a19200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b679c0/d .functor XOR 1, L_0xaf2b6a080, L_0xaf2b6a120, C4<0>, C4<0>;
L_0xaf2b679c0 .delay 1 (1,1,1) L_0xaf2b679c0/d;
L_0xaf2b67a30/d .functor XOR 1, L_0xaf2b679c0, L_0xaf2b6a1c0, C4<0>, C4<0>;
L_0xaf2b67a30 .delay 1 (1,1,1) L_0xaf2b67a30/d;
L_0xaf2b67aa0/d .functor NAND 1, L_0xaf2b6a080, L_0xaf2b6a120, C4<1>, C4<1>;
L_0xaf2b67aa0 .delay 1 (1,1,1) L_0xaf2b67aa0/d;
L_0xaf2b67b10/d .functor NAND 1, L_0xaf2b6a080, L_0xaf2b6a1c0, C4<1>, C4<1>;
L_0xaf2b67b10 .delay 1 (1,1,1) L_0xaf2b67b10/d;
L_0xaf2b67b80/d .functor NAND 1, L_0xaf2b6a120, L_0xaf2b6a1c0, C4<1>, C4<1>;
L_0xaf2b67b80 .delay 1 (1,1,1) L_0xaf2b67b80/d;
L_0xaf2b67bf0/d .functor NAND 1, L_0xaf2b67aa0, L_0xaf2b67b10, L_0xaf2b67b80, C4<1>;
L_0xaf2b67bf0 .delay 1 (1,1,1) L_0xaf2b67bf0/d;
v0xaf2a1dae0_0 .net "Cin", 0 0, L_0xaf2b6a1c0;  1 drivers
v0xaf2a1db80_0 .net "Cout", 0 0, L_0xaf2b67bf0;  1 drivers
v0xaf2a1dc20_0 .net "P", 0 0, L_0xaf2b679c0;  1 drivers
v0xaf2a1dcc0_0 .net "S", 0 0, L_0xaf2b67a30;  1 drivers
v0xaf2a1dd60_0 .net "a", 0 0, L_0xaf2b6a080;  1 drivers
v0xaf2a1de00_0 .net "b", 0 0, L_0xaf2b6a120;  1 drivers
v0xaf2a1dea0_0 .net "naCin", 0 0, L_0xaf2b67b10;  1 drivers
v0xaf2a1df40_0 .net "nab", 0 0, L_0xaf2b67aa0;  1 drivers
v0xaf2a1dfe0_0 .net "nbCin", 0 0, L_0xaf2b67b80;  1 drivers
S_0xaf2a19380 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10580 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a19500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28658c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b67c60/d .functor XOR 1, L_0xaf2b6a260, L_0xaf2b6a300, C4<0>, C4<0>;
L_0xaf2b67c60 .delay 1 (1,1,1) L_0xaf2b67c60/d;
L_0xaf2b67cd0/d .functor XOR 1, L_0xaf2b67c60, L_0xaf2b6a3a0, C4<0>, C4<0>;
L_0xaf2b67cd0 .delay 1 (1,1,1) L_0xaf2b67cd0/d;
L_0xaf2b67d40/d .functor NAND 1, L_0xaf2b6a260, L_0xaf2b6a300, C4<1>, C4<1>;
L_0xaf2b67d40 .delay 1 (1,1,1) L_0xaf2b67d40/d;
L_0xaf2b67db0/d .functor NAND 1, L_0xaf2b6a260, L_0xaf2b6a3a0, C4<1>, C4<1>;
L_0xaf2b67db0 .delay 1 (1,1,1) L_0xaf2b67db0/d;
L_0xaf2b67e20/d .functor NAND 1, L_0xaf2b6a300, L_0xaf2b6a3a0, C4<1>, C4<1>;
L_0xaf2b67e20 .delay 1 (1,1,1) L_0xaf2b67e20/d;
L_0xaf2b67e90/d .functor NAND 1, L_0xaf2b67d40, L_0xaf2b67db0, L_0xaf2b67e20, C4<1>;
L_0xaf2b67e90 .delay 1 (1,1,1) L_0xaf2b67e90/d;
v0xaf2a1e080_0 .net "Cin", 0 0, L_0xaf2b6a3a0;  1 drivers
v0xaf2a1e120_0 .net "Cout", 0 0, L_0xaf2b67e90;  1 drivers
v0xaf2a1e1c0_0 .net "P", 0 0, L_0xaf2b67c60;  1 drivers
v0xaf2a1e260_0 .net "S", 0 0, L_0xaf2b67cd0;  1 drivers
v0xaf2a1e300_0 .net "a", 0 0, L_0xaf2b6a260;  1 drivers
v0xaf2a1e3a0_0 .net "b", 0 0, L_0xaf2b6a300;  1 drivers
v0xaf2a1e440_0 .net "naCin", 0 0, L_0xaf2b67db0;  1 drivers
v0xaf2a1e4e0_0 .net "nab", 0 0, L_0xaf2b67d40;  1 drivers
v0xaf2a1e580_0 .net "nbCin", 0 0, L_0xaf2b67e20;  1 drivers
S_0xaf2a19680 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a105c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a19800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b67f00/d .functor XOR 1, L_0xaf2b6a440, L_0xaf2b6a4e0, C4<0>, C4<0>;
L_0xaf2b67f00 .delay 1 (1,1,1) L_0xaf2b67f00/d;
L_0xaf2b67f70/d .functor XOR 1, L_0xaf2b67f00, L_0xaf2b6a580, C4<0>, C4<0>;
L_0xaf2b67f70 .delay 1 (1,1,1) L_0xaf2b67f70/d;
L_0xaf2b74000/d .functor NAND 1, L_0xaf2b6a440, L_0xaf2b6a4e0, C4<1>, C4<1>;
L_0xaf2b74000 .delay 1 (1,1,1) L_0xaf2b74000/d;
L_0xaf2b74070/d .functor NAND 1, L_0xaf2b6a440, L_0xaf2b6a580, C4<1>, C4<1>;
L_0xaf2b74070 .delay 1 (1,1,1) L_0xaf2b74070/d;
L_0xaf2b740e0/d .functor NAND 1, L_0xaf2b6a4e0, L_0xaf2b6a580, C4<1>, C4<1>;
L_0xaf2b740e0 .delay 1 (1,1,1) L_0xaf2b740e0/d;
L_0xaf2b74150/d .functor NAND 1, L_0xaf2b74000, L_0xaf2b74070, L_0xaf2b740e0, C4<1>;
L_0xaf2b74150 .delay 1 (1,1,1) L_0xaf2b74150/d;
v0xaf2a1e620_0 .net "Cin", 0 0, L_0xaf2b6a580;  1 drivers
v0xaf2a1e6c0_0 .net "Cout", 0 0, L_0xaf2b74150;  1 drivers
v0xaf2a1e760_0 .net "P", 0 0, L_0xaf2b67f00;  1 drivers
v0xaf2a1e800_0 .net "S", 0 0, L_0xaf2b67f70;  1 drivers
v0xaf2a1e8a0_0 .net "a", 0 0, L_0xaf2b6a440;  1 drivers
v0xaf2a1e940_0 .net "b", 0 0, L_0xaf2b6a4e0;  1 drivers
v0xaf2a1e9e0_0 .net "naCin", 0 0, L_0xaf2b74070;  1 drivers
v0xaf2a1ea80_0 .net "nab", 0 0, L_0xaf2b74000;  1 drivers
v0xaf2a1eb20_0 .net "nbCin", 0 0, L_0xaf2b740e0;  1 drivers
S_0xaf2a19980 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10640 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a19b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28659c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b741c0/d .functor XOR 1, L_0xaf2b6a620, L_0xaf2b6a6c0, C4<0>, C4<0>;
L_0xaf2b741c0 .delay 1 (1,1,1) L_0xaf2b741c0/d;
L_0xaf2b74230/d .functor XOR 1, L_0xaf2b741c0, L_0xaf2b6a760, C4<0>, C4<0>;
L_0xaf2b74230 .delay 1 (1,1,1) L_0xaf2b74230/d;
L_0xaf2b742a0/d .functor NAND 1, L_0xaf2b6a620, L_0xaf2b6a6c0, C4<1>, C4<1>;
L_0xaf2b742a0 .delay 1 (1,1,1) L_0xaf2b742a0/d;
L_0xaf2b74310/d .functor NAND 1, L_0xaf2b6a620, L_0xaf2b6a760, C4<1>, C4<1>;
L_0xaf2b74310 .delay 1 (1,1,1) L_0xaf2b74310/d;
L_0xaf2b74380/d .functor NAND 1, L_0xaf2b6a6c0, L_0xaf2b6a760, C4<1>, C4<1>;
L_0xaf2b74380 .delay 1 (1,1,1) L_0xaf2b74380/d;
L_0xaf2b743f0/d .functor NAND 1, L_0xaf2b742a0, L_0xaf2b74310, L_0xaf2b74380, C4<1>;
L_0xaf2b743f0 .delay 1 (1,1,1) L_0xaf2b743f0/d;
v0xaf2a1ebc0_0 .net "Cin", 0 0, L_0xaf2b6a760;  1 drivers
v0xaf2a1ec60_0 .net "Cout", 0 0, L_0xaf2b743f0;  1 drivers
v0xaf2a1ed00_0 .net "P", 0 0, L_0xaf2b741c0;  1 drivers
v0xaf2a1eda0_0 .net "S", 0 0, L_0xaf2b74230;  1 drivers
v0xaf2a1ee40_0 .net "a", 0 0, L_0xaf2b6a620;  1 drivers
v0xaf2a1eee0_0 .net "b", 0 0, L_0xaf2b6a6c0;  1 drivers
v0xaf2a1ef80_0 .net "naCin", 0 0, L_0xaf2b74310;  1 drivers
v0xaf2a1f020_0 .net "nab", 0 0, L_0xaf2b742a0;  1 drivers
v0xaf2a1f0c0_0 .net "nbCin", 0 0, L_0xaf2b74380;  1 drivers
S_0xaf2a19c80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10680 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a19e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b74460/d .functor XOR 1, L_0xaf2b6a800, L_0xaf2b6a8a0, C4<0>, C4<0>;
L_0xaf2b74460 .delay 1 (1,1,1) L_0xaf2b74460/d;
L_0xaf2b744d0/d .functor XOR 1, L_0xaf2b74460, L_0xaf2b6a9e0, C4<0>, C4<0>;
L_0xaf2b744d0 .delay 1 (1,1,1) L_0xaf2b744d0/d;
L_0xaf2b74540/d .functor NAND 1, L_0xaf2b6a800, L_0xaf2b6a8a0, C4<1>, C4<1>;
L_0xaf2b74540 .delay 1 (1,1,1) L_0xaf2b74540/d;
L_0xaf2b745b0/d .functor NAND 1, L_0xaf2b6a800, L_0xaf2b6a9e0, C4<1>, C4<1>;
L_0xaf2b745b0 .delay 1 (1,1,1) L_0xaf2b745b0/d;
L_0xaf2b74620/d .functor NAND 1, L_0xaf2b6a8a0, L_0xaf2b6a9e0, C4<1>, C4<1>;
L_0xaf2b74620 .delay 1 (1,1,1) L_0xaf2b74620/d;
L_0xaf2b74690/d .functor NAND 1, L_0xaf2b74540, L_0xaf2b745b0, L_0xaf2b74620, C4<1>;
L_0xaf2b74690 .delay 1 (1,1,1) L_0xaf2b74690/d;
v0xaf2a1f160_0 .net "Cin", 0 0, L_0xaf2b6a9e0;  1 drivers
v0xaf2a1f200_0 .net "Cout", 0 0, L_0xaf2b74690;  1 drivers
v0xaf2a1f2a0_0 .net "P", 0 0, L_0xaf2b74460;  1 drivers
v0xaf2a1f340_0 .net "S", 0 0, L_0xaf2b744d0;  1 drivers
v0xaf2a1f3e0_0 .net "a", 0 0, L_0xaf2b6a800;  1 drivers
v0xaf2a1f480_0 .net "b", 0 0, L_0xaf2b6a8a0;  1 drivers
v0xaf2a1f520_0 .net "naCin", 0 0, L_0xaf2b745b0;  1 drivers
v0xaf2a1f5c0_0 .net "nab", 0 0, L_0xaf2b74540;  1 drivers
v0xaf2a1f660_0 .net "nbCin", 0 0, L_0xaf2b74620;  1 drivers
S_0xaf2a19f80 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a106c0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a1a100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a19f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b74700/d .functor XOR 1, L_0xaf2b6aa80, L_0xaf2b6ab20, C4<0>, C4<0>;
L_0xaf2b74700 .delay 1 (1,1,1) L_0xaf2b74700/d;
L_0xaf2b74770/d .functor XOR 1, L_0xaf2b74700, L_0xaf2b6abc0, C4<0>, C4<0>;
L_0xaf2b74770 .delay 1 (1,1,1) L_0xaf2b74770/d;
L_0xaf2b747e0/d .functor NAND 1, L_0xaf2b6aa80, L_0xaf2b6ab20, C4<1>, C4<1>;
L_0xaf2b747e0 .delay 1 (1,1,1) L_0xaf2b747e0/d;
L_0xaf2b74850/d .functor NAND 1, L_0xaf2b6aa80, L_0xaf2b6abc0, C4<1>, C4<1>;
L_0xaf2b74850 .delay 1 (1,1,1) L_0xaf2b74850/d;
L_0xaf2b748c0/d .functor NAND 1, L_0xaf2b6ab20, L_0xaf2b6abc0, C4<1>, C4<1>;
L_0xaf2b748c0 .delay 1 (1,1,1) L_0xaf2b748c0/d;
L_0xaf2b74930/d .functor NAND 1, L_0xaf2b747e0, L_0xaf2b74850, L_0xaf2b748c0, C4<1>;
L_0xaf2b74930 .delay 1 (1,1,1) L_0xaf2b74930/d;
v0xaf2a1f700_0 .net "Cin", 0 0, L_0xaf2b6abc0;  1 drivers
v0xaf2a1f7a0_0 .net "Cout", 0 0, L_0xaf2b74930;  1 drivers
v0xaf2a1f840_0 .net "P", 0 0, L_0xaf2b74700;  1 drivers
v0xaf2a1f8e0_0 .net "S", 0 0, L_0xaf2b74770;  1 drivers
v0xaf2a1f980_0 .net "a", 0 0, L_0xaf2b6aa80;  1 drivers
v0xaf2a1fa20_0 .net "b", 0 0, L_0xaf2b6ab20;  1 drivers
v0xaf2a1fac0_0 .net "naCin", 0 0, L_0xaf2b74850;  1 drivers
v0xaf2a1fb60_0 .net "nab", 0 0, L_0xaf2b747e0;  1 drivers
v0xaf2a1fc00_0 .net "nbCin", 0 0, L_0xaf2b748c0;  1 drivers
S_0xaf2a1a280 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10700 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a1a400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1a280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b749a0/d .functor XOR 1, L_0xaf2b6a940, L_0xaf2b6ac60, C4<0>, C4<0>;
L_0xaf2b749a0 .delay 1 (1,1,1) L_0xaf2b749a0/d;
L_0xaf2b74a10/d .functor XOR 1, L_0xaf2b749a0, L_0xaf2b6ad00, C4<0>, C4<0>;
L_0xaf2b74a10 .delay 1 (1,1,1) L_0xaf2b74a10/d;
L_0xaf2b74a80/d .functor NAND 1, L_0xaf2b6a940, L_0xaf2b6ac60, C4<1>, C4<1>;
L_0xaf2b74a80 .delay 1 (1,1,1) L_0xaf2b74a80/d;
L_0xaf2b74af0/d .functor NAND 1, L_0xaf2b6a940, L_0xaf2b6ad00, C4<1>, C4<1>;
L_0xaf2b74af0 .delay 1 (1,1,1) L_0xaf2b74af0/d;
L_0xaf2b74b60/d .functor NAND 1, L_0xaf2b6ac60, L_0xaf2b6ad00, C4<1>, C4<1>;
L_0xaf2b74b60 .delay 1 (1,1,1) L_0xaf2b74b60/d;
L_0xaf2b74bd0/d .functor NAND 1, L_0xaf2b74a80, L_0xaf2b74af0, L_0xaf2b74b60, C4<1>;
L_0xaf2b74bd0 .delay 1 (1,1,1) L_0xaf2b74bd0/d;
v0xaf2a1fca0_0 .net "Cin", 0 0, L_0xaf2b6ad00;  1 drivers
v0xaf2a1fd40_0 .net "Cout", 0 0, L_0xaf2b74bd0;  1 drivers
v0xaf2a1fde0_0 .net "P", 0 0, L_0xaf2b749a0;  1 drivers
v0xaf2a1fe80_0 .net "S", 0 0, L_0xaf2b74a10;  1 drivers
v0xaf2a1ff20_0 .net "a", 0 0, L_0xaf2b6a940;  1 drivers
v0xaf2a20000_0 .net "b", 0 0, L_0xaf2b6ac60;  1 drivers
v0xaf2a200a0_0 .net "naCin", 0 0, L_0xaf2b74af0;  1 drivers
v0xaf2a20140_0 .net "nab", 0 0, L_0xaf2b74a80;  1 drivers
v0xaf2a201e0_0 .net "nbCin", 0 0, L_0xaf2b74b60;  1 drivers
S_0xaf2a1a580 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a18c00;
 .timescale -9 -9;
P_0xaf2a10600 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a1a700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1a580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b74c40/d .functor XOR 1, L_0xaf2b6ada0, L_0xaf2b6ae40, C4<0>, C4<0>;
L_0xaf2b74c40 .delay 1 (1,1,1) L_0xaf2b74c40/d;
L_0xaf2b74cb0/d .functor XOR 1, L_0xaf2b74c40, L_0xaf2b6aee0, C4<0>, C4<0>;
L_0xaf2b74cb0 .delay 1 (1,1,1) L_0xaf2b74cb0/d;
L_0xaf2b74d20/d .functor NAND 1, L_0xaf2b6ada0, L_0xaf2b6ae40, C4<1>, C4<1>;
L_0xaf2b74d20 .delay 1 (1,1,1) L_0xaf2b74d20/d;
L_0xaf2b74d90/d .functor NAND 1, L_0xaf2b6ada0, L_0xaf2b6aee0, C4<1>, C4<1>;
L_0xaf2b74d90 .delay 1 (1,1,1) L_0xaf2b74d90/d;
L_0xaf2b74e00/d .functor NAND 1, L_0xaf2b6ae40, L_0xaf2b6aee0, C4<1>, C4<1>;
L_0xaf2b74e00 .delay 1 (1,1,1) L_0xaf2b74e00/d;
L_0xaf2b74e70/d .functor NAND 1, L_0xaf2b74d20, L_0xaf2b74d90, L_0xaf2b74e00, C4<1>;
L_0xaf2b74e70 .delay 1 (1,1,1) L_0xaf2b74e70/d;
v0xaf2a20280_0 .net "Cin", 0 0, L_0xaf2b6aee0;  1 drivers
v0xaf2a20320_0 .net "Cout", 0 0, L_0xaf2b74e70;  1 drivers
v0xaf2a203c0_0 .net "P", 0 0, L_0xaf2b74c40;  1 drivers
v0xaf2a20460_0 .net "S", 0 0, L_0xaf2b74cb0;  1 drivers
v0xaf2a20500_0 .net "a", 0 0, L_0xaf2b6ada0;  1 drivers
v0xaf2a205a0_0 .net "b", 0 0, L_0xaf2b6ae40;  1 drivers
v0xaf2a20640_0 .net "naCin", 0 0, L_0xaf2b74d90;  1 drivers
v0xaf2a206e0_0 .net "nab", 0 0, L_0xaf2b74d20;  1 drivers
v0xaf2a20780_0 .net "nbCin", 0 0, L_0xaf2b74e00;  1 drivers
S_0xaf2a1a880 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a18c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b74ee0/d .functor XOR 1, L_0xaf2b6af80, L_0xaf2b6b020, C4<0>, C4<0>;
L_0xaf2b74ee0 .delay 1 (1,1,1) L_0xaf2b74ee0/d;
L_0xaf2b74f50/d .functor XOR 1, L_0xaf2b74ee0, v0xaf2a21360_0, C4<0>, C4<0>;
L_0xaf2b74f50 .delay 1 (1,1,1) L_0xaf2b74f50/d;
L_0xaf2b74fc0/d .functor NAND 1, L_0xaf2b6af80, L_0xaf2b6b020, C4<1>, C4<1>;
L_0xaf2b74fc0 .delay 1 (1,1,1) L_0xaf2b74fc0/d;
L_0xaf2b75030/d .functor NAND 1, L_0xaf2b6af80, v0xaf2a21360_0, C4<1>, C4<1>;
L_0xaf2b75030 .delay 1 (1,1,1) L_0xaf2b75030/d;
L_0xaf2b750a0/d .functor NAND 1, L_0xaf2b6b020, v0xaf2a21360_0, C4<1>, C4<1>;
L_0xaf2b750a0 .delay 1 (1,1,1) L_0xaf2b750a0/d;
L_0xaf2b75110/d .functor NAND 1, L_0xaf2b74fc0, L_0xaf2b75030, L_0xaf2b750a0, C4<1>;
L_0xaf2b75110 .delay 1 (1,1,1) L_0xaf2b75110/d;
v0xaf2a20820_0 .net "Cin", 0 0, v0xaf2a21360_0;  alias, 1 drivers
v0xaf2a208c0_0 .net "Cout", 0 0, L_0xaf2b75110;  1 drivers
v0xaf2a20960_0 .net "P", 0 0, L_0xaf2b74ee0;  1 drivers
v0xaf2a20a00_0 .net "S", 0 0, L_0xaf2b74f50;  1 drivers
v0xaf2a20aa0_0 .net "a", 0 0, L_0xaf2b6af80;  1 drivers
v0xaf2a20b40_0 .net "b", 0 0, L_0xaf2b6b020;  1 drivers
v0xaf2a20be0_0 .net "naCin", 0 0, L_0xaf2b75030;  1 drivers
v0xaf2a20c80_0 .net "nab", 0 0, L_0xaf2b74fc0;  1 drivers
v0xaf2a20d20_0 .net "nbCin", 0 0, L_0xaf2b750a0;  1 drivers
S_0xaf2a1aa00 .scope generate, "WIDTH_TEST[11]" "WIDTH_TEST[11]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a10780 .param/l "w" 1 3 21, +C4<01011>;
v0xaf2a29900_0 .var "A", 10 0;
v0xaf2a299a0_0 .var "B", 10 0;
v0xaf2a29a40_0 .var "Cin", 0 0;
v0xaf2a29ae0_0 .net "Cout", 0 0, L_0xaf2b7c5a0;  1 drivers
v0xaf2a29b80_0 .net "P", 10 0, L_0xaf3161180;  1 drivers
v0xaf2a29c20_0 .net "S", 10 0, L_0xaf3161220;  1 drivers
v0xaf2a29cc0_0 .var "expected_sum", 11 0;
S_0xaf2a1ab80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a1aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 11 "A";
    .port_info 1 /INPUT 11 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 11 "P";
    .port_info 5 /OUTPUT 11 "S";
P_0xaf2a107c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000001011>;
v0xaf2a294a0_0 .net "A", 10 0, v0xaf2a29900_0;  1 drivers
v0xaf2a29540_0 .net "B", 10 0, v0xaf2a299a0_0;  1 drivers
v0xaf2a295e0_0 .net "C", 10 0, L_0xaf31610e0;  1 drivers
v0xaf2a29680_0 .net "Cin", 0 0, v0xaf2a29a40_0;  1 drivers
v0xaf2a29720_0 .net "Cout", 0 0, L_0xaf2b7c5a0;  alias, 1 drivers
v0xaf2a297c0_0 .net "P", 10 0, L_0xaf3161180;  alias, 1 drivers
v0xaf2a29860_0 .net "S", 10 0, L_0xaf3161220;  alias, 1 drivers
L_0xaf2b6b160 .part v0xaf2a29900_0, 1, 1;
L_0xaf2b6b200 .part v0xaf2a299a0_0, 1, 1;
L_0xaf2b6b2a0 .part L_0xaf31610e0, 0, 1;
L_0xaf2b6b340 .part v0xaf2a29900_0, 2, 1;
L_0xaf2b6b3e0 .part v0xaf2a299a0_0, 2, 1;
L_0xaf2b6b480 .part L_0xaf31610e0, 1, 1;
L_0xaf2b6b520 .part v0xaf2a29900_0, 3, 1;
L_0xaf2b6b5c0 .part v0xaf2a299a0_0, 3, 1;
L_0xaf2b6b660 .part L_0xaf31610e0, 2, 1;
L_0xaf2b6b700 .part v0xaf2a29900_0, 4, 1;
L_0xaf2b6b7a0 .part v0xaf2a299a0_0, 4, 1;
L_0xaf2b6b840 .part L_0xaf31610e0, 3, 1;
L_0xaf2b6b8e0 .part v0xaf2a29900_0, 5, 1;
L_0xaf2b6b980 .part v0xaf2a299a0_0, 5, 1;
L_0xaf2b6ba20 .part L_0xaf31610e0, 4, 1;
L_0xaf2b6bac0 .part v0xaf2a29900_0, 6, 1;
L_0xaf2b6bb60 .part v0xaf2a299a0_0, 6, 1;
L_0xaf2b6bca0 .part L_0xaf31610e0, 5, 1;
L_0xaf2b6bd40 .part v0xaf2a29900_0, 7, 1;
L_0xaf2b6bde0 .part v0xaf2a299a0_0, 7, 1;
L_0xaf2b6be80 .part L_0xaf31610e0, 6, 1;
L_0xaf2b6bc00 .part v0xaf2a29900_0, 8, 1;
L_0xaf2b6bf20 .part v0xaf2a299a0_0, 8, 1;
L_0xaf2b7c000 .part L_0xaf31610e0, 7, 1;
L_0xaf2b7c0a0 .part v0xaf2a29900_0, 9, 1;
L_0xaf2b7c140 .part v0xaf2a299a0_0, 9, 1;
L_0xaf2b7c1e0 .part L_0xaf31610e0, 8, 1;
L_0xaf2b7c280 .part v0xaf2a29900_0, 10, 1;
L_0xaf2b7c320 .part v0xaf2a299a0_0, 10, 1;
L_0xaf2b7c3c0 .part L_0xaf31610e0, 9, 1;
L_0xaf2b7c460 .part v0xaf2a29900_0, 0, 1;
L_0xaf2b7c500 .part v0xaf2a299a0_0, 0, 1;
LS_0xaf31610e0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b76df0, L_0xaf2b753b0, L_0xaf2b75650, L_0xaf2b758f0;
LS_0xaf31610e0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b75b90, L_0xaf2b75e30, L_0xaf2b760d0, L_0xaf2b76370;
LS_0xaf31610e0_0_8 .concat8 [ 1 1 1 0], L_0xaf2b76610, L_0xaf2b768b0, L_0xaf2b76b50;
L_0xaf31610e0 .concat8 [ 4 4 3 0], LS_0xaf31610e0_0_0, LS_0xaf31610e0_0_4, LS_0xaf31610e0_0_8;
LS_0xaf3161180_0_0 .concat8 [ 1 1 1 1], L_0xaf2b76bc0, L_0xaf2b75180, L_0xaf2b75420, L_0xaf2b756c0;
LS_0xaf3161180_0_4 .concat8 [ 1 1 1 1], L_0xaf2b75960, L_0xaf2b75c00, L_0xaf2b75ea0, L_0xaf2b76140;
LS_0xaf3161180_0_8 .concat8 [ 1 1 1 0], L_0xaf2b763e0, L_0xaf2b76680, L_0xaf2b76920;
L_0xaf3161180 .concat8 [ 4 4 3 0], LS_0xaf3161180_0_0, LS_0xaf3161180_0_4, LS_0xaf3161180_0_8;
LS_0xaf3161220_0_0 .concat8 [ 1 1 1 1], L_0xaf2b76c30, L_0xaf2b751f0, L_0xaf2b75490, L_0xaf2b75730;
LS_0xaf3161220_0_4 .concat8 [ 1 1 1 1], L_0xaf2b759d0, L_0xaf2b75c70, L_0xaf2b75f10, L_0xaf2b761b0;
LS_0xaf3161220_0_8 .concat8 [ 1 1 1 0], L_0xaf2b76450, L_0xaf2b766f0, L_0xaf2b76990;
L_0xaf3161220 .concat8 [ 4 4 3 0], LS_0xaf3161220_0_0, LS_0xaf3161220_0_4, LS_0xaf3161220_0_8;
L_0xaf2b7c5a0 .part L_0xaf31610e0, 10, 1;
S_0xaf2a1ad00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10800 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a1ae80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b75180/d .functor XOR 1, L_0xaf2b6b160, L_0xaf2b6b200, C4<0>, C4<0>;
L_0xaf2b75180 .delay 1 (1,1,1) L_0xaf2b75180/d;
L_0xaf2b751f0/d .functor XOR 1, L_0xaf2b75180, L_0xaf2b6b2a0, C4<0>, C4<0>;
L_0xaf2b751f0 .delay 1 (1,1,1) L_0xaf2b751f0/d;
L_0xaf2b75260/d .functor NAND 1, L_0xaf2b6b160, L_0xaf2b6b200, C4<1>, C4<1>;
L_0xaf2b75260 .delay 1 (1,1,1) L_0xaf2b75260/d;
L_0xaf2b752d0/d .functor NAND 1, L_0xaf2b6b160, L_0xaf2b6b2a0, C4<1>, C4<1>;
L_0xaf2b752d0 .delay 1 (1,1,1) L_0xaf2b752d0/d;
L_0xaf2b75340/d .functor NAND 1, L_0xaf2b6b200, L_0xaf2b6b2a0, C4<1>, C4<1>;
L_0xaf2b75340 .delay 1 (1,1,1) L_0xaf2b75340/d;
L_0xaf2b753b0/d .functor NAND 1, L_0xaf2b75260, L_0xaf2b752d0, L_0xaf2b75340, C4<1>;
L_0xaf2b753b0 .delay 1 (1,1,1) L_0xaf2b753b0/d;
v0xaf2a21680_0 .net "Cin", 0 0, L_0xaf2b6b2a0;  1 drivers
v0xaf2a21720_0 .net "Cout", 0 0, L_0xaf2b753b0;  1 drivers
v0xaf2a217c0_0 .net "P", 0 0, L_0xaf2b75180;  1 drivers
v0xaf2a21860_0 .net "S", 0 0, L_0xaf2b751f0;  1 drivers
v0xaf2a21900_0 .net "a", 0 0, L_0xaf2b6b160;  1 drivers
v0xaf2a219a0_0 .net "b", 0 0, L_0xaf2b6b200;  1 drivers
v0xaf2a21a40_0 .net "naCin", 0 0, L_0xaf2b752d0;  1 drivers
v0xaf2a21ae0_0 .net "nab", 0 0, L_0xaf2b75260;  1 drivers
v0xaf2a21b80_0 .net "nbCin", 0 0, L_0xaf2b75340;  1 drivers
S_0xaf2a1b000 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10840 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a1b180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b75420/d .functor XOR 1, L_0xaf2b6b340, L_0xaf2b6b3e0, C4<0>, C4<0>;
L_0xaf2b75420 .delay 1 (1,1,1) L_0xaf2b75420/d;
L_0xaf2b75490/d .functor XOR 1, L_0xaf2b75420, L_0xaf2b6b480, C4<0>, C4<0>;
L_0xaf2b75490 .delay 1 (1,1,1) L_0xaf2b75490/d;
L_0xaf2b75500/d .functor NAND 1, L_0xaf2b6b340, L_0xaf2b6b3e0, C4<1>, C4<1>;
L_0xaf2b75500 .delay 1 (1,1,1) L_0xaf2b75500/d;
L_0xaf2b75570/d .functor NAND 1, L_0xaf2b6b340, L_0xaf2b6b480, C4<1>, C4<1>;
L_0xaf2b75570 .delay 1 (1,1,1) L_0xaf2b75570/d;
L_0xaf2b755e0/d .functor NAND 1, L_0xaf2b6b3e0, L_0xaf2b6b480, C4<1>, C4<1>;
L_0xaf2b755e0 .delay 1 (1,1,1) L_0xaf2b755e0/d;
L_0xaf2b75650/d .functor NAND 1, L_0xaf2b75500, L_0xaf2b75570, L_0xaf2b755e0, C4<1>;
L_0xaf2b75650 .delay 1 (1,1,1) L_0xaf2b75650/d;
v0xaf2a21c20_0 .net "Cin", 0 0, L_0xaf2b6b480;  1 drivers
v0xaf2a21cc0_0 .net "Cout", 0 0, L_0xaf2b75650;  1 drivers
v0xaf2a21d60_0 .net "P", 0 0, L_0xaf2b75420;  1 drivers
v0xaf2a21e00_0 .net "S", 0 0, L_0xaf2b75490;  1 drivers
v0xaf2a21ea0_0 .net "a", 0 0, L_0xaf2b6b340;  1 drivers
v0xaf2a21f40_0 .net "b", 0 0, L_0xaf2b6b3e0;  1 drivers
v0xaf2a21fe0_0 .net "naCin", 0 0, L_0xaf2b75570;  1 drivers
v0xaf2a22080_0 .net "nab", 0 0, L_0xaf2b75500;  1 drivers
v0xaf2a22120_0 .net "nbCin", 0 0, L_0xaf2b755e0;  1 drivers
S_0xaf2a1b300 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10880 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a1b480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b756c0/d .functor XOR 1, L_0xaf2b6b520, L_0xaf2b6b5c0, C4<0>, C4<0>;
L_0xaf2b756c0 .delay 1 (1,1,1) L_0xaf2b756c0/d;
L_0xaf2b75730/d .functor XOR 1, L_0xaf2b756c0, L_0xaf2b6b660, C4<0>, C4<0>;
L_0xaf2b75730 .delay 1 (1,1,1) L_0xaf2b75730/d;
L_0xaf2b757a0/d .functor NAND 1, L_0xaf2b6b520, L_0xaf2b6b5c0, C4<1>, C4<1>;
L_0xaf2b757a0 .delay 1 (1,1,1) L_0xaf2b757a0/d;
L_0xaf2b75810/d .functor NAND 1, L_0xaf2b6b520, L_0xaf2b6b660, C4<1>, C4<1>;
L_0xaf2b75810 .delay 1 (1,1,1) L_0xaf2b75810/d;
L_0xaf2b75880/d .functor NAND 1, L_0xaf2b6b5c0, L_0xaf2b6b660, C4<1>, C4<1>;
L_0xaf2b75880 .delay 1 (1,1,1) L_0xaf2b75880/d;
L_0xaf2b758f0/d .functor NAND 1, L_0xaf2b757a0, L_0xaf2b75810, L_0xaf2b75880, C4<1>;
L_0xaf2b758f0 .delay 1 (1,1,1) L_0xaf2b758f0/d;
v0xaf2a221c0_0 .net "Cin", 0 0, L_0xaf2b6b660;  1 drivers
v0xaf2a22260_0 .net "Cout", 0 0, L_0xaf2b758f0;  1 drivers
v0xaf2a22300_0 .net "P", 0 0, L_0xaf2b756c0;  1 drivers
v0xaf2a223a0_0 .net "S", 0 0, L_0xaf2b75730;  1 drivers
v0xaf2a22440_0 .net "a", 0 0, L_0xaf2b6b520;  1 drivers
v0xaf2a224e0_0 .net "b", 0 0, L_0xaf2b6b5c0;  1 drivers
v0xaf2a22580_0 .net "naCin", 0 0, L_0xaf2b75810;  1 drivers
v0xaf2a22620_0 .net "nab", 0 0, L_0xaf2b757a0;  1 drivers
v0xaf2a226c0_0 .net "nbCin", 0 0, L_0xaf2b75880;  1 drivers
S_0xaf2a1b600 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a108c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a1b780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b75960/d .functor XOR 1, L_0xaf2b6b700, L_0xaf2b6b7a0, C4<0>, C4<0>;
L_0xaf2b75960 .delay 1 (1,1,1) L_0xaf2b75960/d;
L_0xaf2b759d0/d .functor XOR 1, L_0xaf2b75960, L_0xaf2b6b840, C4<0>, C4<0>;
L_0xaf2b759d0 .delay 1 (1,1,1) L_0xaf2b759d0/d;
L_0xaf2b75a40/d .functor NAND 1, L_0xaf2b6b700, L_0xaf2b6b7a0, C4<1>, C4<1>;
L_0xaf2b75a40 .delay 1 (1,1,1) L_0xaf2b75a40/d;
L_0xaf2b75ab0/d .functor NAND 1, L_0xaf2b6b700, L_0xaf2b6b840, C4<1>, C4<1>;
L_0xaf2b75ab0 .delay 1 (1,1,1) L_0xaf2b75ab0/d;
L_0xaf2b75b20/d .functor NAND 1, L_0xaf2b6b7a0, L_0xaf2b6b840, C4<1>, C4<1>;
L_0xaf2b75b20 .delay 1 (1,1,1) L_0xaf2b75b20/d;
L_0xaf2b75b90/d .functor NAND 1, L_0xaf2b75a40, L_0xaf2b75ab0, L_0xaf2b75b20, C4<1>;
L_0xaf2b75b90 .delay 1 (1,1,1) L_0xaf2b75b90/d;
v0xaf2a22760_0 .net "Cin", 0 0, L_0xaf2b6b840;  1 drivers
v0xaf2a22800_0 .net "Cout", 0 0, L_0xaf2b75b90;  1 drivers
v0xaf2a228a0_0 .net "P", 0 0, L_0xaf2b75960;  1 drivers
v0xaf2a22940_0 .net "S", 0 0, L_0xaf2b759d0;  1 drivers
v0xaf2a229e0_0 .net "a", 0 0, L_0xaf2b6b700;  1 drivers
v0xaf2a22a80_0 .net "b", 0 0, L_0xaf2b6b7a0;  1 drivers
v0xaf2a22b20_0 .net "naCin", 0 0, L_0xaf2b75ab0;  1 drivers
v0xaf2a22bc0_0 .net "nab", 0 0, L_0xaf2b75a40;  1 drivers
v0xaf2a22c60_0 .net "nbCin", 0 0, L_0xaf2b75b20;  1 drivers
S_0xaf2a1b900 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10940 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a1ba80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b75c00/d .functor XOR 1, L_0xaf2b6b8e0, L_0xaf2b6b980, C4<0>, C4<0>;
L_0xaf2b75c00 .delay 1 (1,1,1) L_0xaf2b75c00/d;
L_0xaf2b75c70/d .functor XOR 1, L_0xaf2b75c00, L_0xaf2b6ba20, C4<0>, C4<0>;
L_0xaf2b75c70 .delay 1 (1,1,1) L_0xaf2b75c70/d;
L_0xaf2b75ce0/d .functor NAND 1, L_0xaf2b6b8e0, L_0xaf2b6b980, C4<1>, C4<1>;
L_0xaf2b75ce0 .delay 1 (1,1,1) L_0xaf2b75ce0/d;
L_0xaf2b75d50/d .functor NAND 1, L_0xaf2b6b8e0, L_0xaf2b6ba20, C4<1>, C4<1>;
L_0xaf2b75d50 .delay 1 (1,1,1) L_0xaf2b75d50/d;
L_0xaf2b75dc0/d .functor NAND 1, L_0xaf2b6b980, L_0xaf2b6ba20, C4<1>, C4<1>;
L_0xaf2b75dc0 .delay 1 (1,1,1) L_0xaf2b75dc0/d;
L_0xaf2b75e30/d .functor NAND 1, L_0xaf2b75ce0, L_0xaf2b75d50, L_0xaf2b75dc0, C4<1>;
L_0xaf2b75e30 .delay 1 (1,1,1) L_0xaf2b75e30/d;
v0xaf2a22d00_0 .net "Cin", 0 0, L_0xaf2b6ba20;  1 drivers
v0xaf2a22da0_0 .net "Cout", 0 0, L_0xaf2b75e30;  1 drivers
v0xaf2a22e40_0 .net "P", 0 0, L_0xaf2b75c00;  1 drivers
v0xaf2a22ee0_0 .net "S", 0 0, L_0xaf2b75c70;  1 drivers
v0xaf2a22f80_0 .net "a", 0 0, L_0xaf2b6b8e0;  1 drivers
v0xaf2a23020_0 .net "b", 0 0, L_0xaf2b6b980;  1 drivers
v0xaf2a230c0_0 .net "naCin", 0 0, L_0xaf2b75d50;  1 drivers
v0xaf2a23160_0 .net "nab", 0 0, L_0xaf2b75ce0;  1 drivers
v0xaf2a23200_0 .net "nbCin", 0 0, L_0xaf2b75dc0;  1 drivers
S_0xaf2a1bc00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10980 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a1bd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a1bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2865f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2865fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b75ea0/d .functor XOR 1, L_0xaf2b6bac0, L_0xaf2b6bb60, C4<0>, C4<0>;
L_0xaf2b75ea0 .delay 1 (1,1,1) L_0xaf2b75ea0/d;
L_0xaf2b75f10/d .functor XOR 1, L_0xaf2b75ea0, L_0xaf2b6bca0, C4<0>, C4<0>;
L_0xaf2b75f10 .delay 1 (1,1,1) L_0xaf2b75f10/d;
L_0xaf2b75f80/d .functor NAND 1, L_0xaf2b6bac0, L_0xaf2b6bb60, C4<1>, C4<1>;
L_0xaf2b75f80 .delay 1 (1,1,1) L_0xaf2b75f80/d;
L_0xaf2b75ff0/d .functor NAND 1, L_0xaf2b6bac0, L_0xaf2b6bca0, C4<1>, C4<1>;
L_0xaf2b75ff0 .delay 1 (1,1,1) L_0xaf2b75ff0/d;
L_0xaf2b76060/d .functor NAND 1, L_0xaf2b6bb60, L_0xaf2b6bca0, C4<1>, C4<1>;
L_0xaf2b76060 .delay 1 (1,1,1) L_0xaf2b76060/d;
L_0xaf2b760d0/d .functor NAND 1, L_0xaf2b75f80, L_0xaf2b75ff0, L_0xaf2b76060, C4<1>;
L_0xaf2b760d0 .delay 1 (1,1,1) L_0xaf2b760d0/d;
v0xaf2a232a0_0 .net "Cin", 0 0, L_0xaf2b6bca0;  1 drivers
v0xaf2a23340_0 .net "Cout", 0 0, L_0xaf2b760d0;  1 drivers
v0xaf2a233e0_0 .net "P", 0 0, L_0xaf2b75ea0;  1 drivers
v0xaf2a23480_0 .net "S", 0 0, L_0xaf2b75f10;  1 drivers
v0xaf2a23520_0 .net "a", 0 0, L_0xaf2b6bac0;  1 drivers
v0xaf2a235c0_0 .net "b", 0 0, L_0xaf2b6bb60;  1 drivers
v0xaf2a23660_0 .net "naCin", 0 0, L_0xaf2b75ff0;  1 drivers
v0xaf2a23700_0 .net "nab", 0 0, L_0xaf2b75f80;  1 drivers
v0xaf2a237a0_0 .net "nbCin", 0 0, L_0xaf2b76060;  1 drivers
S_0xaf2a24000 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a109c0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a24180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a24000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b76140/d .functor XOR 1, L_0xaf2b6bd40, L_0xaf2b6bde0, C4<0>, C4<0>;
L_0xaf2b76140 .delay 1 (1,1,1) L_0xaf2b76140/d;
L_0xaf2b761b0/d .functor XOR 1, L_0xaf2b76140, L_0xaf2b6be80, C4<0>, C4<0>;
L_0xaf2b761b0 .delay 1 (1,1,1) L_0xaf2b761b0/d;
L_0xaf2b76220/d .functor NAND 1, L_0xaf2b6bd40, L_0xaf2b6bde0, C4<1>, C4<1>;
L_0xaf2b76220 .delay 1 (1,1,1) L_0xaf2b76220/d;
L_0xaf2b76290/d .functor NAND 1, L_0xaf2b6bd40, L_0xaf2b6be80, C4<1>, C4<1>;
L_0xaf2b76290 .delay 1 (1,1,1) L_0xaf2b76290/d;
L_0xaf2b76300/d .functor NAND 1, L_0xaf2b6bde0, L_0xaf2b6be80, C4<1>, C4<1>;
L_0xaf2b76300 .delay 1 (1,1,1) L_0xaf2b76300/d;
L_0xaf2b76370/d .functor NAND 1, L_0xaf2b76220, L_0xaf2b76290, L_0xaf2b76300, C4<1>;
L_0xaf2b76370 .delay 1 (1,1,1) L_0xaf2b76370/d;
v0xaf2a23840_0 .net "Cin", 0 0, L_0xaf2b6be80;  1 drivers
v0xaf2a238e0_0 .net "Cout", 0 0, L_0xaf2b76370;  1 drivers
v0xaf2a23980_0 .net "P", 0 0, L_0xaf2b76140;  1 drivers
v0xaf2a23a20_0 .net "S", 0 0, L_0xaf2b761b0;  1 drivers
v0xaf2a23ac0_0 .net "a", 0 0, L_0xaf2b6bd40;  1 drivers
v0xaf2a23b60_0 .net "b", 0 0, L_0xaf2b6bde0;  1 drivers
v0xaf2a23c00_0 .net "naCin", 0 0, L_0xaf2b76290;  1 drivers
v0xaf2a23ca0_0 .net "nab", 0 0, L_0xaf2b76220;  1 drivers
v0xaf2a23d40_0 .net "nbCin", 0 0, L_0xaf2b76300;  1 drivers
S_0xaf2a24300 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10a00 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a24480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a24300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28660c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b763e0/d .functor XOR 1, L_0xaf2b6bc00, L_0xaf2b6bf20, C4<0>, C4<0>;
L_0xaf2b763e0 .delay 1 (1,1,1) L_0xaf2b763e0/d;
L_0xaf2b76450/d .functor XOR 1, L_0xaf2b763e0, L_0xaf2b7c000, C4<0>, C4<0>;
L_0xaf2b76450 .delay 1 (1,1,1) L_0xaf2b76450/d;
L_0xaf2b764c0/d .functor NAND 1, L_0xaf2b6bc00, L_0xaf2b6bf20, C4<1>, C4<1>;
L_0xaf2b764c0 .delay 1 (1,1,1) L_0xaf2b764c0/d;
L_0xaf2b76530/d .functor NAND 1, L_0xaf2b6bc00, L_0xaf2b7c000, C4<1>, C4<1>;
L_0xaf2b76530 .delay 1 (1,1,1) L_0xaf2b76530/d;
L_0xaf2b765a0/d .functor NAND 1, L_0xaf2b6bf20, L_0xaf2b7c000, C4<1>, C4<1>;
L_0xaf2b765a0 .delay 1 (1,1,1) L_0xaf2b765a0/d;
L_0xaf2b76610/d .functor NAND 1, L_0xaf2b764c0, L_0xaf2b76530, L_0xaf2b765a0, C4<1>;
L_0xaf2b76610 .delay 1 (1,1,1) L_0xaf2b76610/d;
v0xaf2a23de0_0 .net "Cin", 0 0, L_0xaf2b7c000;  1 drivers
v0xaf2a23e80_0 .net "Cout", 0 0, L_0xaf2b76610;  1 drivers
v0xaf2a23f20_0 .net "P", 0 0, L_0xaf2b763e0;  1 drivers
v0xaf2a28000_0 .net "S", 0 0, L_0xaf2b76450;  1 drivers
v0xaf2a280a0_0 .net "a", 0 0, L_0xaf2b6bc00;  1 drivers
v0xaf2a28140_0 .net "b", 0 0, L_0xaf2b6bf20;  1 drivers
v0xaf2a281e0_0 .net "naCin", 0 0, L_0xaf2b76530;  1 drivers
v0xaf2a28280_0 .net "nab", 0 0, L_0xaf2b764c0;  1 drivers
v0xaf2a28320_0 .net "nbCin", 0 0, L_0xaf2b765a0;  1 drivers
S_0xaf2a24600 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10900 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a24780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a24600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28661c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b76680/d .functor XOR 1, L_0xaf2b7c0a0, L_0xaf2b7c140, C4<0>, C4<0>;
L_0xaf2b76680 .delay 1 (1,1,1) L_0xaf2b76680/d;
L_0xaf2b766f0/d .functor XOR 1, L_0xaf2b76680, L_0xaf2b7c1e0, C4<0>, C4<0>;
L_0xaf2b766f0 .delay 1 (1,1,1) L_0xaf2b766f0/d;
L_0xaf2b76760/d .functor NAND 1, L_0xaf2b7c0a0, L_0xaf2b7c140, C4<1>, C4<1>;
L_0xaf2b76760 .delay 1 (1,1,1) L_0xaf2b76760/d;
L_0xaf2b767d0/d .functor NAND 1, L_0xaf2b7c0a0, L_0xaf2b7c1e0, C4<1>, C4<1>;
L_0xaf2b767d0 .delay 1 (1,1,1) L_0xaf2b767d0/d;
L_0xaf2b76840/d .functor NAND 1, L_0xaf2b7c140, L_0xaf2b7c1e0, C4<1>, C4<1>;
L_0xaf2b76840 .delay 1 (1,1,1) L_0xaf2b76840/d;
L_0xaf2b768b0/d .functor NAND 1, L_0xaf2b76760, L_0xaf2b767d0, L_0xaf2b76840, C4<1>;
L_0xaf2b768b0 .delay 1 (1,1,1) L_0xaf2b768b0/d;
v0xaf2a283c0_0 .net "Cin", 0 0, L_0xaf2b7c1e0;  1 drivers
v0xaf2a28460_0 .net "Cout", 0 0, L_0xaf2b768b0;  1 drivers
v0xaf2a28500_0 .net "P", 0 0, L_0xaf2b76680;  1 drivers
v0xaf2a285a0_0 .net "S", 0 0, L_0xaf2b766f0;  1 drivers
v0xaf2a28640_0 .net "a", 0 0, L_0xaf2b7c0a0;  1 drivers
v0xaf2a286e0_0 .net "b", 0 0, L_0xaf2b7c140;  1 drivers
v0xaf2a28780_0 .net "naCin", 0 0, L_0xaf2b767d0;  1 drivers
v0xaf2a28820_0 .net "nab", 0 0, L_0xaf2b76760;  1 drivers
v0xaf2a288c0_0 .net "nbCin", 0 0, L_0xaf2b76840;  1 drivers
S_0xaf2a24900 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a1ab80;
 .timescale -9 -9;
P_0xaf2a10a40 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a24a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a24900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b76920/d .functor XOR 1, L_0xaf2b7c280, L_0xaf2b7c320, C4<0>, C4<0>;
L_0xaf2b76920 .delay 1 (1,1,1) L_0xaf2b76920/d;
L_0xaf2b76990/d .functor XOR 1, L_0xaf2b76920, L_0xaf2b7c3c0, C4<0>, C4<0>;
L_0xaf2b76990 .delay 1 (1,1,1) L_0xaf2b76990/d;
L_0xaf2b76a00/d .functor NAND 1, L_0xaf2b7c280, L_0xaf2b7c320, C4<1>, C4<1>;
L_0xaf2b76a00 .delay 1 (1,1,1) L_0xaf2b76a00/d;
L_0xaf2b76a70/d .functor NAND 1, L_0xaf2b7c280, L_0xaf2b7c3c0, C4<1>, C4<1>;
L_0xaf2b76a70 .delay 1 (1,1,1) L_0xaf2b76a70/d;
L_0xaf2b76ae0/d .functor NAND 1, L_0xaf2b7c320, L_0xaf2b7c3c0, C4<1>, C4<1>;
L_0xaf2b76ae0 .delay 1 (1,1,1) L_0xaf2b76ae0/d;
L_0xaf2b76b50/d .functor NAND 1, L_0xaf2b76a00, L_0xaf2b76a70, L_0xaf2b76ae0, C4<1>;
L_0xaf2b76b50 .delay 1 (1,1,1) L_0xaf2b76b50/d;
v0xaf2a28960_0 .net "Cin", 0 0, L_0xaf2b7c3c0;  1 drivers
v0xaf2a28a00_0 .net "Cout", 0 0, L_0xaf2b76b50;  1 drivers
v0xaf2a28aa0_0 .net "P", 0 0, L_0xaf2b76920;  1 drivers
v0xaf2a28b40_0 .net "S", 0 0, L_0xaf2b76990;  1 drivers
v0xaf2a28be0_0 .net "a", 0 0, L_0xaf2b7c280;  1 drivers
v0xaf2a28c80_0 .net "b", 0 0, L_0xaf2b7c320;  1 drivers
v0xaf2a28d20_0 .net "naCin", 0 0, L_0xaf2b76a70;  1 drivers
v0xaf2a28dc0_0 .net "nab", 0 0, L_0xaf2b76a00;  1 drivers
v0xaf2a28e60_0 .net "nbCin", 0 0, L_0xaf2b76ae0;  1 drivers
S_0xaf2a24c00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a1ab80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28662c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b76bc0/d .functor XOR 1, L_0xaf2b7c460, L_0xaf2b7c500, C4<0>, C4<0>;
L_0xaf2b76bc0 .delay 1 (1,1,1) L_0xaf2b76bc0/d;
L_0xaf2b76c30/d .functor XOR 1, L_0xaf2b76bc0, v0xaf2a29a40_0, C4<0>, C4<0>;
L_0xaf2b76c30 .delay 1 (1,1,1) L_0xaf2b76c30/d;
L_0xaf2b76ca0/d .functor NAND 1, L_0xaf2b7c460, L_0xaf2b7c500, C4<1>, C4<1>;
L_0xaf2b76ca0 .delay 1 (1,1,1) L_0xaf2b76ca0/d;
L_0xaf2b76d10/d .functor NAND 1, L_0xaf2b7c460, v0xaf2a29a40_0, C4<1>, C4<1>;
L_0xaf2b76d10 .delay 1 (1,1,1) L_0xaf2b76d10/d;
L_0xaf2b76d80/d .functor NAND 1, L_0xaf2b7c500, v0xaf2a29a40_0, C4<1>, C4<1>;
L_0xaf2b76d80 .delay 1 (1,1,1) L_0xaf2b76d80/d;
L_0xaf2b76df0/d .functor NAND 1, L_0xaf2b76ca0, L_0xaf2b76d10, L_0xaf2b76d80, C4<1>;
L_0xaf2b76df0 .delay 1 (1,1,1) L_0xaf2b76df0/d;
v0xaf2a28f00_0 .net "Cin", 0 0, v0xaf2a29a40_0;  alias, 1 drivers
v0xaf2a28fa0_0 .net "Cout", 0 0, L_0xaf2b76df0;  1 drivers
v0xaf2a29040_0 .net "P", 0 0, L_0xaf2b76bc0;  1 drivers
v0xaf2a290e0_0 .net "S", 0 0, L_0xaf2b76c30;  1 drivers
v0xaf2a29180_0 .net "a", 0 0, L_0xaf2b7c460;  1 drivers
v0xaf2a29220_0 .net "b", 0 0, L_0xaf2b7c500;  1 drivers
v0xaf2a292c0_0 .net "naCin", 0 0, L_0xaf2b76d10;  1 drivers
v0xaf2a29360_0 .net "nab", 0 0, L_0xaf2b76ca0;  1 drivers
v0xaf2a29400_0 .net "nbCin", 0 0, L_0xaf2b76d80;  1 drivers
S_0xaf2a24d80 .scope generate, "WIDTH_TEST[12]" "WIDTH_TEST[12]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a10ac0 .param/l "w" 1 3 21, +C4<01100>;
v0xaf2a2e580_0 .var "A", 11 0;
v0xaf2a2e620_0 .var "B", 11 0;
v0xaf2a2e6c0_0 .var "Cin", 0 0;
v0xaf2a2e760_0 .net "Cout", 0 0, L_0xaf2b7dc20;  1 drivers
v0xaf2a2e800_0 .net "P", 11 0, L_0xaf3161360;  1 drivers
v0xaf2a2e8a0_0 .net "S", 11 0, L_0xaf3161400;  1 drivers
v0xaf2a2e940_0 .var "expected_sum", 12 0;
S_0xaf2a24f00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a24d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 12 "A";
    .port_info 1 /INPUT 12 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 12 "P";
    .port_info 5 /OUTPUT 12 "S";
P_0xaf2a10b00 .param/l "N" 0 4 4, +C4<00000000000000000000000000001100>;
v0xaf2a2e120_0 .net "A", 11 0, v0xaf2a2e580_0;  1 drivers
v0xaf2a2e1c0_0 .net "B", 11 0, v0xaf2a2e620_0;  1 drivers
v0xaf2a2e260_0 .net "C", 11 0, L_0xaf31612c0;  1 drivers
v0xaf2a2e300_0 .net "Cin", 0 0, v0xaf2a2e6c0_0;  1 drivers
v0xaf2a2e3a0_0 .net "Cout", 0 0, L_0xaf2b7dc20;  alias, 1 drivers
v0xaf2a2e440_0 .net "P", 11 0, L_0xaf3161360;  alias, 1 drivers
v0xaf2a2e4e0_0 .net "S", 11 0, L_0xaf3161400;  alias, 1 drivers
L_0xaf2b7c640 .part v0xaf2a2e580_0, 1, 1;
L_0xaf2b7c6e0 .part v0xaf2a2e620_0, 1, 1;
L_0xaf2b7c780 .part L_0xaf31612c0, 0, 1;
L_0xaf2b7c820 .part v0xaf2a2e580_0, 2, 1;
L_0xaf2b7c8c0 .part v0xaf2a2e620_0, 2, 1;
L_0xaf2b7c960 .part L_0xaf31612c0, 1, 1;
L_0xaf2b7ca00 .part v0xaf2a2e580_0, 3, 1;
L_0xaf2b7caa0 .part v0xaf2a2e620_0, 3, 1;
L_0xaf2b7cb40 .part L_0xaf31612c0, 2, 1;
L_0xaf2b7cbe0 .part v0xaf2a2e580_0, 4, 1;
L_0xaf2b7cc80 .part v0xaf2a2e620_0, 4, 1;
L_0xaf2b7cd20 .part L_0xaf31612c0, 3, 1;
L_0xaf2b7cdc0 .part v0xaf2a2e580_0, 5, 1;
L_0xaf2b7ce60 .part v0xaf2a2e620_0, 5, 1;
L_0xaf2b7cf00 .part L_0xaf31612c0, 4, 1;
L_0xaf2b7cfa0 .part v0xaf2a2e580_0, 6, 1;
L_0xaf2b7d040 .part v0xaf2a2e620_0, 6, 1;
L_0xaf2b7d180 .part L_0xaf31612c0, 5, 1;
L_0xaf2b7d220 .part v0xaf2a2e580_0, 7, 1;
L_0xaf2b7d2c0 .part v0xaf2a2e620_0, 7, 1;
L_0xaf2b7d360 .part L_0xaf31612c0, 6, 1;
L_0xaf2b7d0e0 .part v0xaf2a2e580_0, 8, 1;
L_0xaf2b7d400 .part v0xaf2a2e620_0, 8, 1;
L_0xaf2b7d4a0 .part L_0xaf31612c0, 7, 1;
L_0xaf2b7d540 .part v0xaf2a2e580_0, 9, 1;
L_0xaf2b7d5e0 .part v0xaf2a2e620_0, 9, 1;
L_0xaf2b7d680 .part L_0xaf31612c0, 8, 1;
L_0xaf2b7d720 .part v0xaf2a2e580_0, 10, 1;
L_0xaf2b7d7c0 .part v0xaf2a2e620_0, 10, 1;
L_0xaf2b7d860 .part L_0xaf31612c0, 9, 1;
L_0xaf2b7d900 .part v0xaf2a2e580_0, 11, 1;
L_0xaf2b7d9a0 .part v0xaf2a2e620_0, 11, 1;
L_0xaf2b7da40 .part L_0xaf31612c0, 10, 1;
L_0xaf2b7dae0 .part v0xaf2a2e580_0, 0, 1;
L_0xaf2b7db80 .part v0xaf2a2e620_0, 0, 1;
LS_0xaf31612c0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b84d90, L_0xaf2b77090, L_0xaf2b77330, L_0xaf2b775d0;
LS_0xaf31612c0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b77870, L_0xaf2b77b10, L_0xaf2b77db0, L_0xaf2b84070;
LS_0xaf31612c0_0_8 .concat8 [ 1 1 1 1], L_0xaf2b84310, L_0xaf2b845b0, L_0xaf2b84850, L_0xaf2b84af0;
L_0xaf31612c0 .concat8 [ 4 4 4 0], LS_0xaf31612c0_0_0, LS_0xaf31612c0_0_4, LS_0xaf31612c0_0_8;
LS_0xaf3161360_0_0 .concat8 [ 1 1 1 1], L_0xaf2b84b60, L_0xaf2b76e60, L_0xaf2b77100, L_0xaf2b773a0;
LS_0xaf3161360_0_4 .concat8 [ 1 1 1 1], L_0xaf2b77640, L_0xaf2b778e0, L_0xaf2b77b80, L_0xaf2b77e20;
LS_0xaf3161360_0_8 .concat8 [ 1 1 1 1], L_0xaf2b840e0, L_0xaf2b84380, L_0xaf2b84620, L_0xaf2b848c0;
L_0xaf3161360 .concat8 [ 4 4 4 0], LS_0xaf3161360_0_0, LS_0xaf3161360_0_4, LS_0xaf3161360_0_8;
LS_0xaf3161400_0_0 .concat8 [ 1 1 1 1], L_0xaf2b84bd0, L_0xaf2b76ed0, L_0xaf2b77170, L_0xaf2b77410;
LS_0xaf3161400_0_4 .concat8 [ 1 1 1 1], L_0xaf2b776b0, L_0xaf2b77950, L_0xaf2b77bf0, L_0xaf2b77e90;
LS_0xaf3161400_0_8 .concat8 [ 1 1 1 1], L_0xaf2b84150, L_0xaf2b843f0, L_0xaf2b84690, L_0xaf2b84930;
L_0xaf3161400 .concat8 [ 4 4 4 0], LS_0xaf3161400_0_0, LS_0xaf3161400_0_4, LS_0xaf3161400_0_8;
L_0xaf2b7dc20 .part L_0xaf31612c0, 11, 1;
S_0xaf2a25080 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10b40 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a25200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b76e60/d .functor XOR 1, L_0xaf2b7c640, L_0xaf2b7c6e0, C4<0>, C4<0>;
L_0xaf2b76e60 .delay 1 (1,1,1) L_0xaf2b76e60/d;
L_0xaf2b76ed0/d .functor XOR 1, L_0xaf2b76e60, L_0xaf2b7c780, C4<0>, C4<0>;
L_0xaf2b76ed0 .delay 1 (1,1,1) L_0xaf2b76ed0/d;
L_0xaf2b76f40/d .functor NAND 1, L_0xaf2b7c640, L_0xaf2b7c6e0, C4<1>, C4<1>;
L_0xaf2b76f40 .delay 1 (1,1,1) L_0xaf2b76f40/d;
L_0xaf2b76fb0/d .functor NAND 1, L_0xaf2b7c640, L_0xaf2b7c780, C4<1>, C4<1>;
L_0xaf2b76fb0 .delay 1 (1,1,1) L_0xaf2b76fb0/d;
L_0xaf2b77020/d .functor NAND 1, L_0xaf2b7c6e0, L_0xaf2b7c780, C4<1>, C4<1>;
L_0xaf2b77020 .delay 1 (1,1,1) L_0xaf2b77020/d;
L_0xaf2b77090/d .functor NAND 1, L_0xaf2b76f40, L_0xaf2b76fb0, L_0xaf2b77020, C4<1>;
L_0xaf2b77090 .delay 1 (1,1,1) L_0xaf2b77090/d;
v0xaf2a29d60_0 .net "Cin", 0 0, L_0xaf2b7c780;  1 drivers
v0xaf2a29e00_0 .net "Cout", 0 0, L_0xaf2b77090;  1 drivers
v0xaf2a29ea0_0 .net "P", 0 0, L_0xaf2b76e60;  1 drivers
v0xaf2a29f40_0 .net "S", 0 0, L_0xaf2b76ed0;  1 drivers
v0xaf2a29fe0_0 .net "a", 0 0, L_0xaf2b7c640;  1 drivers
v0xaf2a2a080_0 .net "b", 0 0, L_0xaf2b7c6e0;  1 drivers
v0xaf2a2a120_0 .net "naCin", 0 0, L_0xaf2b76fb0;  1 drivers
v0xaf2a2a1c0_0 .net "nab", 0 0, L_0xaf2b76f40;  1 drivers
v0xaf2a2a260_0 .net "nbCin", 0 0, L_0xaf2b77020;  1 drivers
S_0xaf2a25380 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10b80 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a25500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28663c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b77100/d .functor XOR 1, L_0xaf2b7c820, L_0xaf2b7c8c0, C4<0>, C4<0>;
L_0xaf2b77100 .delay 1 (1,1,1) L_0xaf2b77100/d;
L_0xaf2b77170/d .functor XOR 1, L_0xaf2b77100, L_0xaf2b7c960, C4<0>, C4<0>;
L_0xaf2b77170 .delay 1 (1,1,1) L_0xaf2b77170/d;
L_0xaf2b771e0/d .functor NAND 1, L_0xaf2b7c820, L_0xaf2b7c8c0, C4<1>, C4<1>;
L_0xaf2b771e0 .delay 1 (1,1,1) L_0xaf2b771e0/d;
L_0xaf2b77250/d .functor NAND 1, L_0xaf2b7c820, L_0xaf2b7c960, C4<1>, C4<1>;
L_0xaf2b77250 .delay 1 (1,1,1) L_0xaf2b77250/d;
L_0xaf2b772c0/d .functor NAND 1, L_0xaf2b7c8c0, L_0xaf2b7c960, C4<1>, C4<1>;
L_0xaf2b772c0 .delay 1 (1,1,1) L_0xaf2b772c0/d;
L_0xaf2b77330/d .functor NAND 1, L_0xaf2b771e0, L_0xaf2b77250, L_0xaf2b772c0, C4<1>;
L_0xaf2b77330 .delay 1 (1,1,1) L_0xaf2b77330/d;
v0xaf2a2a300_0 .net "Cin", 0 0, L_0xaf2b7c960;  1 drivers
v0xaf2a2a3a0_0 .net "Cout", 0 0, L_0xaf2b77330;  1 drivers
v0xaf2a2a440_0 .net "P", 0 0, L_0xaf2b77100;  1 drivers
v0xaf2a2a4e0_0 .net "S", 0 0, L_0xaf2b77170;  1 drivers
v0xaf2a2a580_0 .net "a", 0 0, L_0xaf2b7c820;  1 drivers
v0xaf2a2a620_0 .net "b", 0 0, L_0xaf2b7c8c0;  1 drivers
v0xaf2a2a6c0_0 .net "naCin", 0 0, L_0xaf2b77250;  1 drivers
v0xaf2a2a760_0 .net "nab", 0 0, L_0xaf2b771e0;  1 drivers
v0xaf2a2a800_0 .net "nbCin", 0 0, L_0xaf2b772c0;  1 drivers
S_0xaf2a25680 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10bc0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a25800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b773a0/d .functor XOR 1, L_0xaf2b7ca00, L_0xaf2b7caa0, C4<0>, C4<0>;
L_0xaf2b773a0 .delay 1 (1,1,1) L_0xaf2b773a0/d;
L_0xaf2b77410/d .functor XOR 1, L_0xaf2b773a0, L_0xaf2b7cb40, C4<0>, C4<0>;
L_0xaf2b77410 .delay 1 (1,1,1) L_0xaf2b77410/d;
L_0xaf2b77480/d .functor NAND 1, L_0xaf2b7ca00, L_0xaf2b7caa0, C4<1>, C4<1>;
L_0xaf2b77480 .delay 1 (1,1,1) L_0xaf2b77480/d;
L_0xaf2b774f0/d .functor NAND 1, L_0xaf2b7ca00, L_0xaf2b7cb40, C4<1>, C4<1>;
L_0xaf2b774f0 .delay 1 (1,1,1) L_0xaf2b774f0/d;
L_0xaf2b77560/d .functor NAND 1, L_0xaf2b7caa0, L_0xaf2b7cb40, C4<1>, C4<1>;
L_0xaf2b77560 .delay 1 (1,1,1) L_0xaf2b77560/d;
L_0xaf2b775d0/d .functor NAND 1, L_0xaf2b77480, L_0xaf2b774f0, L_0xaf2b77560, C4<1>;
L_0xaf2b775d0 .delay 1 (1,1,1) L_0xaf2b775d0/d;
v0xaf2a2a8a0_0 .net "Cin", 0 0, L_0xaf2b7cb40;  1 drivers
v0xaf2a2a940_0 .net "Cout", 0 0, L_0xaf2b775d0;  1 drivers
v0xaf2a2a9e0_0 .net "P", 0 0, L_0xaf2b773a0;  1 drivers
v0xaf2a2aa80_0 .net "S", 0 0, L_0xaf2b77410;  1 drivers
v0xaf2a2ab20_0 .net "a", 0 0, L_0xaf2b7ca00;  1 drivers
v0xaf2a2abc0_0 .net "b", 0 0, L_0xaf2b7caa0;  1 drivers
v0xaf2a2ac60_0 .net "naCin", 0 0, L_0xaf2b774f0;  1 drivers
v0xaf2a2ad00_0 .net "nab", 0 0, L_0xaf2b77480;  1 drivers
v0xaf2a2ada0_0 .net "nbCin", 0 0, L_0xaf2b77560;  1 drivers
S_0xaf2a25980 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10c00 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a25b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28664c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b77640/d .functor XOR 1, L_0xaf2b7cbe0, L_0xaf2b7cc80, C4<0>, C4<0>;
L_0xaf2b77640 .delay 1 (1,1,1) L_0xaf2b77640/d;
L_0xaf2b776b0/d .functor XOR 1, L_0xaf2b77640, L_0xaf2b7cd20, C4<0>, C4<0>;
L_0xaf2b776b0 .delay 1 (1,1,1) L_0xaf2b776b0/d;
L_0xaf2b77720/d .functor NAND 1, L_0xaf2b7cbe0, L_0xaf2b7cc80, C4<1>, C4<1>;
L_0xaf2b77720 .delay 1 (1,1,1) L_0xaf2b77720/d;
L_0xaf2b77790/d .functor NAND 1, L_0xaf2b7cbe0, L_0xaf2b7cd20, C4<1>, C4<1>;
L_0xaf2b77790 .delay 1 (1,1,1) L_0xaf2b77790/d;
L_0xaf2b77800/d .functor NAND 1, L_0xaf2b7cc80, L_0xaf2b7cd20, C4<1>, C4<1>;
L_0xaf2b77800 .delay 1 (1,1,1) L_0xaf2b77800/d;
L_0xaf2b77870/d .functor NAND 1, L_0xaf2b77720, L_0xaf2b77790, L_0xaf2b77800, C4<1>;
L_0xaf2b77870 .delay 1 (1,1,1) L_0xaf2b77870/d;
v0xaf2a2ae40_0 .net "Cin", 0 0, L_0xaf2b7cd20;  1 drivers
v0xaf2a2aee0_0 .net "Cout", 0 0, L_0xaf2b77870;  1 drivers
v0xaf2a2af80_0 .net "P", 0 0, L_0xaf2b77640;  1 drivers
v0xaf2a2b020_0 .net "S", 0 0, L_0xaf2b776b0;  1 drivers
v0xaf2a2b0c0_0 .net "a", 0 0, L_0xaf2b7cbe0;  1 drivers
v0xaf2a2b160_0 .net "b", 0 0, L_0xaf2b7cc80;  1 drivers
v0xaf2a2b200_0 .net "naCin", 0 0, L_0xaf2b77790;  1 drivers
v0xaf2a2b2a0_0 .net "nab", 0 0, L_0xaf2b77720;  1 drivers
v0xaf2a2b340_0 .net "nbCin", 0 0, L_0xaf2b77800;  1 drivers
S_0xaf2a25c80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10c80 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a25e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b778e0/d .functor XOR 1, L_0xaf2b7cdc0, L_0xaf2b7ce60, C4<0>, C4<0>;
L_0xaf2b778e0 .delay 1 (1,1,1) L_0xaf2b778e0/d;
L_0xaf2b77950/d .functor XOR 1, L_0xaf2b778e0, L_0xaf2b7cf00, C4<0>, C4<0>;
L_0xaf2b77950 .delay 1 (1,1,1) L_0xaf2b77950/d;
L_0xaf2b779c0/d .functor NAND 1, L_0xaf2b7cdc0, L_0xaf2b7ce60, C4<1>, C4<1>;
L_0xaf2b779c0 .delay 1 (1,1,1) L_0xaf2b779c0/d;
L_0xaf2b77a30/d .functor NAND 1, L_0xaf2b7cdc0, L_0xaf2b7cf00, C4<1>, C4<1>;
L_0xaf2b77a30 .delay 1 (1,1,1) L_0xaf2b77a30/d;
L_0xaf2b77aa0/d .functor NAND 1, L_0xaf2b7ce60, L_0xaf2b7cf00, C4<1>, C4<1>;
L_0xaf2b77aa0 .delay 1 (1,1,1) L_0xaf2b77aa0/d;
L_0xaf2b77b10/d .functor NAND 1, L_0xaf2b779c0, L_0xaf2b77a30, L_0xaf2b77aa0, C4<1>;
L_0xaf2b77b10 .delay 1 (1,1,1) L_0xaf2b77b10/d;
v0xaf2a2b3e0_0 .net "Cin", 0 0, L_0xaf2b7cf00;  1 drivers
v0xaf2a2b480_0 .net "Cout", 0 0, L_0xaf2b77b10;  1 drivers
v0xaf2a2b520_0 .net "P", 0 0, L_0xaf2b778e0;  1 drivers
v0xaf2a2b5c0_0 .net "S", 0 0, L_0xaf2b77950;  1 drivers
v0xaf2a2b660_0 .net "a", 0 0, L_0xaf2b7cdc0;  1 drivers
v0xaf2a2b700_0 .net "b", 0 0, L_0xaf2b7ce60;  1 drivers
v0xaf2a2b7a0_0 .net "naCin", 0 0, L_0xaf2b77a30;  1 drivers
v0xaf2a2b840_0 .net "nab", 0 0, L_0xaf2b779c0;  1 drivers
v0xaf2a2b8e0_0 .net "nbCin", 0 0, L_0xaf2b77aa0;  1 drivers
S_0xaf2a25f80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10cc0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a26100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a25f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28665c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b77b80/d .functor XOR 1, L_0xaf2b7cfa0, L_0xaf2b7d040, C4<0>, C4<0>;
L_0xaf2b77b80 .delay 1 (1,1,1) L_0xaf2b77b80/d;
L_0xaf2b77bf0/d .functor XOR 1, L_0xaf2b77b80, L_0xaf2b7d180, C4<0>, C4<0>;
L_0xaf2b77bf0 .delay 1 (1,1,1) L_0xaf2b77bf0/d;
L_0xaf2b77c60/d .functor NAND 1, L_0xaf2b7cfa0, L_0xaf2b7d040, C4<1>, C4<1>;
L_0xaf2b77c60 .delay 1 (1,1,1) L_0xaf2b77c60/d;
L_0xaf2b77cd0/d .functor NAND 1, L_0xaf2b7cfa0, L_0xaf2b7d180, C4<1>, C4<1>;
L_0xaf2b77cd0 .delay 1 (1,1,1) L_0xaf2b77cd0/d;
L_0xaf2b77d40/d .functor NAND 1, L_0xaf2b7d040, L_0xaf2b7d180, C4<1>, C4<1>;
L_0xaf2b77d40 .delay 1 (1,1,1) L_0xaf2b77d40/d;
L_0xaf2b77db0/d .functor NAND 1, L_0xaf2b77c60, L_0xaf2b77cd0, L_0xaf2b77d40, C4<1>;
L_0xaf2b77db0 .delay 1 (1,1,1) L_0xaf2b77db0/d;
v0xaf2a2b980_0 .net "Cin", 0 0, L_0xaf2b7d180;  1 drivers
v0xaf2a2ba20_0 .net "Cout", 0 0, L_0xaf2b77db0;  1 drivers
v0xaf2a2bac0_0 .net "P", 0 0, L_0xaf2b77b80;  1 drivers
v0xaf2a2bb60_0 .net "S", 0 0, L_0xaf2b77bf0;  1 drivers
v0xaf2a2bc00_0 .net "a", 0 0, L_0xaf2b7cfa0;  1 drivers
v0xaf2a2bca0_0 .net "b", 0 0, L_0xaf2b7d040;  1 drivers
v0xaf2a2bd40_0 .net "naCin", 0 0, L_0xaf2b77cd0;  1 drivers
v0xaf2a2bde0_0 .net "nab", 0 0, L_0xaf2b77c60;  1 drivers
v0xaf2a2be80_0 .net "nbCin", 0 0, L_0xaf2b77d40;  1 drivers
S_0xaf2a26280 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10d00 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a26400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a26280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b77e20/d .functor XOR 1, L_0xaf2b7d220, L_0xaf2b7d2c0, C4<0>, C4<0>;
L_0xaf2b77e20 .delay 1 (1,1,1) L_0xaf2b77e20/d;
L_0xaf2b77e90/d .functor XOR 1, L_0xaf2b77e20, L_0xaf2b7d360, C4<0>, C4<0>;
L_0xaf2b77e90 .delay 1 (1,1,1) L_0xaf2b77e90/d;
L_0xaf2b77f00/d .functor NAND 1, L_0xaf2b7d220, L_0xaf2b7d2c0, C4<1>, C4<1>;
L_0xaf2b77f00 .delay 1 (1,1,1) L_0xaf2b77f00/d;
L_0xaf2b77f70/d .functor NAND 1, L_0xaf2b7d220, L_0xaf2b7d360, C4<1>, C4<1>;
L_0xaf2b77f70 .delay 1 (1,1,1) L_0xaf2b77f70/d;
L_0xaf2b84000/d .functor NAND 1, L_0xaf2b7d2c0, L_0xaf2b7d360, C4<1>, C4<1>;
L_0xaf2b84000 .delay 1 (1,1,1) L_0xaf2b84000/d;
L_0xaf2b84070/d .functor NAND 1, L_0xaf2b77f00, L_0xaf2b77f70, L_0xaf2b84000, C4<1>;
L_0xaf2b84070 .delay 1 (1,1,1) L_0xaf2b84070/d;
v0xaf2a2bf20_0 .net "Cin", 0 0, L_0xaf2b7d360;  1 drivers
v0xaf2a2c000_0 .net "Cout", 0 0, L_0xaf2b84070;  1 drivers
v0xaf2a2c0a0_0 .net "P", 0 0, L_0xaf2b77e20;  1 drivers
v0xaf2a2c140_0 .net "S", 0 0, L_0xaf2b77e90;  1 drivers
v0xaf2a2c1e0_0 .net "a", 0 0, L_0xaf2b7d220;  1 drivers
v0xaf2a2c280_0 .net "b", 0 0, L_0xaf2b7d2c0;  1 drivers
v0xaf2a2c320_0 .net "naCin", 0 0, L_0xaf2b77f70;  1 drivers
v0xaf2a2c3c0_0 .net "nab", 0 0, L_0xaf2b77f00;  1 drivers
v0xaf2a2c460_0 .net "nbCin", 0 0, L_0xaf2b84000;  1 drivers
S_0xaf2a26580 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10d40 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a26700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a26580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28666c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b840e0/d .functor XOR 1, L_0xaf2b7d0e0, L_0xaf2b7d400, C4<0>, C4<0>;
L_0xaf2b840e0 .delay 1 (1,1,1) L_0xaf2b840e0/d;
L_0xaf2b84150/d .functor XOR 1, L_0xaf2b840e0, L_0xaf2b7d4a0, C4<0>, C4<0>;
L_0xaf2b84150 .delay 1 (1,1,1) L_0xaf2b84150/d;
L_0xaf2b841c0/d .functor NAND 1, L_0xaf2b7d0e0, L_0xaf2b7d400, C4<1>, C4<1>;
L_0xaf2b841c0 .delay 1 (1,1,1) L_0xaf2b841c0/d;
L_0xaf2b84230/d .functor NAND 1, L_0xaf2b7d0e0, L_0xaf2b7d4a0, C4<1>, C4<1>;
L_0xaf2b84230 .delay 1 (1,1,1) L_0xaf2b84230/d;
L_0xaf2b842a0/d .functor NAND 1, L_0xaf2b7d400, L_0xaf2b7d4a0, C4<1>, C4<1>;
L_0xaf2b842a0 .delay 1 (1,1,1) L_0xaf2b842a0/d;
L_0xaf2b84310/d .functor NAND 1, L_0xaf2b841c0, L_0xaf2b84230, L_0xaf2b842a0, C4<1>;
L_0xaf2b84310 .delay 1 (1,1,1) L_0xaf2b84310/d;
v0xaf2a2c500_0 .net "Cin", 0 0, L_0xaf2b7d4a0;  1 drivers
v0xaf2a2c5a0_0 .net "Cout", 0 0, L_0xaf2b84310;  1 drivers
v0xaf2a2c640_0 .net "P", 0 0, L_0xaf2b840e0;  1 drivers
v0xaf2a2c6e0_0 .net "S", 0 0, L_0xaf2b84150;  1 drivers
v0xaf2a2c780_0 .net "a", 0 0, L_0xaf2b7d0e0;  1 drivers
v0xaf2a2c820_0 .net "b", 0 0, L_0xaf2b7d400;  1 drivers
v0xaf2a2c8c0_0 .net "naCin", 0 0, L_0xaf2b84230;  1 drivers
v0xaf2a2c960_0 .net "nab", 0 0, L_0xaf2b841c0;  1 drivers
v0xaf2a2ca00_0 .net "nbCin", 0 0, L_0xaf2b842a0;  1 drivers
S_0xaf2a26880 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10c40 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a26a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a26880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28667c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b84380/d .functor XOR 1, L_0xaf2b7d540, L_0xaf2b7d5e0, C4<0>, C4<0>;
L_0xaf2b84380 .delay 1 (1,1,1) L_0xaf2b84380/d;
L_0xaf2b843f0/d .functor XOR 1, L_0xaf2b84380, L_0xaf2b7d680, C4<0>, C4<0>;
L_0xaf2b843f0 .delay 1 (1,1,1) L_0xaf2b843f0/d;
L_0xaf2b84460/d .functor NAND 1, L_0xaf2b7d540, L_0xaf2b7d5e0, C4<1>, C4<1>;
L_0xaf2b84460 .delay 1 (1,1,1) L_0xaf2b84460/d;
L_0xaf2b844d0/d .functor NAND 1, L_0xaf2b7d540, L_0xaf2b7d680, C4<1>, C4<1>;
L_0xaf2b844d0 .delay 1 (1,1,1) L_0xaf2b844d0/d;
L_0xaf2b84540/d .functor NAND 1, L_0xaf2b7d5e0, L_0xaf2b7d680, C4<1>, C4<1>;
L_0xaf2b84540 .delay 1 (1,1,1) L_0xaf2b84540/d;
L_0xaf2b845b0/d .functor NAND 1, L_0xaf2b84460, L_0xaf2b844d0, L_0xaf2b84540, C4<1>;
L_0xaf2b845b0 .delay 1 (1,1,1) L_0xaf2b845b0/d;
v0xaf2a2caa0_0 .net "Cin", 0 0, L_0xaf2b7d680;  1 drivers
v0xaf2a2cb40_0 .net "Cout", 0 0, L_0xaf2b845b0;  1 drivers
v0xaf2a2cbe0_0 .net "P", 0 0, L_0xaf2b84380;  1 drivers
v0xaf2a2cc80_0 .net "S", 0 0, L_0xaf2b843f0;  1 drivers
v0xaf2a2cd20_0 .net "a", 0 0, L_0xaf2b7d540;  1 drivers
v0xaf2a2cdc0_0 .net "b", 0 0, L_0xaf2b7d5e0;  1 drivers
v0xaf2a2ce60_0 .net "naCin", 0 0, L_0xaf2b844d0;  1 drivers
v0xaf2a2cf00_0 .net "nab", 0 0, L_0xaf2b84460;  1 drivers
v0xaf2a2cfa0_0 .net "nbCin", 0 0, L_0xaf2b84540;  1 drivers
S_0xaf2a26b80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10d80 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a26d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a26b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b84620/d .functor XOR 1, L_0xaf2b7d720, L_0xaf2b7d7c0, C4<0>, C4<0>;
L_0xaf2b84620 .delay 1 (1,1,1) L_0xaf2b84620/d;
L_0xaf2b84690/d .functor XOR 1, L_0xaf2b84620, L_0xaf2b7d860, C4<0>, C4<0>;
L_0xaf2b84690 .delay 1 (1,1,1) L_0xaf2b84690/d;
L_0xaf2b84700/d .functor NAND 1, L_0xaf2b7d720, L_0xaf2b7d7c0, C4<1>, C4<1>;
L_0xaf2b84700 .delay 1 (1,1,1) L_0xaf2b84700/d;
L_0xaf2b84770/d .functor NAND 1, L_0xaf2b7d720, L_0xaf2b7d860, C4<1>, C4<1>;
L_0xaf2b84770 .delay 1 (1,1,1) L_0xaf2b84770/d;
L_0xaf2b847e0/d .functor NAND 1, L_0xaf2b7d7c0, L_0xaf2b7d860, C4<1>, C4<1>;
L_0xaf2b847e0 .delay 1 (1,1,1) L_0xaf2b847e0/d;
L_0xaf2b84850/d .functor NAND 1, L_0xaf2b84700, L_0xaf2b84770, L_0xaf2b847e0, C4<1>;
L_0xaf2b84850 .delay 1 (1,1,1) L_0xaf2b84850/d;
v0xaf2a2d040_0 .net "Cin", 0 0, L_0xaf2b7d860;  1 drivers
v0xaf2a2d0e0_0 .net "Cout", 0 0, L_0xaf2b84850;  1 drivers
v0xaf2a2d180_0 .net "P", 0 0, L_0xaf2b84620;  1 drivers
v0xaf2a2d220_0 .net "S", 0 0, L_0xaf2b84690;  1 drivers
v0xaf2a2d2c0_0 .net "a", 0 0, L_0xaf2b7d720;  1 drivers
v0xaf2a2d360_0 .net "b", 0 0, L_0xaf2b7d7c0;  1 drivers
v0xaf2a2d400_0 .net "naCin", 0 0, L_0xaf2b84770;  1 drivers
v0xaf2a2d4a0_0 .net "nab", 0 0, L_0xaf2b84700;  1 drivers
v0xaf2a2d540_0 .net "nbCin", 0 0, L_0xaf2b847e0;  1 drivers
S_0xaf2a26e80 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a24f00;
 .timescale -9 -9;
P_0xaf2a10dc0 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a27000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a26e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28668c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b848c0/d .functor XOR 1, L_0xaf2b7d900, L_0xaf2b7d9a0, C4<0>, C4<0>;
L_0xaf2b848c0 .delay 1 (1,1,1) L_0xaf2b848c0/d;
L_0xaf2b84930/d .functor XOR 1, L_0xaf2b848c0, L_0xaf2b7da40, C4<0>, C4<0>;
L_0xaf2b84930 .delay 1 (1,1,1) L_0xaf2b84930/d;
L_0xaf2b849a0/d .functor NAND 1, L_0xaf2b7d900, L_0xaf2b7d9a0, C4<1>, C4<1>;
L_0xaf2b849a0 .delay 1 (1,1,1) L_0xaf2b849a0/d;
L_0xaf2b84a10/d .functor NAND 1, L_0xaf2b7d900, L_0xaf2b7da40, C4<1>, C4<1>;
L_0xaf2b84a10 .delay 1 (1,1,1) L_0xaf2b84a10/d;
L_0xaf2b84a80/d .functor NAND 1, L_0xaf2b7d9a0, L_0xaf2b7da40, C4<1>, C4<1>;
L_0xaf2b84a80 .delay 1 (1,1,1) L_0xaf2b84a80/d;
L_0xaf2b84af0/d .functor NAND 1, L_0xaf2b849a0, L_0xaf2b84a10, L_0xaf2b84a80, C4<1>;
L_0xaf2b84af0 .delay 1 (1,1,1) L_0xaf2b84af0/d;
v0xaf2a2d5e0_0 .net "Cin", 0 0, L_0xaf2b7da40;  1 drivers
v0xaf2a2d680_0 .net "Cout", 0 0, L_0xaf2b84af0;  1 drivers
v0xaf2a2d720_0 .net "P", 0 0, L_0xaf2b848c0;  1 drivers
v0xaf2a2d7c0_0 .net "S", 0 0, L_0xaf2b84930;  1 drivers
v0xaf2a2d860_0 .net "a", 0 0, L_0xaf2b7d900;  1 drivers
v0xaf2a2d900_0 .net "b", 0 0, L_0xaf2b7d9a0;  1 drivers
v0xaf2a2d9a0_0 .net "naCin", 0 0, L_0xaf2b84a10;  1 drivers
v0xaf2a2da40_0 .net "nab", 0 0, L_0xaf2b849a0;  1 drivers
v0xaf2a2dae0_0 .net "nbCin", 0 0, L_0xaf2b84a80;  1 drivers
S_0xaf2a27180 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a24f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b84b60/d .functor XOR 1, L_0xaf2b7dae0, L_0xaf2b7db80, C4<0>, C4<0>;
L_0xaf2b84b60 .delay 1 (1,1,1) L_0xaf2b84b60/d;
L_0xaf2b84bd0/d .functor XOR 1, L_0xaf2b84b60, v0xaf2a2e6c0_0, C4<0>, C4<0>;
L_0xaf2b84bd0 .delay 1 (1,1,1) L_0xaf2b84bd0/d;
L_0xaf2b84c40/d .functor NAND 1, L_0xaf2b7dae0, L_0xaf2b7db80, C4<1>, C4<1>;
L_0xaf2b84c40 .delay 1 (1,1,1) L_0xaf2b84c40/d;
L_0xaf2b84cb0/d .functor NAND 1, L_0xaf2b7dae0, v0xaf2a2e6c0_0, C4<1>, C4<1>;
L_0xaf2b84cb0 .delay 1 (1,1,1) L_0xaf2b84cb0/d;
L_0xaf2b84d20/d .functor NAND 1, L_0xaf2b7db80, v0xaf2a2e6c0_0, C4<1>, C4<1>;
L_0xaf2b84d20 .delay 1 (1,1,1) L_0xaf2b84d20/d;
L_0xaf2b84d90/d .functor NAND 1, L_0xaf2b84c40, L_0xaf2b84cb0, L_0xaf2b84d20, C4<1>;
L_0xaf2b84d90 .delay 1 (1,1,1) L_0xaf2b84d90/d;
v0xaf2a2db80_0 .net "Cin", 0 0, v0xaf2a2e6c0_0;  alias, 1 drivers
v0xaf2a2dc20_0 .net "Cout", 0 0, L_0xaf2b84d90;  1 drivers
v0xaf2a2dcc0_0 .net "P", 0 0, L_0xaf2b84b60;  1 drivers
v0xaf2a2dd60_0 .net "S", 0 0, L_0xaf2b84bd0;  1 drivers
v0xaf2a2de00_0 .net "a", 0 0, L_0xaf2b7dae0;  1 drivers
v0xaf2a2dea0_0 .net "b", 0 0, L_0xaf2b7db80;  1 drivers
v0xaf2a2df40_0 .net "naCin", 0 0, L_0xaf2b84cb0;  1 drivers
v0xaf2a2dfe0_0 .net "nab", 0 0, L_0xaf2b84c40;  1 drivers
v0xaf2a2e080_0 .net "nbCin", 0 0, L_0xaf2b84d20;  1 drivers
S_0xaf2a27300 .scope generate, "WIDTH_TEST[13]" "WIDTH_TEST[13]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a10e40 .param/l "w" 1 3 21, +C4<01101>;
v0xaf2a377a0_0 .var "A", 12 0;
v0xaf2a37840_0 .var "B", 12 0;
v0xaf2a378e0_0 .var "Cin", 0 0;
v0xaf2a37980_0 .net "Cout", 0 0, L_0xaf2b7f480;  1 drivers
v0xaf2a37a20_0 .net "P", 12 0, L_0xaf3161540;  1 drivers
v0xaf2a37ac0_0 .net "S", 12 0, L_0xaf31615e0;  1 drivers
v0xaf2a37b60_0 .var "expected_sum", 13 0;
S_0xaf2a27480 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a27300;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "A";
    .port_info 1 /INPUT 13 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 13 "P";
    .port_info 5 /OUTPUT 13 "S";
P_0xaf2a10e80 .param/l "N" 0 4 4, +C4<00000000000000000000000000001101>;
v0xaf2a37340_0 .net "A", 12 0, v0xaf2a377a0_0;  1 drivers
v0xaf2a373e0_0 .net "B", 12 0, v0xaf2a37840_0;  1 drivers
v0xaf2a37480_0 .net "C", 12 0, L_0xaf31614a0;  1 drivers
v0xaf2a37520_0 .net "Cin", 0 0, v0xaf2a378e0_0;  1 drivers
v0xaf2a375c0_0 .net "Cout", 0 0, L_0xaf2b7f480;  alias, 1 drivers
v0xaf2a37660_0 .net "P", 12 0, L_0xaf3161540;  alias, 1 drivers
v0xaf2a37700_0 .net "S", 12 0, L_0xaf31615e0;  alias, 1 drivers
L_0xaf2b7dcc0 .part v0xaf2a377a0_0, 1, 1;
L_0xaf2b7dd60 .part v0xaf2a37840_0, 1, 1;
L_0xaf2b7de00 .part L_0xaf31614a0, 0, 1;
L_0xaf2b7dea0 .part v0xaf2a377a0_0, 2, 1;
L_0xaf2b7df40 .part v0xaf2a37840_0, 2, 1;
L_0xaf2b7dfe0 .part L_0xaf31614a0, 1, 1;
L_0xaf2b7e080 .part v0xaf2a377a0_0, 3, 1;
L_0xaf2b7e120 .part v0xaf2a37840_0, 3, 1;
L_0xaf2b7e1c0 .part L_0xaf31614a0, 2, 1;
L_0xaf2b7e260 .part v0xaf2a377a0_0, 4, 1;
L_0xaf2b7e300 .part v0xaf2a37840_0, 4, 1;
L_0xaf2b7e3a0 .part L_0xaf31614a0, 3, 1;
L_0xaf2b7e440 .part v0xaf2a377a0_0, 5, 1;
L_0xaf2b7e4e0 .part v0xaf2a37840_0, 5, 1;
L_0xaf2b7e580 .part L_0xaf31614a0, 4, 1;
L_0xaf2b7e620 .part v0xaf2a377a0_0, 6, 1;
L_0xaf2b7e6c0 .part v0xaf2a37840_0, 6, 1;
L_0xaf2b7e800 .part L_0xaf31614a0, 5, 1;
L_0xaf2b7e8a0 .part v0xaf2a377a0_0, 7, 1;
L_0xaf2b7e940 .part v0xaf2a37840_0, 7, 1;
L_0xaf2b7e9e0 .part L_0xaf31614a0, 6, 1;
L_0xaf2b7e760 .part v0xaf2a377a0_0, 8, 1;
L_0xaf2b7ea80 .part v0xaf2a37840_0, 8, 1;
L_0xaf2b7eb20 .part L_0xaf31614a0, 7, 1;
L_0xaf2b7ebc0 .part v0xaf2a377a0_0, 9, 1;
L_0xaf2b7ec60 .part v0xaf2a37840_0, 9, 1;
L_0xaf2b7ed00 .part L_0xaf31614a0, 8, 1;
L_0xaf2b7eda0 .part v0xaf2a377a0_0, 10, 1;
L_0xaf2b7ee40 .part v0xaf2a37840_0, 10, 1;
L_0xaf2b7eee0 .part L_0xaf31614a0, 9, 1;
L_0xaf2b7ef80 .part v0xaf2a377a0_0, 11, 1;
L_0xaf2b7f020 .part v0xaf2a37840_0, 11, 1;
L_0xaf2b7f0c0 .part L_0xaf31614a0, 10, 1;
L_0xaf2b7f160 .part v0xaf2a377a0_0, 12, 1;
L_0xaf2b7f200 .part v0xaf2a37840_0, 12, 1;
L_0xaf2b7f2a0 .part L_0xaf31614a0, 11, 1;
L_0xaf2b7f340 .part v0xaf2a377a0_0, 0, 1;
L_0xaf2b7f3e0 .part v0xaf2a37840_0, 0, 1;
LS_0xaf31614a0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b86fb0, L_0xaf2b85030, L_0xaf2b852d0, L_0xaf2b85570;
LS_0xaf31614a0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b85810, L_0xaf2b85ab0, L_0xaf2b85d50, L_0xaf2b85ff0;
LS_0xaf31614a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2b86290, L_0xaf2b86530, L_0xaf2b867d0, L_0xaf2b86a70;
LS_0xaf31614a0_0_12 .concat8 [ 1 0 0 0], L_0xaf2b86d10;
L_0xaf31614a0 .concat8 [ 4 4 4 1], LS_0xaf31614a0_0_0, LS_0xaf31614a0_0_4, LS_0xaf31614a0_0_8, LS_0xaf31614a0_0_12;
LS_0xaf3161540_0_0 .concat8 [ 1 1 1 1], L_0xaf2b86d80, L_0xaf2b84e00, L_0xaf2b850a0, L_0xaf2b85340;
LS_0xaf3161540_0_4 .concat8 [ 1 1 1 1], L_0xaf2b855e0, L_0xaf2b85880, L_0xaf2b85b20, L_0xaf2b85dc0;
LS_0xaf3161540_0_8 .concat8 [ 1 1 1 1], L_0xaf2b86060, L_0xaf2b86300, L_0xaf2b865a0, L_0xaf2b86840;
LS_0xaf3161540_0_12 .concat8 [ 1 0 0 0], L_0xaf2b86ae0;
L_0xaf3161540 .concat8 [ 4 4 4 1], LS_0xaf3161540_0_0, LS_0xaf3161540_0_4, LS_0xaf3161540_0_8, LS_0xaf3161540_0_12;
LS_0xaf31615e0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b86df0, L_0xaf2b84e70, L_0xaf2b85110, L_0xaf2b853b0;
LS_0xaf31615e0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b85650, L_0xaf2b858f0, L_0xaf2b85b90, L_0xaf2b85e30;
LS_0xaf31615e0_0_8 .concat8 [ 1 1 1 1], L_0xaf2b860d0, L_0xaf2b86370, L_0xaf2b86610, L_0xaf2b868b0;
LS_0xaf31615e0_0_12 .concat8 [ 1 0 0 0], L_0xaf2b86b50;
L_0xaf31615e0 .concat8 [ 4 4 4 1], LS_0xaf31615e0_0_0, LS_0xaf31615e0_0_4, LS_0xaf31615e0_0_8, LS_0xaf31615e0_0_12;
L_0xaf2b7f480 .part L_0xaf31614a0, 12, 1;
S_0xaf2a27600 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a10ec0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a27780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a27600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28669c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b84e00/d .functor XOR 1, L_0xaf2b7dcc0, L_0xaf2b7dd60, C4<0>, C4<0>;
L_0xaf2b84e00 .delay 1 (1,1,1) L_0xaf2b84e00/d;
L_0xaf2b84e70/d .functor XOR 1, L_0xaf2b84e00, L_0xaf2b7de00, C4<0>, C4<0>;
L_0xaf2b84e70 .delay 1 (1,1,1) L_0xaf2b84e70/d;
L_0xaf2b84ee0/d .functor NAND 1, L_0xaf2b7dcc0, L_0xaf2b7dd60, C4<1>, C4<1>;
L_0xaf2b84ee0 .delay 1 (1,1,1) L_0xaf2b84ee0/d;
L_0xaf2b84f50/d .functor NAND 1, L_0xaf2b7dcc0, L_0xaf2b7de00, C4<1>, C4<1>;
L_0xaf2b84f50 .delay 1 (1,1,1) L_0xaf2b84f50/d;
L_0xaf2b84fc0/d .functor NAND 1, L_0xaf2b7dd60, L_0xaf2b7de00, C4<1>, C4<1>;
L_0xaf2b84fc0 .delay 1 (1,1,1) L_0xaf2b84fc0/d;
L_0xaf2b85030/d .functor NAND 1, L_0xaf2b84ee0, L_0xaf2b84f50, L_0xaf2b84fc0, C4<1>;
L_0xaf2b85030 .delay 1 (1,1,1) L_0xaf2b85030/d;
v0xaf2a2e9e0_0 .net "Cin", 0 0, L_0xaf2b7de00;  1 drivers
v0xaf2a2ea80_0 .net "Cout", 0 0, L_0xaf2b85030;  1 drivers
v0xaf2a2eb20_0 .net "P", 0 0, L_0xaf2b84e00;  1 drivers
v0xaf2a2ebc0_0 .net "S", 0 0, L_0xaf2b84e70;  1 drivers
v0xaf2a2ec60_0 .net "a", 0 0, L_0xaf2b7dcc0;  1 drivers
v0xaf2a2ed00_0 .net "b", 0 0, L_0xaf2b7dd60;  1 drivers
v0xaf2a2eda0_0 .net "naCin", 0 0, L_0xaf2b84f50;  1 drivers
v0xaf2a2ee40_0 .net "nab", 0 0, L_0xaf2b84ee0;  1 drivers
v0xaf2a2eee0_0 .net "nbCin", 0 0, L_0xaf2b84fc0;  1 drivers
S_0xaf2a27900 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a10f00 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a27a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a27900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b850a0/d .functor XOR 1, L_0xaf2b7dea0, L_0xaf2b7df40, C4<0>, C4<0>;
L_0xaf2b850a0 .delay 1 (1,1,1) L_0xaf2b850a0/d;
L_0xaf2b85110/d .functor XOR 1, L_0xaf2b850a0, L_0xaf2b7dfe0, C4<0>, C4<0>;
L_0xaf2b85110 .delay 1 (1,1,1) L_0xaf2b85110/d;
L_0xaf2b85180/d .functor NAND 1, L_0xaf2b7dea0, L_0xaf2b7df40, C4<1>, C4<1>;
L_0xaf2b85180 .delay 1 (1,1,1) L_0xaf2b85180/d;
L_0xaf2b851f0/d .functor NAND 1, L_0xaf2b7dea0, L_0xaf2b7dfe0, C4<1>, C4<1>;
L_0xaf2b851f0 .delay 1 (1,1,1) L_0xaf2b851f0/d;
L_0xaf2b85260/d .functor NAND 1, L_0xaf2b7df40, L_0xaf2b7dfe0, C4<1>, C4<1>;
L_0xaf2b85260 .delay 1 (1,1,1) L_0xaf2b85260/d;
L_0xaf2b852d0/d .functor NAND 1, L_0xaf2b85180, L_0xaf2b851f0, L_0xaf2b85260, C4<1>;
L_0xaf2b852d0 .delay 1 (1,1,1) L_0xaf2b852d0/d;
v0xaf2a2ef80_0 .net "Cin", 0 0, L_0xaf2b7dfe0;  1 drivers
v0xaf2a2f020_0 .net "Cout", 0 0, L_0xaf2b852d0;  1 drivers
v0xaf2a2f0c0_0 .net "P", 0 0, L_0xaf2b850a0;  1 drivers
v0xaf2a2f160_0 .net "S", 0 0, L_0xaf2b85110;  1 drivers
v0xaf2a2f200_0 .net "a", 0 0, L_0xaf2b7dea0;  1 drivers
v0xaf2a2f2a0_0 .net "b", 0 0, L_0xaf2b7df40;  1 drivers
v0xaf2a2f340_0 .net "naCin", 0 0, L_0xaf2b851f0;  1 drivers
v0xaf2a2f3e0_0 .net "nab", 0 0, L_0xaf2b85180;  1 drivers
v0xaf2a2f480_0 .net "nbCin", 0 0, L_0xaf2b85260;  1 drivers
S_0xaf2a27c00 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a10f40 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a27d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a27c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b85340/d .functor XOR 1, L_0xaf2b7e080, L_0xaf2b7e120, C4<0>, C4<0>;
L_0xaf2b85340 .delay 1 (1,1,1) L_0xaf2b85340/d;
L_0xaf2b853b0/d .functor XOR 1, L_0xaf2b85340, L_0xaf2b7e1c0, C4<0>, C4<0>;
L_0xaf2b853b0 .delay 1 (1,1,1) L_0xaf2b853b0/d;
L_0xaf2b85420/d .functor NAND 1, L_0xaf2b7e080, L_0xaf2b7e120, C4<1>, C4<1>;
L_0xaf2b85420 .delay 1 (1,1,1) L_0xaf2b85420/d;
L_0xaf2b85490/d .functor NAND 1, L_0xaf2b7e080, L_0xaf2b7e1c0, C4<1>, C4<1>;
L_0xaf2b85490 .delay 1 (1,1,1) L_0xaf2b85490/d;
L_0xaf2b85500/d .functor NAND 1, L_0xaf2b7e120, L_0xaf2b7e1c0, C4<1>, C4<1>;
L_0xaf2b85500 .delay 1 (1,1,1) L_0xaf2b85500/d;
L_0xaf2b85570/d .functor NAND 1, L_0xaf2b85420, L_0xaf2b85490, L_0xaf2b85500, C4<1>;
L_0xaf2b85570 .delay 1 (1,1,1) L_0xaf2b85570/d;
v0xaf2a2f520_0 .net "Cin", 0 0, L_0xaf2b7e1c0;  1 drivers
v0xaf2a2f5c0_0 .net "Cout", 0 0, L_0xaf2b85570;  1 drivers
v0xaf2a2f660_0 .net "P", 0 0, L_0xaf2b85340;  1 drivers
v0xaf2a2f700_0 .net "S", 0 0, L_0xaf2b853b0;  1 drivers
v0xaf2a2f7a0_0 .net "a", 0 0, L_0xaf2b7e080;  1 drivers
v0xaf2a2f840_0 .net "b", 0 0, L_0xaf2b7e120;  1 drivers
v0xaf2a2f8e0_0 .net "naCin", 0 0, L_0xaf2b85490;  1 drivers
v0xaf2a2f980_0 .net "nab", 0 0, L_0xaf2b85420;  1 drivers
v0xaf2a2fa20_0 .net "nbCin", 0 0, L_0xaf2b85500;  1 drivers
S_0xaf2a30000 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a10f80 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a30180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b855e0/d .functor XOR 1, L_0xaf2b7e260, L_0xaf2b7e300, C4<0>, C4<0>;
L_0xaf2b855e0 .delay 1 (1,1,1) L_0xaf2b855e0/d;
L_0xaf2b85650/d .functor XOR 1, L_0xaf2b855e0, L_0xaf2b7e3a0, C4<0>, C4<0>;
L_0xaf2b85650 .delay 1 (1,1,1) L_0xaf2b85650/d;
L_0xaf2b856c0/d .functor NAND 1, L_0xaf2b7e260, L_0xaf2b7e300, C4<1>, C4<1>;
L_0xaf2b856c0 .delay 1 (1,1,1) L_0xaf2b856c0/d;
L_0xaf2b85730/d .functor NAND 1, L_0xaf2b7e260, L_0xaf2b7e3a0, C4<1>, C4<1>;
L_0xaf2b85730 .delay 1 (1,1,1) L_0xaf2b85730/d;
L_0xaf2b857a0/d .functor NAND 1, L_0xaf2b7e300, L_0xaf2b7e3a0, C4<1>, C4<1>;
L_0xaf2b857a0 .delay 1 (1,1,1) L_0xaf2b857a0/d;
L_0xaf2b85810/d .functor NAND 1, L_0xaf2b856c0, L_0xaf2b85730, L_0xaf2b857a0, C4<1>;
L_0xaf2b85810 .delay 1 (1,1,1) L_0xaf2b85810/d;
v0xaf2a2fac0_0 .net "Cin", 0 0, L_0xaf2b7e3a0;  1 drivers
v0xaf2a2fb60_0 .net "Cout", 0 0, L_0xaf2b85810;  1 drivers
v0xaf2a2fc00_0 .net "P", 0 0, L_0xaf2b855e0;  1 drivers
v0xaf2a2fca0_0 .net "S", 0 0, L_0xaf2b85650;  1 drivers
v0xaf2a2fd40_0 .net "a", 0 0, L_0xaf2b7e260;  1 drivers
v0xaf2a2fde0_0 .net "b", 0 0, L_0xaf2b7e300;  1 drivers
v0xaf2a2fe80_0 .net "naCin", 0 0, L_0xaf2b85730;  1 drivers
v0xaf2a2ff20_0 .net "nab", 0 0, L_0xaf2b856c0;  1 drivers
v0xaf2a34000_0 .net "nbCin", 0 0, L_0xaf2b857a0;  1 drivers
S_0xaf2a30300 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11000 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a30480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b85880/d .functor XOR 1, L_0xaf2b7e440, L_0xaf2b7e4e0, C4<0>, C4<0>;
L_0xaf2b85880 .delay 1 (1,1,1) L_0xaf2b85880/d;
L_0xaf2b858f0/d .functor XOR 1, L_0xaf2b85880, L_0xaf2b7e580, C4<0>, C4<0>;
L_0xaf2b858f0 .delay 1 (1,1,1) L_0xaf2b858f0/d;
L_0xaf2b85960/d .functor NAND 1, L_0xaf2b7e440, L_0xaf2b7e4e0, C4<1>, C4<1>;
L_0xaf2b85960 .delay 1 (1,1,1) L_0xaf2b85960/d;
L_0xaf2b859d0/d .functor NAND 1, L_0xaf2b7e440, L_0xaf2b7e580, C4<1>, C4<1>;
L_0xaf2b859d0 .delay 1 (1,1,1) L_0xaf2b859d0/d;
L_0xaf2b85a40/d .functor NAND 1, L_0xaf2b7e4e0, L_0xaf2b7e580, C4<1>, C4<1>;
L_0xaf2b85a40 .delay 1 (1,1,1) L_0xaf2b85a40/d;
L_0xaf2b85ab0/d .functor NAND 1, L_0xaf2b85960, L_0xaf2b859d0, L_0xaf2b85a40, C4<1>;
L_0xaf2b85ab0 .delay 1 (1,1,1) L_0xaf2b85ab0/d;
v0xaf2a340a0_0 .net "Cin", 0 0, L_0xaf2b7e580;  1 drivers
v0xaf2a34140_0 .net "Cout", 0 0, L_0xaf2b85ab0;  1 drivers
v0xaf2a341e0_0 .net "P", 0 0, L_0xaf2b85880;  1 drivers
v0xaf2a34280_0 .net "S", 0 0, L_0xaf2b858f0;  1 drivers
v0xaf2a34320_0 .net "a", 0 0, L_0xaf2b7e440;  1 drivers
v0xaf2a343c0_0 .net "b", 0 0, L_0xaf2b7e4e0;  1 drivers
v0xaf2a34460_0 .net "naCin", 0 0, L_0xaf2b859d0;  1 drivers
v0xaf2a34500_0 .net "nab", 0 0, L_0xaf2b85960;  1 drivers
v0xaf2a345a0_0 .net "nbCin", 0 0, L_0xaf2b85a40;  1 drivers
S_0xaf2a30600 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11040 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a30780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b85b20/d .functor XOR 1, L_0xaf2b7e620, L_0xaf2b7e6c0, C4<0>, C4<0>;
L_0xaf2b85b20 .delay 1 (1,1,1) L_0xaf2b85b20/d;
L_0xaf2b85b90/d .functor XOR 1, L_0xaf2b85b20, L_0xaf2b7e800, C4<0>, C4<0>;
L_0xaf2b85b90 .delay 1 (1,1,1) L_0xaf2b85b90/d;
L_0xaf2b85c00/d .functor NAND 1, L_0xaf2b7e620, L_0xaf2b7e6c0, C4<1>, C4<1>;
L_0xaf2b85c00 .delay 1 (1,1,1) L_0xaf2b85c00/d;
L_0xaf2b85c70/d .functor NAND 1, L_0xaf2b7e620, L_0xaf2b7e800, C4<1>, C4<1>;
L_0xaf2b85c70 .delay 1 (1,1,1) L_0xaf2b85c70/d;
L_0xaf2b85ce0/d .functor NAND 1, L_0xaf2b7e6c0, L_0xaf2b7e800, C4<1>, C4<1>;
L_0xaf2b85ce0 .delay 1 (1,1,1) L_0xaf2b85ce0/d;
L_0xaf2b85d50/d .functor NAND 1, L_0xaf2b85c00, L_0xaf2b85c70, L_0xaf2b85ce0, C4<1>;
L_0xaf2b85d50 .delay 1 (1,1,1) L_0xaf2b85d50/d;
v0xaf2a34640_0 .net "Cin", 0 0, L_0xaf2b7e800;  1 drivers
v0xaf2a346e0_0 .net "Cout", 0 0, L_0xaf2b85d50;  1 drivers
v0xaf2a34780_0 .net "P", 0 0, L_0xaf2b85b20;  1 drivers
v0xaf2a34820_0 .net "S", 0 0, L_0xaf2b85b90;  1 drivers
v0xaf2a348c0_0 .net "a", 0 0, L_0xaf2b7e620;  1 drivers
v0xaf2a34960_0 .net "b", 0 0, L_0xaf2b7e6c0;  1 drivers
v0xaf2a34a00_0 .net "naCin", 0 0, L_0xaf2b85c70;  1 drivers
v0xaf2a34aa0_0 .net "nab", 0 0, L_0xaf2b85c00;  1 drivers
v0xaf2a34b40_0 .net "nbCin", 0 0, L_0xaf2b85ce0;  1 drivers
S_0xaf2a30900 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11080 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a30a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b85dc0/d .functor XOR 1, L_0xaf2b7e8a0, L_0xaf2b7e940, C4<0>, C4<0>;
L_0xaf2b85dc0 .delay 1 (1,1,1) L_0xaf2b85dc0/d;
L_0xaf2b85e30/d .functor XOR 1, L_0xaf2b85dc0, L_0xaf2b7e9e0, C4<0>, C4<0>;
L_0xaf2b85e30 .delay 1 (1,1,1) L_0xaf2b85e30/d;
L_0xaf2b85ea0/d .functor NAND 1, L_0xaf2b7e8a0, L_0xaf2b7e940, C4<1>, C4<1>;
L_0xaf2b85ea0 .delay 1 (1,1,1) L_0xaf2b85ea0/d;
L_0xaf2b85f10/d .functor NAND 1, L_0xaf2b7e8a0, L_0xaf2b7e9e0, C4<1>, C4<1>;
L_0xaf2b85f10 .delay 1 (1,1,1) L_0xaf2b85f10/d;
L_0xaf2b85f80/d .functor NAND 1, L_0xaf2b7e940, L_0xaf2b7e9e0, C4<1>, C4<1>;
L_0xaf2b85f80 .delay 1 (1,1,1) L_0xaf2b85f80/d;
L_0xaf2b85ff0/d .functor NAND 1, L_0xaf2b85ea0, L_0xaf2b85f10, L_0xaf2b85f80, C4<1>;
L_0xaf2b85ff0 .delay 1 (1,1,1) L_0xaf2b85ff0/d;
v0xaf2a34be0_0 .net "Cin", 0 0, L_0xaf2b7e9e0;  1 drivers
v0xaf2a34c80_0 .net "Cout", 0 0, L_0xaf2b85ff0;  1 drivers
v0xaf2a34d20_0 .net "P", 0 0, L_0xaf2b85dc0;  1 drivers
v0xaf2a34dc0_0 .net "S", 0 0, L_0xaf2b85e30;  1 drivers
v0xaf2a34e60_0 .net "a", 0 0, L_0xaf2b7e8a0;  1 drivers
v0xaf2a34f00_0 .net "b", 0 0, L_0xaf2b7e940;  1 drivers
v0xaf2a34fa0_0 .net "naCin", 0 0, L_0xaf2b85f10;  1 drivers
v0xaf2a35040_0 .net "nab", 0 0, L_0xaf2b85ea0;  1 drivers
v0xaf2a350e0_0 .net "nbCin", 0 0, L_0xaf2b85f80;  1 drivers
S_0xaf2a30c00 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a110c0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a30d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b86060/d .functor XOR 1, L_0xaf2b7e760, L_0xaf2b7ea80, C4<0>, C4<0>;
L_0xaf2b86060 .delay 1 (1,1,1) L_0xaf2b86060/d;
L_0xaf2b860d0/d .functor XOR 1, L_0xaf2b86060, L_0xaf2b7eb20, C4<0>, C4<0>;
L_0xaf2b860d0 .delay 1 (1,1,1) L_0xaf2b860d0/d;
L_0xaf2b86140/d .functor NAND 1, L_0xaf2b7e760, L_0xaf2b7ea80, C4<1>, C4<1>;
L_0xaf2b86140 .delay 1 (1,1,1) L_0xaf2b86140/d;
L_0xaf2b861b0/d .functor NAND 1, L_0xaf2b7e760, L_0xaf2b7eb20, C4<1>, C4<1>;
L_0xaf2b861b0 .delay 1 (1,1,1) L_0xaf2b861b0/d;
L_0xaf2b86220/d .functor NAND 1, L_0xaf2b7ea80, L_0xaf2b7eb20, C4<1>, C4<1>;
L_0xaf2b86220 .delay 1 (1,1,1) L_0xaf2b86220/d;
L_0xaf2b86290/d .functor NAND 1, L_0xaf2b86140, L_0xaf2b861b0, L_0xaf2b86220, C4<1>;
L_0xaf2b86290 .delay 1 (1,1,1) L_0xaf2b86290/d;
v0xaf2a35180_0 .net "Cin", 0 0, L_0xaf2b7eb20;  1 drivers
v0xaf2a35220_0 .net "Cout", 0 0, L_0xaf2b86290;  1 drivers
v0xaf2a352c0_0 .net "P", 0 0, L_0xaf2b86060;  1 drivers
v0xaf2a35360_0 .net "S", 0 0, L_0xaf2b860d0;  1 drivers
v0xaf2a35400_0 .net "a", 0 0, L_0xaf2b7e760;  1 drivers
v0xaf2a354a0_0 .net "b", 0 0, L_0xaf2b7ea80;  1 drivers
v0xaf2a35540_0 .net "naCin", 0 0, L_0xaf2b861b0;  1 drivers
v0xaf2a355e0_0 .net "nab", 0 0, L_0xaf2b86140;  1 drivers
v0xaf2a35680_0 .net "nbCin", 0 0, L_0xaf2b86220;  1 drivers
S_0xaf2a30f00 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a10fc0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a31080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a30f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b86300/d .functor XOR 1, L_0xaf2b7ebc0, L_0xaf2b7ec60, C4<0>, C4<0>;
L_0xaf2b86300 .delay 1 (1,1,1) L_0xaf2b86300/d;
L_0xaf2b86370/d .functor XOR 1, L_0xaf2b86300, L_0xaf2b7ed00, C4<0>, C4<0>;
L_0xaf2b86370 .delay 1 (1,1,1) L_0xaf2b86370/d;
L_0xaf2b863e0/d .functor NAND 1, L_0xaf2b7ebc0, L_0xaf2b7ec60, C4<1>, C4<1>;
L_0xaf2b863e0 .delay 1 (1,1,1) L_0xaf2b863e0/d;
L_0xaf2b86450/d .functor NAND 1, L_0xaf2b7ebc0, L_0xaf2b7ed00, C4<1>, C4<1>;
L_0xaf2b86450 .delay 1 (1,1,1) L_0xaf2b86450/d;
L_0xaf2b864c0/d .functor NAND 1, L_0xaf2b7ec60, L_0xaf2b7ed00, C4<1>, C4<1>;
L_0xaf2b864c0 .delay 1 (1,1,1) L_0xaf2b864c0/d;
L_0xaf2b86530/d .functor NAND 1, L_0xaf2b863e0, L_0xaf2b86450, L_0xaf2b864c0, C4<1>;
L_0xaf2b86530 .delay 1 (1,1,1) L_0xaf2b86530/d;
v0xaf2a35720_0 .net "Cin", 0 0, L_0xaf2b7ed00;  1 drivers
v0xaf2a357c0_0 .net "Cout", 0 0, L_0xaf2b86530;  1 drivers
v0xaf2a35860_0 .net "P", 0 0, L_0xaf2b86300;  1 drivers
v0xaf2a35900_0 .net "S", 0 0, L_0xaf2b86370;  1 drivers
v0xaf2a359a0_0 .net "a", 0 0, L_0xaf2b7ebc0;  1 drivers
v0xaf2a35a40_0 .net "b", 0 0, L_0xaf2b7ec60;  1 drivers
v0xaf2a35ae0_0 .net "naCin", 0 0, L_0xaf2b86450;  1 drivers
v0xaf2a35b80_0 .net "nab", 0 0, L_0xaf2b863e0;  1 drivers
v0xaf2a35c20_0 .net "nbCin", 0 0, L_0xaf2b864c0;  1 drivers
S_0xaf2a31200 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11100 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a31380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a31200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b865a0/d .functor XOR 1, L_0xaf2b7eda0, L_0xaf2b7ee40, C4<0>, C4<0>;
L_0xaf2b865a0 .delay 1 (1,1,1) L_0xaf2b865a0/d;
L_0xaf2b86610/d .functor XOR 1, L_0xaf2b865a0, L_0xaf2b7eee0, C4<0>, C4<0>;
L_0xaf2b86610 .delay 1 (1,1,1) L_0xaf2b86610/d;
L_0xaf2b86680/d .functor NAND 1, L_0xaf2b7eda0, L_0xaf2b7ee40, C4<1>, C4<1>;
L_0xaf2b86680 .delay 1 (1,1,1) L_0xaf2b86680/d;
L_0xaf2b866f0/d .functor NAND 1, L_0xaf2b7eda0, L_0xaf2b7eee0, C4<1>, C4<1>;
L_0xaf2b866f0 .delay 1 (1,1,1) L_0xaf2b866f0/d;
L_0xaf2b86760/d .functor NAND 1, L_0xaf2b7ee40, L_0xaf2b7eee0, C4<1>, C4<1>;
L_0xaf2b86760 .delay 1 (1,1,1) L_0xaf2b86760/d;
L_0xaf2b867d0/d .functor NAND 1, L_0xaf2b86680, L_0xaf2b866f0, L_0xaf2b86760, C4<1>;
L_0xaf2b867d0 .delay 1 (1,1,1) L_0xaf2b867d0/d;
v0xaf2a35cc0_0 .net "Cin", 0 0, L_0xaf2b7eee0;  1 drivers
v0xaf2a35d60_0 .net "Cout", 0 0, L_0xaf2b867d0;  1 drivers
v0xaf2a35e00_0 .net "P", 0 0, L_0xaf2b865a0;  1 drivers
v0xaf2a35ea0_0 .net "S", 0 0, L_0xaf2b86610;  1 drivers
v0xaf2a35f40_0 .net "a", 0 0, L_0xaf2b7eda0;  1 drivers
v0xaf2a35fe0_0 .net "b", 0 0, L_0xaf2b7ee40;  1 drivers
v0xaf2a36080_0 .net "naCin", 0 0, L_0xaf2b866f0;  1 drivers
v0xaf2a36120_0 .net "nab", 0 0, L_0xaf2b86680;  1 drivers
v0xaf2a361c0_0 .net "nbCin", 0 0, L_0xaf2b86760;  1 drivers
S_0xaf2a31500 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11140 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a31680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a31500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b86840/d .functor XOR 1, L_0xaf2b7ef80, L_0xaf2b7f020, C4<0>, C4<0>;
L_0xaf2b86840 .delay 1 (1,1,1) L_0xaf2b86840/d;
L_0xaf2b868b0/d .functor XOR 1, L_0xaf2b86840, L_0xaf2b7f0c0, C4<0>, C4<0>;
L_0xaf2b868b0 .delay 1 (1,1,1) L_0xaf2b868b0/d;
L_0xaf2b86920/d .functor NAND 1, L_0xaf2b7ef80, L_0xaf2b7f020, C4<1>, C4<1>;
L_0xaf2b86920 .delay 1 (1,1,1) L_0xaf2b86920/d;
L_0xaf2b86990/d .functor NAND 1, L_0xaf2b7ef80, L_0xaf2b7f0c0, C4<1>, C4<1>;
L_0xaf2b86990 .delay 1 (1,1,1) L_0xaf2b86990/d;
L_0xaf2b86a00/d .functor NAND 1, L_0xaf2b7f020, L_0xaf2b7f0c0, C4<1>, C4<1>;
L_0xaf2b86a00 .delay 1 (1,1,1) L_0xaf2b86a00/d;
L_0xaf2b86a70/d .functor NAND 1, L_0xaf2b86920, L_0xaf2b86990, L_0xaf2b86a00, C4<1>;
L_0xaf2b86a70 .delay 1 (1,1,1) L_0xaf2b86a70/d;
v0xaf2a36260_0 .net "Cin", 0 0, L_0xaf2b7f0c0;  1 drivers
v0xaf2a36300_0 .net "Cout", 0 0, L_0xaf2b86a70;  1 drivers
v0xaf2a363a0_0 .net "P", 0 0, L_0xaf2b86840;  1 drivers
v0xaf2a36440_0 .net "S", 0 0, L_0xaf2b868b0;  1 drivers
v0xaf2a364e0_0 .net "a", 0 0, L_0xaf2b7ef80;  1 drivers
v0xaf2a36580_0 .net "b", 0 0, L_0xaf2b7f020;  1 drivers
v0xaf2a36620_0 .net "naCin", 0 0, L_0xaf2b86990;  1 drivers
v0xaf2a366c0_0 .net "nab", 0 0, L_0xaf2b86920;  1 drivers
v0xaf2a36760_0 .net "nbCin", 0 0, L_0xaf2b86a00;  1 drivers
S_0xaf2a31800 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a27480;
 .timescale -9 -9;
P_0xaf2a11180 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a31980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a31800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2866f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2866fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b86ae0/d .functor XOR 1, L_0xaf2b7f160, L_0xaf2b7f200, C4<0>, C4<0>;
L_0xaf2b86ae0 .delay 1 (1,1,1) L_0xaf2b86ae0/d;
L_0xaf2b86b50/d .functor XOR 1, L_0xaf2b86ae0, L_0xaf2b7f2a0, C4<0>, C4<0>;
L_0xaf2b86b50 .delay 1 (1,1,1) L_0xaf2b86b50/d;
L_0xaf2b86bc0/d .functor NAND 1, L_0xaf2b7f160, L_0xaf2b7f200, C4<1>, C4<1>;
L_0xaf2b86bc0 .delay 1 (1,1,1) L_0xaf2b86bc0/d;
L_0xaf2b86c30/d .functor NAND 1, L_0xaf2b7f160, L_0xaf2b7f2a0, C4<1>, C4<1>;
L_0xaf2b86c30 .delay 1 (1,1,1) L_0xaf2b86c30/d;
L_0xaf2b86ca0/d .functor NAND 1, L_0xaf2b7f200, L_0xaf2b7f2a0, C4<1>, C4<1>;
L_0xaf2b86ca0 .delay 1 (1,1,1) L_0xaf2b86ca0/d;
L_0xaf2b86d10/d .functor NAND 1, L_0xaf2b86bc0, L_0xaf2b86c30, L_0xaf2b86ca0, C4<1>;
L_0xaf2b86d10 .delay 1 (1,1,1) L_0xaf2b86d10/d;
v0xaf2a36800_0 .net "Cin", 0 0, L_0xaf2b7f2a0;  1 drivers
v0xaf2a368a0_0 .net "Cout", 0 0, L_0xaf2b86d10;  1 drivers
v0xaf2a36940_0 .net "P", 0 0, L_0xaf2b86ae0;  1 drivers
v0xaf2a369e0_0 .net "S", 0 0, L_0xaf2b86b50;  1 drivers
v0xaf2a36a80_0 .net "a", 0 0, L_0xaf2b7f160;  1 drivers
v0xaf2a36b20_0 .net "b", 0 0, L_0xaf2b7f200;  1 drivers
v0xaf2a36bc0_0 .net "naCin", 0 0, L_0xaf2b86c30;  1 drivers
v0xaf2a36c60_0 .net "nab", 0 0, L_0xaf2b86bc0;  1 drivers
v0xaf2a36d00_0 .net "nbCin", 0 0, L_0xaf2b86ca0;  1 drivers
S_0xaf2a31b00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a27480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b86d80/d .functor XOR 1, L_0xaf2b7f340, L_0xaf2b7f3e0, C4<0>, C4<0>;
L_0xaf2b86d80 .delay 1 (1,1,1) L_0xaf2b86d80/d;
L_0xaf2b86df0/d .functor XOR 1, L_0xaf2b86d80, v0xaf2a378e0_0, C4<0>, C4<0>;
L_0xaf2b86df0 .delay 1 (1,1,1) L_0xaf2b86df0/d;
L_0xaf2b86e60/d .functor NAND 1, L_0xaf2b7f340, L_0xaf2b7f3e0, C4<1>, C4<1>;
L_0xaf2b86e60 .delay 1 (1,1,1) L_0xaf2b86e60/d;
L_0xaf2b86ed0/d .functor NAND 1, L_0xaf2b7f340, v0xaf2a378e0_0, C4<1>, C4<1>;
L_0xaf2b86ed0 .delay 1 (1,1,1) L_0xaf2b86ed0/d;
L_0xaf2b86f40/d .functor NAND 1, L_0xaf2b7f3e0, v0xaf2a378e0_0, C4<1>, C4<1>;
L_0xaf2b86f40 .delay 1 (1,1,1) L_0xaf2b86f40/d;
L_0xaf2b86fb0/d .functor NAND 1, L_0xaf2b86e60, L_0xaf2b86ed0, L_0xaf2b86f40, C4<1>;
L_0xaf2b86fb0 .delay 1 (1,1,1) L_0xaf2b86fb0/d;
v0xaf2a36da0_0 .net "Cin", 0 0, v0xaf2a378e0_0;  alias, 1 drivers
v0xaf2a36e40_0 .net "Cout", 0 0, L_0xaf2b86fb0;  1 drivers
v0xaf2a36ee0_0 .net "P", 0 0, L_0xaf2b86d80;  1 drivers
v0xaf2a36f80_0 .net "S", 0 0, L_0xaf2b86df0;  1 drivers
v0xaf2a37020_0 .net "a", 0 0, L_0xaf2b7f340;  1 drivers
v0xaf2a370c0_0 .net "b", 0 0, L_0xaf2b7f3e0;  1 drivers
v0xaf2a37160_0 .net "naCin", 0 0, L_0xaf2b86ed0;  1 drivers
v0xaf2a37200_0 .net "nab", 0 0, L_0xaf2b86e60;  1 drivers
v0xaf2a372a0_0 .net "nbCin", 0 0, L_0xaf2b86f40;  1 drivers
S_0xaf2a31c80 .scope generate, "WIDTH_TEST[14]" "WIDTH_TEST[14]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a11200 .param/l "w" 1 3 21, +C4<01110>;
v0xaf2a40fa0_0 .var "A", 13 0;
v0xaf2a41040_0 .var "B", 13 0;
v0xaf2a410e0_0 .var "Cin", 0 0;
v0xaf2a41180_0 .net "Cout", 0 0, L_0xaf2b90f00;  1 drivers
v0xaf2a41220_0 .net "P", 13 0, L_0xaf3161720;  1 drivers
v0xaf2a412c0_0 .net "S", 13 0, L_0xaf31617c0;  1 drivers
v0xaf2a41360_0 .var "expected_sum", 14 0;
S_0xaf2a31e00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a31c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 14 "A";
    .port_info 1 /INPUT 14 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 14 "P";
    .port_info 5 /OUTPUT 14 "S";
P_0xaf2a11240 .param/l "N" 0 4 4, +C4<00000000000000000000000000001110>;
v0xaf2a40b40_0 .net "A", 13 0, v0xaf2a40fa0_0;  1 drivers
v0xaf2a40be0_0 .net "B", 13 0, v0xaf2a41040_0;  1 drivers
v0xaf2a40c80_0 .net "C", 13 0, L_0xaf3161680;  1 drivers
v0xaf2a40d20_0 .net "Cin", 0 0, v0xaf2a410e0_0;  1 drivers
v0xaf2a40dc0_0 .net "Cout", 0 0, L_0xaf2b90f00;  alias, 1 drivers
v0xaf2a40e60_0 .net "P", 13 0, L_0xaf3161720;  alias, 1 drivers
v0xaf2a40f00_0 .net "S", 13 0, L_0xaf31617c0;  alias, 1 drivers
L_0xaf2b7f520 .part v0xaf2a40fa0_0, 1, 1;
L_0xaf2b7f5c0 .part v0xaf2a41040_0, 1, 1;
L_0xaf2b7f660 .part L_0xaf3161680, 0, 1;
L_0xaf2b7f700 .part v0xaf2a40fa0_0, 2, 1;
L_0xaf2b7f7a0 .part v0xaf2a41040_0, 2, 1;
L_0xaf2b7f840 .part L_0xaf3161680, 1, 1;
L_0xaf2b7f8e0 .part v0xaf2a40fa0_0, 3, 1;
L_0xaf2b7f980 .part v0xaf2a41040_0, 3, 1;
L_0xaf2b7fa20 .part L_0xaf3161680, 2, 1;
L_0xaf2b7fac0 .part v0xaf2a40fa0_0, 4, 1;
L_0xaf2b7fb60 .part v0xaf2a41040_0, 4, 1;
L_0xaf2b7fc00 .part L_0xaf3161680, 3, 1;
L_0xaf2b7fca0 .part v0xaf2a40fa0_0, 5, 1;
L_0xaf2b7fd40 .part v0xaf2a41040_0, 5, 1;
L_0xaf2b7fde0 .part L_0xaf3161680, 4, 1;
L_0xaf2b7fe80 .part v0xaf2a40fa0_0, 6, 1;
L_0xaf2b7ff20 .part v0xaf2a41040_0, 6, 1;
L_0xaf2b900a0 .part L_0xaf3161680, 5, 1;
L_0xaf2b90140 .part v0xaf2a40fa0_0, 7, 1;
L_0xaf2b901e0 .part v0xaf2a41040_0, 7, 1;
L_0xaf2b90280 .part L_0xaf3161680, 6, 1;
L_0xaf2b90000 .part v0xaf2a40fa0_0, 8, 1;
L_0xaf2b90320 .part v0xaf2a41040_0, 8, 1;
L_0xaf2b903c0 .part L_0xaf3161680, 7, 1;
L_0xaf2b90460 .part v0xaf2a40fa0_0, 9, 1;
L_0xaf2b90500 .part v0xaf2a41040_0, 9, 1;
L_0xaf2b905a0 .part L_0xaf3161680, 8, 1;
L_0xaf2b90640 .part v0xaf2a40fa0_0, 10, 1;
L_0xaf2b906e0 .part v0xaf2a41040_0, 10, 1;
L_0xaf2b90780 .part L_0xaf3161680, 9, 1;
L_0xaf2b90820 .part v0xaf2a40fa0_0, 11, 1;
L_0xaf2b908c0 .part v0xaf2a41040_0, 11, 1;
L_0xaf2b90960 .part L_0xaf3161680, 10, 1;
L_0xaf2b90a00 .part v0xaf2a40fa0_0, 12, 1;
L_0xaf2b90aa0 .part v0xaf2a41040_0, 12, 1;
L_0xaf2b90b40 .part L_0xaf3161680, 11, 1;
L_0xaf2b90be0 .part v0xaf2a40fa0_0, 13, 1;
L_0xaf2b90c80 .part v0xaf2a41040_0, 13, 1;
L_0xaf2b90d20 .part L_0xaf3161680, 12, 1;
L_0xaf2b90dc0 .part v0xaf2a40fa0_0, 0, 1;
L_0xaf2b90e60 .part v0xaf2a41040_0, 0, 1;
LS_0xaf3161680_0_0 .concat8 [ 1 1 1 1], L_0xaf2b95490, L_0xaf2b87250, L_0xaf2b874f0, L_0xaf2b87790;
LS_0xaf3161680_0_4 .concat8 [ 1 1 1 1], L_0xaf2b87a30, L_0xaf2b87cd0, L_0xaf2b87f70, L_0xaf2b94230;
LS_0xaf3161680_0_8 .concat8 [ 1 1 1 1], L_0xaf2b944d0, L_0xaf2b94770, L_0xaf2b94a10, L_0xaf2b94cb0;
LS_0xaf3161680_0_12 .concat8 [ 1 1 0 0], L_0xaf2b94f50, L_0xaf2b951f0;
L_0xaf3161680 .concat8 [ 4 4 4 2], LS_0xaf3161680_0_0, LS_0xaf3161680_0_4, LS_0xaf3161680_0_8, LS_0xaf3161680_0_12;
LS_0xaf3161720_0_0 .concat8 [ 1 1 1 1], L_0xaf2b95260, L_0xaf2b87020, L_0xaf2b872c0, L_0xaf2b87560;
LS_0xaf3161720_0_4 .concat8 [ 1 1 1 1], L_0xaf2b87800, L_0xaf2b87aa0, L_0xaf2b87d40, L_0xaf2b94000;
LS_0xaf3161720_0_8 .concat8 [ 1 1 1 1], L_0xaf2b942a0, L_0xaf2b94540, L_0xaf2b947e0, L_0xaf2b94a80;
LS_0xaf3161720_0_12 .concat8 [ 1 1 0 0], L_0xaf2b94d20, L_0xaf2b94fc0;
L_0xaf3161720 .concat8 [ 4 4 4 2], LS_0xaf3161720_0_0, LS_0xaf3161720_0_4, LS_0xaf3161720_0_8, LS_0xaf3161720_0_12;
LS_0xaf31617c0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b952d0, L_0xaf2b87090, L_0xaf2b87330, L_0xaf2b875d0;
LS_0xaf31617c0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b87870, L_0xaf2b87b10, L_0xaf2b87db0, L_0xaf2b94070;
LS_0xaf31617c0_0_8 .concat8 [ 1 1 1 1], L_0xaf2b94310, L_0xaf2b945b0, L_0xaf2b94850, L_0xaf2b94af0;
LS_0xaf31617c0_0_12 .concat8 [ 1 1 0 0], L_0xaf2b94d90, L_0xaf2b95030;
L_0xaf31617c0 .concat8 [ 4 4 4 2], LS_0xaf31617c0_0_0, LS_0xaf31617c0_0_4, LS_0xaf31617c0_0_8, LS_0xaf31617c0_0_12;
L_0xaf2b90f00 .part L_0xaf3161680, 13, 1;
S_0xaf2a31f80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11280 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a32100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a31f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28670c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b87020/d .functor XOR 1, L_0xaf2b7f520, L_0xaf2b7f5c0, C4<0>, C4<0>;
L_0xaf2b87020 .delay 1 (1,1,1) L_0xaf2b87020/d;
L_0xaf2b87090/d .functor XOR 1, L_0xaf2b87020, L_0xaf2b7f660, C4<0>, C4<0>;
L_0xaf2b87090 .delay 1 (1,1,1) L_0xaf2b87090/d;
L_0xaf2b87100/d .functor NAND 1, L_0xaf2b7f520, L_0xaf2b7f5c0, C4<1>, C4<1>;
L_0xaf2b87100 .delay 1 (1,1,1) L_0xaf2b87100/d;
L_0xaf2b87170/d .functor NAND 1, L_0xaf2b7f520, L_0xaf2b7f660, C4<1>, C4<1>;
L_0xaf2b87170 .delay 1 (1,1,1) L_0xaf2b87170/d;
L_0xaf2b871e0/d .functor NAND 1, L_0xaf2b7f5c0, L_0xaf2b7f660, C4<1>, C4<1>;
L_0xaf2b871e0 .delay 1 (1,1,1) L_0xaf2b871e0/d;
L_0xaf2b87250/d .functor NAND 1, L_0xaf2b87100, L_0xaf2b87170, L_0xaf2b871e0, C4<1>;
L_0xaf2b87250 .delay 1 (1,1,1) L_0xaf2b87250/d;
v0xaf2a37c00_0 .net "Cin", 0 0, L_0xaf2b7f660;  1 drivers
v0xaf2a37ca0_0 .net "Cout", 0 0, L_0xaf2b87250;  1 drivers
v0xaf2a37d40_0 .net "P", 0 0, L_0xaf2b87020;  1 drivers
v0xaf2a37de0_0 .net "S", 0 0, L_0xaf2b87090;  1 drivers
v0xaf2a37e80_0 .net "a", 0 0, L_0xaf2b7f520;  1 drivers
v0xaf2a37f20_0 .net "b", 0 0, L_0xaf2b7f5c0;  1 drivers
v0xaf2a38000_0 .net "naCin", 0 0, L_0xaf2b87170;  1 drivers
v0xaf2a380a0_0 .net "nab", 0 0, L_0xaf2b87100;  1 drivers
v0xaf2a38140_0 .net "nbCin", 0 0, L_0xaf2b871e0;  1 drivers
S_0xaf2a32280 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a112c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a32400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a32280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b872c0/d .functor XOR 1, L_0xaf2b7f700, L_0xaf2b7f7a0, C4<0>, C4<0>;
L_0xaf2b872c0 .delay 1 (1,1,1) L_0xaf2b872c0/d;
L_0xaf2b87330/d .functor XOR 1, L_0xaf2b872c0, L_0xaf2b7f840, C4<0>, C4<0>;
L_0xaf2b87330 .delay 1 (1,1,1) L_0xaf2b87330/d;
L_0xaf2b873a0/d .functor NAND 1, L_0xaf2b7f700, L_0xaf2b7f7a0, C4<1>, C4<1>;
L_0xaf2b873a0 .delay 1 (1,1,1) L_0xaf2b873a0/d;
L_0xaf2b87410/d .functor NAND 1, L_0xaf2b7f700, L_0xaf2b7f840, C4<1>, C4<1>;
L_0xaf2b87410 .delay 1 (1,1,1) L_0xaf2b87410/d;
L_0xaf2b87480/d .functor NAND 1, L_0xaf2b7f7a0, L_0xaf2b7f840, C4<1>, C4<1>;
L_0xaf2b87480 .delay 1 (1,1,1) L_0xaf2b87480/d;
L_0xaf2b874f0/d .functor NAND 1, L_0xaf2b873a0, L_0xaf2b87410, L_0xaf2b87480, C4<1>;
L_0xaf2b874f0 .delay 1 (1,1,1) L_0xaf2b874f0/d;
v0xaf2a381e0_0 .net "Cin", 0 0, L_0xaf2b7f840;  1 drivers
v0xaf2a38280_0 .net "Cout", 0 0, L_0xaf2b874f0;  1 drivers
v0xaf2a38320_0 .net "P", 0 0, L_0xaf2b872c0;  1 drivers
v0xaf2a383c0_0 .net "S", 0 0, L_0xaf2b87330;  1 drivers
v0xaf2a38460_0 .net "a", 0 0, L_0xaf2b7f700;  1 drivers
v0xaf2a38500_0 .net "b", 0 0, L_0xaf2b7f7a0;  1 drivers
v0xaf2a385a0_0 .net "naCin", 0 0, L_0xaf2b87410;  1 drivers
v0xaf2a38640_0 .net "nab", 0 0, L_0xaf2b873a0;  1 drivers
v0xaf2a386e0_0 .net "nbCin", 0 0, L_0xaf2b87480;  1 drivers
S_0xaf2a32580 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11300 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a32700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a32580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28671c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b87560/d .functor XOR 1, L_0xaf2b7f8e0, L_0xaf2b7f980, C4<0>, C4<0>;
L_0xaf2b87560 .delay 1 (1,1,1) L_0xaf2b87560/d;
L_0xaf2b875d0/d .functor XOR 1, L_0xaf2b87560, L_0xaf2b7fa20, C4<0>, C4<0>;
L_0xaf2b875d0 .delay 1 (1,1,1) L_0xaf2b875d0/d;
L_0xaf2b87640/d .functor NAND 1, L_0xaf2b7f8e0, L_0xaf2b7f980, C4<1>, C4<1>;
L_0xaf2b87640 .delay 1 (1,1,1) L_0xaf2b87640/d;
L_0xaf2b876b0/d .functor NAND 1, L_0xaf2b7f8e0, L_0xaf2b7fa20, C4<1>, C4<1>;
L_0xaf2b876b0 .delay 1 (1,1,1) L_0xaf2b876b0/d;
L_0xaf2b87720/d .functor NAND 1, L_0xaf2b7f980, L_0xaf2b7fa20, C4<1>, C4<1>;
L_0xaf2b87720 .delay 1 (1,1,1) L_0xaf2b87720/d;
L_0xaf2b87790/d .functor NAND 1, L_0xaf2b87640, L_0xaf2b876b0, L_0xaf2b87720, C4<1>;
L_0xaf2b87790 .delay 1 (1,1,1) L_0xaf2b87790/d;
v0xaf2a38780_0 .net "Cin", 0 0, L_0xaf2b7fa20;  1 drivers
v0xaf2a38820_0 .net "Cout", 0 0, L_0xaf2b87790;  1 drivers
v0xaf2a388c0_0 .net "P", 0 0, L_0xaf2b87560;  1 drivers
v0xaf2a38960_0 .net "S", 0 0, L_0xaf2b875d0;  1 drivers
v0xaf2a38a00_0 .net "a", 0 0, L_0xaf2b7f8e0;  1 drivers
v0xaf2a38aa0_0 .net "b", 0 0, L_0xaf2b7f980;  1 drivers
v0xaf2a38b40_0 .net "naCin", 0 0, L_0xaf2b876b0;  1 drivers
v0xaf2a38be0_0 .net "nab", 0 0, L_0xaf2b87640;  1 drivers
v0xaf2a38c80_0 .net "nbCin", 0 0, L_0xaf2b87720;  1 drivers
S_0xaf2a32880 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11340 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a32a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a32880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b87800/d .functor XOR 1, L_0xaf2b7fac0, L_0xaf2b7fb60, C4<0>, C4<0>;
L_0xaf2b87800 .delay 1 (1,1,1) L_0xaf2b87800/d;
L_0xaf2b87870/d .functor XOR 1, L_0xaf2b87800, L_0xaf2b7fc00, C4<0>, C4<0>;
L_0xaf2b87870 .delay 1 (1,1,1) L_0xaf2b87870/d;
L_0xaf2b878e0/d .functor NAND 1, L_0xaf2b7fac0, L_0xaf2b7fb60, C4<1>, C4<1>;
L_0xaf2b878e0 .delay 1 (1,1,1) L_0xaf2b878e0/d;
L_0xaf2b87950/d .functor NAND 1, L_0xaf2b7fac0, L_0xaf2b7fc00, C4<1>, C4<1>;
L_0xaf2b87950 .delay 1 (1,1,1) L_0xaf2b87950/d;
L_0xaf2b879c0/d .functor NAND 1, L_0xaf2b7fb60, L_0xaf2b7fc00, C4<1>, C4<1>;
L_0xaf2b879c0 .delay 1 (1,1,1) L_0xaf2b879c0/d;
L_0xaf2b87a30/d .functor NAND 1, L_0xaf2b878e0, L_0xaf2b87950, L_0xaf2b879c0, C4<1>;
L_0xaf2b87a30 .delay 1 (1,1,1) L_0xaf2b87a30/d;
v0xaf2a38d20_0 .net "Cin", 0 0, L_0xaf2b7fc00;  1 drivers
v0xaf2a38dc0_0 .net "Cout", 0 0, L_0xaf2b87a30;  1 drivers
v0xaf2a38e60_0 .net "P", 0 0, L_0xaf2b87800;  1 drivers
v0xaf2a38f00_0 .net "S", 0 0, L_0xaf2b87870;  1 drivers
v0xaf2a38fa0_0 .net "a", 0 0, L_0xaf2b7fac0;  1 drivers
v0xaf2a39040_0 .net "b", 0 0, L_0xaf2b7fb60;  1 drivers
v0xaf2a390e0_0 .net "naCin", 0 0, L_0xaf2b87950;  1 drivers
v0xaf2a39180_0 .net "nab", 0 0, L_0xaf2b878e0;  1 drivers
v0xaf2a39220_0 .net "nbCin", 0 0, L_0xaf2b879c0;  1 drivers
S_0xaf2a32b80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a113c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a32d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a32b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28672c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b87aa0/d .functor XOR 1, L_0xaf2b7fca0, L_0xaf2b7fd40, C4<0>, C4<0>;
L_0xaf2b87aa0 .delay 1 (1,1,1) L_0xaf2b87aa0/d;
L_0xaf2b87b10/d .functor XOR 1, L_0xaf2b87aa0, L_0xaf2b7fde0, C4<0>, C4<0>;
L_0xaf2b87b10 .delay 1 (1,1,1) L_0xaf2b87b10/d;
L_0xaf2b87b80/d .functor NAND 1, L_0xaf2b7fca0, L_0xaf2b7fd40, C4<1>, C4<1>;
L_0xaf2b87b80 .delay 1 (1,1,1) L_0xaf2b87b80/d;
L_0xaf2b87bf0/d .functor NAND 1, L_0xaf2b7fca0, L_0xaf2b7fde0, C4<1>, C4<1>;
L_0xaf2b87bf0 .delay 1 (1,1,1) L_0xaf2b87bf0/d;
L_0xaf2b87c60/d .functor NAND 1, L_0xaf2b7fd40, L_0xaf2b7fde0, C4<1>, C4<1>;
L_0xaf2b87c60 .delay 1 (1,1,1) L_0xaf2b87c60/d;
L_0xaf2b87cd0/d .functor NAND 1, L_0xaf2b87b80, L_0xaf2b87bf0, L_0xaf2b87c60, C4<1>;
L_0xaf2b87cd0 .delay 1 (1,1,1) L_0xaf2b87cd0/d;
v0xaf2a392c0_0 .net "Cin", 0 0, L_0xaf2b7fde0;  1 drivers
v0xaf2a39360_0 .net "Cout", 0 0, L_0xaf2b87cd0;  1 drivers
v0xaf2a39400_0 .net "P", 0 0, L_0xaf2b87aa0;  1 drivers
v0xaf2a394a0_0 .net "S", 0 0, L_0xaf2b87b10;  1 drivers
v0xaf2a39540_0 .net "a", 0 0, L_0xaf2b7fca0;  1 drivers
v0xaf2a395e0_0 .net "b", 0 0, L_0xaf2b7fd40;  1 drivers
v0xaf2a39680_0 .net "naCin", 0 0, L_0xaf2b87bf0;  1 drivers
v0xaf2a39720_0 .net "nab", 0 0, L_0xaf2b87b80;  1 drivers
v0xaf2a397c0_0 .net "nbCin", 0 0, L_0xaf2b87c60;  1 drivers
S_0xaf2a32e80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11400 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a33000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a32e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b87d40/d .functor XOR 1, L_0xaf2b7fe80, L_0xaf2b7ff20, C4<0>, C4<0>;
L_0xaf2b87d40 .delay 1 (1,1,1) L_0xaf2b87d40/d;
L_0xaf2b87db0/d .functor XOR 1, L_0xaf2b87d40, L_0xaf2b900a0, C4<0>, C4<0>;
L_0xaf2b87db0 .delay 1 (1,1,1) L_0xaf2b87db0/d;
L_0xaf2b87e20/d .functor NAND 1, L_0xaf2b7fe80, L_0xaf2b7ff20, C4<1>, C4<1>;
L_0xaf2b87e20 .delay 1 (1,1,1) L_0xaf2b87e20/d;
L_0xaf2b87e90/d .functor NAND 1, L_0xaf2b7fe80, L_0xaf2b900a0, C4<1>, C4<1>;
L_0xaf2b87e90 .delay 1 (1,1,1) L_0xaf2b87e90/d;
L_0xaf2b87f00/d .functor NAND 1, L_0xaf2b7ff20, L_0xaf2b900a0, C4<1>, C4<1>;
L_0xaf2b87f00 .delay 1 (1,1,1) L_0xaf2b87f00/d;
L_0xaf2b87f70/d .functor NAND 1, L_0xaf2b87e20, L_0xaf2b87e90, L_0xaf2b87f00, C4<1>;
L_0xaf2b87f70 .delay 1 (1,1,1) L_0xaf2b87f70/d;
v0xaf2a39860_0 .net "Cin", 0 0, L_0xaf2b900a0;  1 drivers
v0xaf2a39900_0 .net "Cout", 0 0, L_0xaf2b87f70;  1 drivers
v0xaf2a399a0_0 .net "P", 0 0, L_0xaf2b87d40;  1 drivers
v0xaf2a39a40_0 .net "S", 0 0, L_0xaf2b87db0;  1 drivers
v0xaf2a39ae0_0 .net "a", 0 0, L_0xaf2b7fe80;  1 drivers
v0xaf2a39b80_0 .net "b", 0 0, L_0xaf2b7ff20;  1 drivers
v0xaf2a39c20_0 .net "naCin", 0 0, L_0xaf2b87e90;  1 drivers
v0xaf2a39cc0_0 .net "nab", 0 0, L_0xaf2b87e20;  1 drivers
v0xaf2a39d60_0 .net "nbCin", 0 0, L_0xaf2b87f00;  1 drivers
S_0xaf2a33180 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11440 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a33300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a33180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28673c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b94000/d .functor XOR 1, L_0xaf2b90140, L_0xaf2b901e0, C4<0>, C4<0>;
L_0xaf2b94000 .delay 1 (1,1,1) L_0xaf2b94000/d;
L_0xaf2b94070/d .functor XOR 1, L_0xaf2b94000, L_0xaf2b90280, C4<0>, C4<0>;
L_0xaf2b94070 .delay 1 (1,1,1) L_0xaf2b94070/d;
L_0xaf2b940e0/d .functor NAND 1, L_0xaf2b90140, L_0xaf2b901e0, C4<1>, C4<1>;
L_0xaf2b940e0 .delay 1 (1,1,1) L_0xaf2b940e0/d;
L_0xaf2b94150/d .functor NAND 1, L_0xaf2b90140, L_0xaf2b90280, C4<1>, C4<1>;
L_0xaf2b94150 .delay 1 (1,1,1) L_0xaf2b94150/d;
L_0xaf2b941c0/d .functor NAND 1, L_0xaf2b901e0, L_0xaf2b90280, C4<1>, C4<1>;
L_0xaf2b941c0 .delay 1 (1,1,1) L_0xaf2b941c0/d;
L_0xaf2b94230/d .functor NAND 1, L_0xaf2b940e0, L_0xaf2b94150, L_0xaf2b941c0, C4<1>;
L_0xaf2b94230 .delay 1 (1,1,1) L_0xaf2b94230/d;
v0xaf2a39e00_0 .net "Cin", 0 0, L_0xaf2b90280;  1 drivers
v0xaf2a39ea0_0 .net "Cout", 0 0, L_0xaf2b94230;  1 drivers
v0xaf2a39f40_0 .net "P", 0 0, L_0xaf2b94000;  1 drivers
v0xaf2a39fe0_0 .net "S", 0 0, L_0xaf2b94070;  1 drivers
v0xaf2a3a080_0 .net "a", 0 0, L_0xaf2b90140;  1 drivers
v0xaf2a3a120_0 .net "b", 0 0, L_0xaf2b901e0;  1 drivers
v0xaf2a3a1c0_0 .net "naCin", 0 0, L_0xaf2b94150;  1 drivers
v0xaf2a3a260_0 .net "nab", 0 0, L_0xaf2b940e0;  1 drivers
v0xaf2a3a300_0 .net "nbCin", 0 0, L_0xaf2b941c0;  1 drivers
S_0xaf2a33480 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11480 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a33600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a33480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b942a0/d .functor XOR 1, L_0xaf2b90000, L_0xaf2b90320, C4<0>, C4<0>;
L_0xaf2b942a0 .delay 1 (1,1,1) L_0xaf2b942a0/d;
L_0xaf2b94310/d .functor XOR 1, L_0xaf2b942a0, L_0xaf2b903c0, C4<0>, C4<0>;
L_0xaf2b94310 .delay 1 (1,1,1) L_0xaf2b94310/d;
L_0xaf2b94380/d .functor NAND 1, L_0xaf2b90000, L_0xaf2b90320, C4<1>, C4<1>;
L_0xaf2b94380 .delay 1 (1,1,1) L_0xaf2b94380/d;
L_0xaf2b943f0/d .functor NAND 1, L_0xaf2b90000, L_0xaf2b903c0, C4<1>, C4<1>;
L_0xaf2b943f0 .delay 1 (1,1,1) L_0xaf2b943f0/d;
L_0xaf2b94460/d .functor NAND 1, L_0xaf2b90320, L_0xaf2b903c0, C4<1>, C4<1>;
L_0xaf2b94460 .delay 1 (1,1,1) L_0xaf2b94460/d;
L_0xaf2b944d0/d .functor NAND 1, L_0xaf2b94380, L_0xaf2b943f0, L_0xaf2b94460, C4<1>;
L_0xaf2b944d0 .delay 1 (1,1,1) L_0xaf2b944d0/d;
v0xaf2a3a3a0_0 .net "Cin", 0 0, L_0xaf2b903c0;  1 drivers
v0xaf2a3a440_0 .net "Cout", 0 0, L_0xaf2b944d0;  1 drivers
v0xaf2a3a4e0_0 .net "P", 0 0, L_0xaf2b942a0;  1 drivers
v0xaf2a3a580_0 .net "S", 0 0, L_0xaf2b94310;  1 drivers
v0xaf2a3a620_0 .net "a", 0 0, L_0xaf2b90000;  1 drivers
v0xaf2a3a6c0_0 .net "b", 0 0, L_0xaf2b90320;  1 drivers
v0xaf2a3a760_0 .net "naCin", 0 0, L_0xaf2b943f0;  1 drivers
v0xaf2a3a800_0 .net "nab", 0 0, L_0xaf2b94380;  1 drivers
v0xaf2a3a8a0_0 .net "nbCin", 0 0, L_0xaf2b94460;  1 drivers
S_0xaf2a33780 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11380 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a33900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a33780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b94540/d .functor XOR 1, L_0xaf2b90460, L_0xaf2b90500, C4<0>, C4<0>;
L_0xaf2b94540 .delay 1 (1,1,1) L_0xaf2b94540/d;
L_0xaf2b945b0/d .functor XOR 1, L_0xaf2b94540, L_0xaf2b905a0, C4<0>, C4<0>;
L_0xaf2b945b0 .delay 1 (1,1,1) L_0xaf2b945b0/d;
L_0xaf2b94620/d .functor NAND 1, L_0xaf2b90460, L_0xaf2b90500, C4<1>, C4<1>;
L_0xaf2b94620 .delay 1 (1,1,1) L_0xaf2b94620/d;
L_0xaf2b94690/d .functor NAND 1, L_0xaf2b90460, L_0xaf2b905a0, C4<1>, C4<1>;
L_0xaf2b94690 .delay 1 (1,1,1) L_0xaf2b94690/d;
L_0xaf2b94700/d .functor NAND 1, L_0xaf2b90500, L_0xaf2b905a0, C4<1>, C4<1>;
L_0xaf2b94700 .delay 1 (1,1,1) L_0xaf2b94700/d;
L_0xaf2b94770/d .functor NAND 1, L_0xaf2b94620, L_0xaf2b94690, L_0xaf2b94700, C4<1>;
L_0xaf2b94770 .delay 1 (1,1,1) L_0xaf2b94770/d;
v0xaf2a3a940_0 .net "Cin", 0 0, L_0xaf2b905a0;  1 drivers
v0xaf2a3a9e0_0 .net "Cout", 0 0, L_0xaf2b94770;  1 drivers
v0xaf2a3aa80_0 .net "P", 0 0, L_0xaf2b94540;  1 drivers
v0xaf2a3ab20_0 .net "S", 0 0, L_0xaf2b945b0;  1 drivers
v0xaf2a3abc0_0 .net "a", 0 0, L_0xaf2b90460;  1 drivers
v0xaf2a3ac60_0 .net "b", 0 0, L_0xaf2b90500;  1 drivers
v0xaf2a3ad00_0 .net "naCin", 0 0, L_0xaf2b94690;  1 drivers
v0xaf2a3ada0_0 .net "nab", 0 0, L_0xaf2b94620;  1 drivers
v0xaf2a3ae40_0 .net "nbCin", 0 0, L_0xaf2b94700;  1 drivers
S_0xaf2a33a80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a114c0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a33c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a33a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28675c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b947e0/d .functor XOR 1, L_0xaf2b90640, L_0xaf2b906e0, C4<0>, C4<0>;
L_0xaf2b947e0 .delay 1 (1,1,1) L_0xaf2b947e0/d;
L_0xaf2b94850/d .functor XOR 1, L_0xaf2b947e0, L_0xaf2b90780, C4<0>, C4<0>;
L_0xaf2b94850 .delay 1 (1,1,1) L_0xaf2b94850/d;
L_0xaf2b948c0/d .functor NAND 1, L_0xaf2b90640, L_0xaf2b906e0, C4<1>, C4<1>;
L_0xaf2b948c0 .delay 1 (1,1,1) L_0xaf2b948c0/d;
L_0xaf2b94930/d .functor NAND 1, L_0xaf2b90640, L_0xaf2b90780, C4<1>, C4<1>;
L_0xaf2b94930 .delay 1 (1,1,1) L_0xaf2b94930/d;
L_0xaf2b949a0/d .functor NAND 1, L_0xaf2b906e0, L_0xaf2b90780, C4<1>, C4<1>;
L_0xaf2b949a0 .delay 1 (1,1,1) L_0xaf2b949a0/d;
L_0xaf2b94a10/d .functor NAND 1, L_0xaf2b948c0, L_0xaf2b94930, L_0xaf2b949a0, C4<1>;
L_0xaf2b94a10 .delay 1 (1,1,1) L_0xaf2b94a10/d;
v0xaf2a3aee0_0 .net "Cin", 0 0, L_0xaf2b90780;  1 drivers
v0xaf2a3af80_0 .net "Cout", 0 0, L_0xaf2b94a10;  1 drivers
v0xaf2a3b020_0 .net "P", 0 0, L_0xaf2b947e0;  1 drivers
v0xaf2a3b0c0_0 .net "S", 0 0, L_0xaf2b94850;  1 drivers
v0xaf2a3b160_0 .net "a", 0 0, L_0xaf2b90640;  1 drivers
v0xaf2a3b200_0 .net "b", 0 0, L_0xaf2b906e0;  1 drivers
v0xaf2a3b2a0_0 .net "naCin", 0 0, L_0xaf2b94930;  1 drivers
v0xaf2a3b340_0 .net "nab", 0 0, L_0xaf2b948c0;  1 drivers
v0xaf2a3b3e0_0 .net "nbCin", 0 0, L_0xaf2b949a0;  1 drivers
S_0xaf2a33d80 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11500 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a3c000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a33d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b94a80/d .functor XOR 1, L_0xaf2b90820, L_0xaf2b908c0, C4<0>, C4<0>;
L_0xaf2b94a80 .delay 1 (1,1,1) L_0xaf2b94a80/d;
L_0xaf2b94af0/d .functor XOR 1, L_0xaf2b94a80, L_0xaf2b90960, C4<0>, C4<0>;
L_0xaf2b94af0 .delay 1 (1,1,1) L_0xaf2b94af0/d;
L_0xaf2b94b60/d .functor NAND 1, L_0xaf2b90820, L_0xaf2b908c0, C4<1>, C4<1>;
L_0xaf2b94b60 .delay 1 (1,1,1) L_0xaf2b94b60/d;
L_0xaf2b94bd0/d .functor NAND 1, L_0xaf2b90820, L_0xaf2b90960, C4<1>, C4<1>;
L_0xaf2b94bd0 .delay 1 (1,1,1) L_0xaf2b94bd0/d;
L_0xaf2b94c40/d .functor NAND 1, L_0xaf2b908c0, L_0xaf2b90960, C4<1>, C4<1>;
L_0xaf2b94c40 .delay 1 (1,1,1) L_0xaf2b94c40/d;
L_0xaf2b94cb0/d .functor NAND 1, L_0xaf2b94b60, L_0xaf2b94bd0, L_0xaf2b94c40, C4<1>;
L_0xaf2b94cb0 .delay 1 (1,1,1) L_0xaf2b94cb0/d;
v0xaf2a3b480_0 .net "Cin", 0 0, L_0xaf2b90960;  1 drivers
v0xaf2a3b520_0 .net "Cout", 0 0, L_0xaf2b94cb0;  1 drivers
v0xaf2a3b5c0_0 .net "P", 0 0, L_0xaf2b94a80;  1 drivers
v0xaf2a3b660_0 .net "S", 0 0, L_0xaf2b94af0;  1 drivers
v0xaf2a3b700_0 .net "a", 0 0, L_0xaf2b90820;  1 drivers
v0xaf2a3b7a0_0 .net "b", 0 0, L_0xaf2b908c0;  1 drivers
v0xaf2a3b840_0 .net "naCin", 0 0, L_0xaf2b94bd0;  1 drivers
v0xaf2a3b8e0_0 .net "nab", 0 0, L_0xaf2b94b60;  1 drivers
v0xaf2a3b980_0 .net "nbCin", 0 0, L_0xaf2b94c40;  1 drivers
S_0xaf2a3c180 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11540 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a3c300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28676c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b94d20/d .functor XOR 1, L_0xaf2b90a00, L_0xaf2b90aa0, C4<0>, C4<0>;
L_0xaf2b94d20 .delay 1 (1,1,1) L_0xaf2b94d20/d;
L_0xaf2b94d90/d .functor XOR 1, L_0xaf2b94d20, L_0xaf2b90b40, C4<0>, C4<0>;
L_0xaf2b94d90 .delay 1 (1,1,1) L_0xaf2b94d90/d;
L_0xaf2b94e00/d .functor NAND 1, L_0xaf2b90a00, L_0xaf2b90aa0, C4<1>, C4<1>;
L_0xaf2b94e00 .delay 1 (1,1,1) L_0xaf2b94e00/d;
L_0xaf2b94e70/d .functor NAND 1, L_0xaf2b90a00, L_0xaf2b90b40, C4<1>, C4<1>;
L_0xaf2b94e70 .delay 1 (1,1,1) L_0xaf2b94e70/d;
L_0xaf2b94ee0/d .functor NAND 1, L_0xaf2b90aa0, L_0xaf2b90b40, C4<1>, C4<1>;
L_0xaf2b94ee0 .delay 1 (1,1,1) L_0xaf2b94ee0/d;
L_0xaf2b94f50/d .functor NAND 1, L_0xaf2b94e00, L_0xaf2b94e70, L_0xaf2b94ee0, C4<1>;
L_0xaf2b94f50 .delay 1 (1,1,1) L_0xaf2b94f50/d;
v0xaf2a3ba20_0 .net "Cin", 0 0, L_0xaf2b90b40;  1 drivers
v0xaf2a3bac0_0 .net "Cout", 0 0, L_0xaf2b94f50;  1 drivers
v0xaf2a3bb60_0 .net "P", 0 0, L_0xaf2b94d20;  1 drivers
v0xaf2a3bc00_0 .net "S", 0 0, L_0xaf2b94d90;  1 drivers
v0xaf2a3bca0_0 .net "a", 0 0, L_0xaf2b90a00;  1 drivers
v0xaf2a3bd40_0 .net "b", 0 0, L_0xaf2b90aa0;  1 drivers
v0xaf2a3bde0_0 .net "naCin", 0 0, L_0xaf2b94e70;  1 drivers
v0xaf2a3be80_0 .net "nab", 0 0, L_0xaf2b94e00;  1 drivers
v0xaf2a3bf20_0 .net "nbCin", 0 0, L_0xaf2b94ee0;  1 drivers
S_0xaf2a3c480 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a31e00;
 .timescale -9 -9;
P_0xaf2a11580 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a3c600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3c480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b94fc0/d .functor XOR 1, L_0xaf2b90be0, L_0xaf2b90c80, C4<0>, C4<0>;
L_0xaf2b94fc0 .delay 1 (1,1,1) L_0xaf2b94fc0/d;
L_0xaf2b95030/d .functor XOR 1, L_0xaf2b94fc0, L_0xaf2b90d20, C4<0>, C4<0>;
L_0xaf2b95030 .delay 1 (1,1,1) L_0xaf2b95030/d;
L_0xaf2b950a0/d .functor NAND 1, L_0xaf2b90be0, L_0xaf2b90c80, C4<1>, C4<1>;
L_0xaf2b950a0 .delay 1 (1,1,1) L_0xaf2b950a0/d;
L_0xaf2b95110/d .functor NAND 1, L_0xaf2b90be0, L_0xaf2b90d20, C4<1>, C4<1>;
L_0xaf2b95110 .delay 1 (1,1,1) L_0xaf2b95110/d;
L_0xaf2b95180/d .functor NAND 1, L_0xaf2b90c80, L_0xaf2b90d20, C4<1>, C4<1>;
L_0xaf2b95180 .delay 1 (1,1,1) L_0xaf2b95180/d;
L_0xaf2b951f0/d .functor NAND 1, L_0xaf2b950a0, L_0xaf2b95110, L_0xaf2b95180, C4<1>;
L_0xaf2b951f0 .delay 1 (1,1,1) L_0xaf2b951f0/d;
v0xaf2a40000_0 .net "Cin", 0 0, L_0xaf2b90d20;  1 drivers
v0xaf2a400a0_0 .net "Cout", 0 0, L_0xaf2b951f0;  1 drivers
v0xaf2a40140_0 .net "P", 0 0, L_0xaf2b94fc0;  1 drivers
v0xaf2a401e0_0 .net "S", 0 0, L_0xaf2b95030;  1 drivers
v0xaf2a40280_0 .net "a", 0 0, L_0xaf2b90be0;  1 drivers
v0xaf2a40320_0 .net "b", 0 0, L_0xaf2b90c80;  1 drivers
v0xaf2a403c0_0 .net "naCin", 0 0, L_0xaf2b95110;  1 drivers
v0xaf2a40460_0 .net "nab", 0 0, L_0xaf2b950a0;  1 drivers
v0xaf2a40500_0 .net "nbCin", 0 0, L_0xaf2b95180;  1 drivers
S_0xaf2a3c780 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a31e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28677c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b95260/d .functor XOR 1, L_0xaf2b90dc0, L_0xaf2b90e60, C4<0>, C4<0>;
L_0xaf2b95260 .delay 1 (1,1,1) L_0xaf2b95260/d;
L_0xaf2b952d0/d .functor XOR 1, L_0xaf2b95260, v0xaf2a410e0_0, C4<0>, C4<0>;
L_0xaf2b952d0 .delay 1 (1,1,1) L_0xaf2b952d0/d;
L_0xaf2b95340/d .functor NAND 1, L_0xaf2b90dc0, L_0xaf2b90e60, C4<1>, C4<1>;
L_0xaf2b95340 .delay 1 (1,1,1) L_0xaf2b95340/d;
L_0xaf2b953b0/d .functor NAND 1, L_0xaf2b90dc0, v0xaf2a410e0_0, C4<1>, C4<1>;
L_0xaf2b953b0 .delay 1 (1,1,1) L_0xaf2b953b0/d;
L_0xaf2b95420/d .functor NAND 1, L_0xaf2b90e60, v0xaf2a410e0_0, C4<1>, C4<1>;
L_0xaf2b95420 .delay 1 (1,1,1) L_0xaf2b95420/d;
L_0xaf2b95490/d .functor NAND 1, L_0xaf2b95340, L_0xaf2b953b0, L_0xaf2b95420, C4<1>;
L_0xaf2b95490 .delay 1 (1,1,1) L_0xaf2b95490/d;
v0xaf2a405a0_0 .net "Cin", 0 0, v0xaf2a410e0_0;  alias, 1 drivers
v0xaf2a40640_0 .net "Cout", 0 0, L_0xaf2b95490;  1 drivers
v0xaf2a406e0_0 .net "P", 0 0, L_0xaf2b95260;  1 drivers
v0xaf2a40780_0 .net "S", 0 0, L_0xaf2b952d0;  1 drivers
v0xaf2a40820_0 .net "a", 0 0, L_0xaf2b90dc0;  1 drivers
v0xaf2a408c0_0 .net "b", 0 0, L_0xaf2b90e60;  1 drivers
v0xaf2a40960_0 .net "naCin", 0 0, L_0xaf2b953b0;  1 drivers
v0xaf2a40a00_0 .net "nab", 0 0, L_0xaf2b95340;  1 drivers
v0xaf2a40aa0_0 .net "nbCin", 0 0, L_0xaf2b95420;  1 drivers
S_0xaf2a3c900 .scope generate, "WIDTH_TEST[15]" "WIDTH_TEST[15]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a11600 .param/l "w" 1 3 21, +C4<01111>;
v0xaf2a46d00_0 .var "A", 14 0;
v0xaf2a46da0_0 .var "B", 14 0;
v0xaf2a46e40_0 .var "Cin", 0 0;
v0xaf2a46ee0_0 .net "Cout", 0 0, L_0xaf2b92b20;  1 drivers
v0xaf2a46f80_0 .net "P", 14 0, L_0xaf3161900;  1 drivers
v0xaf2a47020_0 .net "S", 14 0, L_0xaf31619a0;  1 drivers
v0xaf2a470c0_0 .var "expected_sum", 15 0;
S_0xaf2a3ca80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a3c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 15 "A";
    .port_info 1 /INPUT 15 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 15 "P";
    .port_info 5 /OUTPUT 15 "S";
P_0xaf2a11640 .param/l "N" 0 4 4, +C4<00000000000000000000000000001111>;
v0xaf2a468a0_0 .net "A", 14 0, v0xaf2a46d00_0;  1 drivers
v0xaf2a46940_0 .net "B", 14 0, v0xaf2a46da0_0;  1 drivers
v0xaf2a469e0_0 .net "C", 14 0, L_0xaf3161860;  1 drivers
v0xaf2a46a80_0 .net "Cin", 0 0, v0xaf2a46e40_0;  1 drivers
v0xaf2a46b20_0 .net "Cout", 0 0, L_0xaf2b92b20;  alias, 1 drivers
v0xaf2a46bc0_0 .net "P", 14 0, L_0xaf3161900;  alias, 1 drivers
v0xaf2a46c60_0 .net "S", 14 0, L_0xaf31619a0;  alias, 1 drivers
L_0xaf2b90fa0 .part v0xaf2a46d00_0, 1, 1;
L_0xaf2b91040 .part v0xaf2a46da0_0, 1, 1;
L_0xaf2b910e0 .part L_0xaf3161860, 0, 1;
L_0xaf2b91180 .part v0xaf2a46d00_0, 2, 1;
L_0xaf2b91220 .part v0xaf2a46da0_0, 2, 1;
L_0xaf2b912c0 .part L_0xaf3161860, 1, 1;
L_0xaf2b91360 .part v0xaf2a46d00_0, 3, 1;
L_0xaf2b91400 .part v0xaf2a46da0_0, 3, 1;
L_0xaf2b914a0 .part L_0xaf3161860, 2, 1;
L_0xaf2b91540 .part v0xaf2a46d00_0, 4, 1;
L_0xaf2b915e0 .part v0xaf2a46da0_0, 4, 1;
L_0xaf2b91680 .part L_0xaf3161860, 3, 1;
L_0xaf2b91720 .part v0xaf2a46d00_0, 5, 1;
L_0xaf2b917c0 .part v0xaf2a46da0_0, 5, 1;
L_0xaf2b91860 .part L_0xaf3161860, 4, 1;
L_0xaf2b91900 .part v0xaf2a46d00_0, 6, 1;
L_0xaf2b919a0 .part v0xaf2a46da0_0, 6, 1;
L_0xaf2b91ae0 .part L_0xaf3161860, 5, 1;
L_0xaf2b91b80 .part v0xaf2a46d00_0, 7, 1;
L_0xaf2b91c20 .part v0xaf2a46da0_0, 7, 1;
L_0xaf2b91cc0 .part L_0xaf3161860, 6, 1;
L_0xaf2b91a40 .part v0xaf2a46d00_0, 8, 1;
L_0xaf2b91d60 .part v0xaf2a46da0_0, 8, 1;
L_0xaf2b91e00 .part L_0xaf3161860, 7, 1;
L_0xaf2b91ea0 .part v0xaf2a46d00_0, 9, 1;
L_0xaf2b91f40 .part v0xaf2a46da0_0, 9, 1;
L_0xaf2b91fe0 .part L_0xaf3161860, 8, 1;
L_0xaf2b92080 .part v0xaf2a46d00_0, 10, 1;
L_0xaf2b92120 .part v0xaf2a46da0_0, 10, 1;
L_0xaf2b921c0 .part L_0xaf3161860, 9, 1;
L_0xaf2b92260 .part v0xaf2a46d00_0, 11, 1;
L_0xaf2b92300 .part v0xaf2a46da0_0, 11, 1;
L_0xaf2b923a0 .part L_0xaf3161860, 10, 1;
L_0xaf2b92440 .part v0xaf2a46d00_0, 12, 1;
L_0xaf2b924e0 .part v0xaf2a46da0_0, 12, 1;
L_0xaf2b92580 .part L_0xaf3161860, 11, 1;
L_0xaf2b92620 .part v0xaf2a46d00_0, 13, 1;
L_0xaf2b926c0 .part v0xaf2a46da0_0, 13, 1;
L_0xaf2b92760 .part L_0xaf3161860, 12, 1;
L_0xaf2b92800 .part v0xaf2a46d00_0, 14, 1;
L_0xaf2b928a0 .part v0xaf2a46da0_0, 14, 1;
L_0xaf2b92940 .part L_0xaf3161860, 13, 1;
L_0xaf2b929e0 .part v0xaf2a46d00_0, 0, 1;
L_0xaf2b92a80 .part v0xaf2a46da0_0, 0, 1;
LS_0xaf3161860_0_0 .concat8 [ 1 1 1 1], L_0xaf2b97bf0, L_0xaf2b95730, L_0xaf2b959d0, L_0xaf2b95c70;
LS_0xaf3161860_0_4 .concat8 [ 1 1 1 1], L_0xaf2b95f10, L_0xaf2b961b0, L_0xaf2b96450, L_0xaf2b966f0;
LS_0xaf3161860_0_8 .concat8 [ 1 1 1 1], L_0xaf2b96990, L_0xaf2b96c30, L_0xaf2b96ed0, L_0xaf2b97170;
LS_0xaf3161860_0_12 .concat8 [ 1 1 1 0], L_0xaf2b97410, L_0xaf2b976b0, L_0xaf2b97950;
L_0xaf3161860 .concat8 [ 4 4 4 3], LS_0xaf3161860_0_0, LS_0xaf3161860_0_4, LS_0xaf3161860_0_8, LS_0xaf3161860_0_12;
LS_0xaf3161900_0_0 .concat8 [ 1 1 1 1], L_0xaf2b979c0, L_0xaf2b95500, L_0xaf2b957a0, L_0xaf2b95a40;
LS_0xaf3161900_0_4 .concat8 [ 1 1 1 1], L_0xaf2b95ce0, L_0xaf2b95f80, L_0xaf2b96220, L_0xaf2b964c0;
LS_0xaf3161900_0_8 .concat8 [ 1 1 1 1], L_0xaf2b96760, L_0xaf2b96a00, L_0xaf2b96ca0, L_0xaf2b96f40;
LS_0xaf3161900_0_12 .concat8 [ 1 1 1 0], L_0xaf2b971e0, L_0xaf2b97480, L_0xaf2b97720;
L_0xaf3161900 .concat8 [ 4 4 4 3], LS_0xaf3161900_0_0, LS_0xaf3161900_0_4, LS_0xaf3161900_0_8, LS_0xaf3161900_0_12;
LS_0xaf31619a0_0_0 .concat8 [ 1 1 1 1], L_0xaf2b97a30, L_0xaf2b95570, L_0xaf2b95810, L_0xaf2b95ab0;
LS_0xaf31619a0_0_4 .concat8 [ 1 1 1 1], L_0xaf2b95d50, L_0xaf2b95ff0, L_0xaf2b96290, L_0xaf2b96530;
LS_0xaf31619a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2b967d0, L_0xaf2b96a70, L_0xaf2b96d10, L_0xaf2b96fb0;
LS_0xaf31619a0_0_12 .concat8 [ 1 1 1 0], L_0xaf2b97250, L_0xaf2b974f0, L_0xaf2b97790;
L_0xaf31619a0 .concat8 [ 4 4 4 3], LS_0xaf31619a0_0_0, LS_0xaf31619a0_0_4, LS_0xaf31619a0_0_8, LS_0xaf31619a0_0_12;
L_0xaf2b92b20 .part L_0xaf3161860, 14, 1;
S_0xaf2a3cc00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11680 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a3cd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b95500/d .functor XOR 1, L_0xaf2b90fa0, L_0xaf2b91040, C4<0>, C4<0>;
L_0xaf2b95500 .delay 1 (1,1,1) L_0xaf2b95500/d;
L_0xaf2b95570/d .functor XOR 1, L_0xaf2b95500, L_0xaf2b910e0, C4<0>, C4<0>;
L_0xaf2b95570 .delay 1 (1,1,1) L_0xaf2b95570/d;
L_0xaf2b955e0/d .functor NAND 1, L_0xaf2b90fa0, L_0xaf2b91040, C4<1>, C4<1>;
L_0xaf2b955e0 .delay 1 (1,1,1) L_0xaf2b955e0/d;
L_0xaf2b95650/d .functor NAND 1, L_0xaf2b90fa0, L_0xaf2b910e0, C4<1>, C4<1>;
L_0xaf2b95650 .delay 1 (1,1,1) L_0xaf2b95650/d;
L_0xaf2b956c0/d .functor NAND 1, L_0xaf2b91040, L_0xaf2b910e0, C4<1>, C4<1>;
L_0xaf2b956c0 .delay 1 (1,1,1) L_0xaf2b956c0/d;
L_0xaf2b95730/d .functor NAND 1, L_0xaf2b955e0, L_0xaf2b95650, L_0xaf2b956c0, C4<1>;
L_0xaf2b95730 .delay 1 (1,1,1) L_0xaf2b95730/d;
v0xaf2a41400_0 .net "Cin", 0 0, L_0xaf2b910e0;  1 drivers
v0xaf2a414a0_0 .net "Cout", 0 0, L_0xaf2b95730;  1 drivers
v0xaf2a41540_0 .net "P", 0 0, L_0xaf2b95500;  1 drivers
v0xaf2a415e0_0 .net "S", 0 0, L_0xaf2b95570;  1 drivers
v0xaf2a41680_0 .net "a", 0 0, L_0xaf2b90fa0;  1 drivers
v0xaf2a41720_0 .net "b", 0 0, L_0xaf2b91040;  1 drivers
v0xaf2a417c0_0 .net "naCin", 0 0, L_0xaf2b95650;  1 drivers
v0xaf2a41860_0 .net "nab", 0 0, L_0xaf2b955e0;  1 drivers
v0xaf2a41900_0 .net "nbCin", 0 0, L_0xaf2b956c0;  1 drivers
S_0xaf2a3cf00 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a116c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a3d080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28678c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b957a0/d .functor XOR 1, L_0xaf2b91180, L_0xaf2b91220, C4<0>, C4<0>;
L_0xaf2b957a0 .delay 1 (1,1,1) L_0xaf2b957a0/d;
L_0xaf2b95810/d .functor XOR 1, L_0xaf2b957a0, L_0xaf2b912c0, C4<0>, C4<0>;
L_0xaf2b95810 .delay 1 (1,1,1) L_0xaf2b95810/d;
L_0xaf2b95880/d .functor NAND 1, L_0xaf2b91180, L_0xaf2b91220, C4<1>, C4<1>;
L_0xaf2b95880 .delay 1 (1,1,1) L_0xaf2b95880/d;
L_0xaf2b958f0/d .functor NAND 1, L_0xaf2b91180, L_0xaf2b912c0, C4<1>, C4<1>;
L_0xaf2b958f0 .delay 1 (1,1,1) L_0xaf2b958f0/d;
L_0xaf2b95960/d .functor NAND 1, L_0xaf2b91220, L_0xaf2b912c0, C4<1>, C4<1>;
L_0xaf2b95960 .delay 1 (1,1,1) L_0xaf2b95960/d;
L_0xaf2b959d0/d .functor NAND 1, L_0xaf2b95880, L_0xaf2b958f0, L_0xaf2b95960, C4<1>;
L_0xaf2b959d0 .delay 1 (1,1,1) L_0xaf2b959d0/d;
v0xaf2a419a0_0 .net "Cin", 0 0, L_0xaf2b912c0;  1 drivers
v0xaf2a41a40_0 .net "Cout", 0 0, L_0xaf2b959d0;  1 drivers
v0xaf2a41ae0_0 .net "P", 0 0, L_0xaf2b957a0;  1 drivers
v0xaf2a41b80_0 .net "S", 0 0, L_0xaf2b95810;  1 drivers
v0xaf2a41c20_0 .net "a", 0 0, L_0xaf2b91180;  1 drivers
v0xaf2a41cc0_0 .net "b", 0 0, L_0xaf2b91220;  1 drivers
v0xaf2a41d60_0 .net "naCin", 0 0, L_0xaf2b958f0;  1 drivers
v0xaf2a41e00_0 .net "nab", 0 0, L_0xaf2b95880;  1 drivers
v0xaf2a41ea0_0 .net "nbCin", 0 0, L_0xaf2b95960;  1 drivers
S_0xaf2a3d200 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11700 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a3d380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3d200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b95a40/d .functor XOR 1, L_0xaf2b91360, L_0xaf2b91400, C4<0>, C4<0>;
L_0xaf2b95a40 .delay 1 (1,1,1) L_0xaf2b95a40/d;
L_0xaf2b95ab0/d .functor XOR 1, L_0xaf2b95a40, L_0xaf2b914a0, C4<0>, C4<0>;
L_0xaf2b95ab0 .delay 1 (1,1,1) L_0xaf2b95ab0/d;
L_0xaf2b95b20/d .functor NAND 1, L_0xaf2b91360, L_0xaf2b91400, C4<1>, C4<1>;
L_0xaf2b95b20 .delay 1 (1,1,1) L_0xaf2b95b20/d;
L_0xaf2b95b90/d .functor NAND 1, L_0xaf2b91360, L_0xaf2b914a0, C4<1>, C4<1>;
L_0xaf2b95b90 .delay 1 (1,1,1) L_0xaf2b95b90/d;
L_0xaf2b95c00/d .functor NAND 1, L_0xaf2b91400, L_0xaf2b914a0, C4<1>, C4<1>;
L_0xaf2b95c00 .delay 1 (1,1,1) L_0xaf2b95c00/d;
L_0xaf2b95c70/d .functor NAND 1, L_0xaf2b95b20, L_0xaf2b95b90, L_0xaf2b95c00, C4<1>;
L_0xaf2b95c70 .delay 1 (1,1,1) L_0xaf2b95c70/d;
v0xaf2a41f40_0 .net "Cin", 0 0, L_0xaf2b914a0;  1 drivers
v0xaf2a41fe0_0 .net "Cout", 0 0, L_0xaf2b95c70;  1 drivers
v0xaf2a42080_0 .net "P", 0 0, L_0xaf2b95a40;  1 drivers
v0xaf2a42120_0 .net "S", 0 0, L_0xaf2b95ab0;  1 drivers
v0xaf2a421c0_0 .net "a", 0 0, L_0xaf2b91360;  1 drivers
v0xaf2a42260_0 .net "b", 0 0, L_0xaf2b91400;  1 drivers
v0xaf2a42300_0 .net "naCin", 0 0, L_0xaf2b95b90;  1 drivers
v0xaf2a423a0_0 .net "nab", 0 0, L_0xaf2b95b20;  1 drivers
v0xaf2a42440_0 .net "nbCin", 0 0, L_0xaf2b95c00;  1 drivers
S_0xaf2a3d500 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11740 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a3d680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf28679c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b95ce0/d .functor XOR 1, L_0xaf2b91540, L_0xaf2b915e0, C4<0>, C4<0>;
L_0xaf2b95ce0 .delay 1 (1,1,1) L_0xaf2b95ce0/d;
L_0xaf2b95d50/d .functor XOR 1, L_0xaf2b95ce0, L_0xaf2b91680, C4<0>, C4<0>;
L_0xaf2b95d50 .delay 1 (1,1,1) L_0xaf2b95d50/d;
L_0xaf2b95dc0/d .functor NAND 1, L_0xaf2b91540, L_0xaf2b915e0, C4<1>, C4<1>;
L_0xaf2b95dc0 .delay 1 (1,1,1) L_0xaf2b95dc0/d;
L_0xaf2b95e30/d .functor NAND 1, L_0xaf2b91540, L_0xaf2b91680, C4<1>, C4<1>;
L_0xaf2b95e30 .delay 1 (1,1,1) L_0xaf2b95e30/d;
L_0xaf2b95ea0/d .functor NAND 1, L_0xaf2b915e0, L_0xaf2b91680, C4<1>, C4<1>;
L_0xaf2b95ea0 .delay 1 (1,1,1) L_0xaf2b95ea0/d;
L_0xaf2b95f10/d .functor NAND 1, L_0xaf2b95dc0, L_0xaf2b95e30, L_0xaf2b95ea0, C4<1>;
L_0xaf2b95f10 .delay 1 (1,1,1) L_0xaf2b95f10/d;
v0xaf2a424e0_0 .net "Cin", 0 0, L_0xaf2b91680;  1 drivers
v0xaf2a42580_0 .net "Cout", 0 0, L_0xaf2b95f10;  1 drivers
v0xaf2a42620_0 .net "P", 0 0, L_0xaf2b95ce0;  1 drivers
v0xaf2a426c0_0 .net "S", 0 0, L_0xaf2b95d50;  1 drivers
v0xaf2a42760_0 .net "a", 0 0, L_0xaf2b91540;  1 drivers
v0xaf2a42800_0 .net "b", 0 0, L_0xaf2b915e0;  1 drivers
v0xaf2a428a0_0 .net "naCin", 0 0, L_0xaf2b95e30;  1 drivers
v0xaf2a42940_0 .net "nab", 0 0, L_0xaf2b95dc0;  1 drivers
v0xaf2a429e0_0 .net "nbCin", 0 0, L_0xaf2b95ea0;  1 drivers
S_0xaf2a3d800 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a117c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a3d980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b95f80/d .functor XOR 1, L_0xaf2b91720, L_0xaf2b917c0, C4<0>, C4<0>;
L_0xaf2b95f80 .delay 1 (1,1,1) L_0xaf2b95f80/d;
L_0xaf2b95ff0/d .functor XOR 1, L_0xaf2b95f80, L_0xaf2b91860, C4<0>, C4<0>;
L_0xaf2b95ff0 .delay 1 (1,1,1) L_0xaf2b95ff0/d;
L_0xaf2b96060/d .functor NAND 1, L_0xaf2b91720, L_0xaf2b917c0, C4<1>, C4<1>;
L_0xaf2b96060 .delay 1 (1,1,1) L_0xaf2b96060/d;
L_0xaf2b960d0/d .functor NAND 1, L_0xaf2b91720, L_0xaf2b91860, C4<1>, C4<1>;
L_0xaf2b960d0 .delay 1 (1,1,1) L_0xaf2b960d0/d;
L_0xaf2b96140/d .functor NAND 1, L_0xaf2b917c0, L_0xaf2b91860, C4<1>, C4<1>;
L_0xaf2b96140 .delay 1 (1,1,1) L_0xaf2b96140/d;
L_0xaf2b961b0/d .functor NAND 1, L_0xaf2b96060, L_0xaf2b960d0, L_0xaf2b96140, C4<1>;
L_0xaf2b961b0 .delay 1 (1,1,1) L_0xaf2b961b0/d;
v0xaf2a42a80_0 .net "Cin", 0 0, L_0xaf2b91860;  1 drivers
v0xaf2a42b20_0 .net "Cout", 0 0, L_0xaf2b961b0;  1 drivers
v0xaf2a42bc0_0 .net "P", 0 0, L_0xaf2b95f80;  1 drivers
v0xaf2a42c60_0 .net "S", 0 0, L_0xaf2b95ff0;  1 drivers
v0xaf2a42d00_0 .net "a", 0 0, L_0xaf2b91720;  1 drivers
v0xaf2a42da0_0 .net "b", 0 0, L_0xaf2b917c0;  1 drivers
v0xaf2a42e40_0 .net "naCin", 0 0, L_0xaf2b960d0;  1 drivers
v0xaf2a42ee0_0 .net "nab", 0 0, L_0xaf2b96060;  1 drivers
v0xaf2a42f80_0 .net "nbCin", 0 0, L_0xaf2b96140;  1 drivers
S_0xaf2a3db00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11800 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a3dc80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b96220/d .functor XOR 1, L_0xaf2b91900, L_0xaf2b919a0, C4<0>, C4<0>;
L_0xaf2b96220 .delay 1 (1,1,1) L_0xaf2b96220/d;
L_0xaf2b96290/d .functor XOR 1, L_0xaf2b96220, L_0xaf2b91ae0, C4<0>, C4<0>;
L_0xaf2b96290 .delay 1 (1,1,1) L_0xaf2b96290/d;
L_0xaf2b96300/d .functor NAND 1, L_0xaf2b91900, L_0xaf2b919a0, C4<1>, C4<1>;
L_0xaf2b96300 .delay 1 (1,1,1) L_0xaf2b96300/d;
L_0xaf2b96370/d .functor NAND 1, L_0xaf2b91900, L_0xaf2b91ae0, C4<1>, C4<1>;
L_0xaf2b96370 .delay 1 (1,1,1) L_0xaf2b96370/d;
L_0xaf2b963e0/d .functor NAND 1, L_0xaf2b919a0, L_0xaf2b91ae0, C4<1>, C4<1>;
L_0xaf2b963e0 .delay 1 (1,1,1) L_0xaf2b963e0/d;
L_0xaf2b96450/d .functor NAND 1, L_0xaf2b96300, L_0xaf2b96370, L_0xaf2b963e0, C4<1>;
L_0xaf2b96450 .delay 1 (1,1,1) L_0xaf2b96450/d;
v0xaf2a43020_0 .net "Cin", 0 0, L_0xaf2b91ae0;  1 drivers
v0xaf2a430c0_0 .net "Cout", 0 0, L_0xaf2b96450;  1 drivers
v0xaf2a43160_0 .net "P", 0 0, L_0xaf2b96220;  1 drivers
v0xaf2a43200_0 .net "S", 0 0, L_0xaf2b96290;  1 drivers
v0xaf2a432a0_0 .net "a", 0 0, L_0xaf2b91900;  1 drivers
v0xaf2a43340_0 .net "b", 0 0, L_0xaf2b919a0;  1 drivers
v0xaf2a433e0_0 .net "naCin", 0 0, L_0xaf2b96370;  1 drivers
v0xaf2a43480_0 .net "nab", 0 0, L_0xaf2b96300;  1 drivers
v0xaf2a43520_0 .net "nbCin", 0 0, L_0xaf2b963e0;  1 drivers
S_0xaf2a3de00 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11840 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a3df80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3de00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b964c0/d .functor XOR 1, L_0xaf2b91b80, L_0xaf2b91c20, C4<0>, C4<0>;
L_0xaf2b964c0 .delay 1 (1,1,1) L_0xaf2b964c0/d;
L_0xaf2b96530/d .functor XOR 1, L_0xaf2b964c0, L_0xaf2b91cc0, C4<0>, C4<0>;
L_0xaf2b96530 .delay 1 (1,1,1) L_0xaf2b96530/d;
L_0xaf2b965a0/d .functor NAND 1, L_0xaf2b91b80, L_0xaf2b91c20, C4<1>, C4<1>;
L_0xaf2b965a0 .delay 1 (1,1,1) L_0xaf2b965a0/d;
L_0xaf2b96610/d .functor NAND 1, L_0xaf2b91b80, L_0xaf2b91cc0, C4<1>, C4<1>;
L_0xaf2b96610 .delay 1 (1,1,1) L_0xaf2b96610/d;
L_0xaf2b96680/d .functor NAND 1, L_0xaf2b91c20, L_0xaf2b91cc0, C4<1>, C4<1>;
L_0xaf2b96680 .delay 1 (1,1,1) L_0xaf2b96680/d;
L_0xaf2b966f0/d .functor NAND 1, L_0xaf2b965a0, L_0xaf2b96610, L_0xaf2b96680, C4<1>;
L_0xaf2b966f0 .delay 1 (1,1,1) L_0xaf2b966f0/d;
v0xaf2a435c0_0 .net "Cin", 0 0, L_0xaf2b91cc0;  1 drivers
v0xaf2a43660_0 .net "Cout", 0 0, L_0xaf2b966f0;  1 drivers
v0xaf2a43700_0 .net "P", 0 0, L_0xaf2b964c0;  1 drivers
v0xaf2a437a0_0 .net "S", 0 0, L_0xaf2b96530;  1 drivers
v0xaf2a43840_0 .net "a", 0 0, L_0xaf2b91b80;  1 drivers
v0xaf2a438e0_0 .net "b", 0 0, L_0xaf2b91c20;  1 drivers
v0xaf2a43980_0 .net "naCin", 0 0, L_0xaf2b96610;  1 drivers
v0xaf2a43a20_0 .net "nab", 0 0, L_0xaf2b965a0;  1 drivers
v0xaf2a43ac0_0 .net "nbCin", 0 0, L_0xaf2b96680;  1 drivers
S_0xaf2a3e100 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11880 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a3e280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b96760/d .functor XOR 1, L_0xaf2b91a40, L_0xaf2b91d60, C4<0>, C4<0>;
L_0xaf2b96760 .delay 1 (1,1,1) L_0xaf2b96760/d;
L_0xaf2b967d0/d .functor XOR 1, L_0xaf2b96760, L_0xaf2b91e00, C4<0>, C4<0>;
L_0xaf2b967d0 .delay 1 (1,1,1) L_0xaf2b967d0/d;
L_0xaf2b96840/d .functor NAND 1, L_0xaf2b91a40, L_0xaf2b91d60, C4<1>, C4<1>;
L_0xaf2b96840 .delay 1 (1,1,1) L_0xaf2b96840/d;
L_0xaf2b968b0/d .functor NAND 1, L_0xaf2b91a40, L_0xaf2b91e00, C4<1>, C4<1>;
L_0xaf2b968b0 .delay 1 (1,1,1) L_0xaf2b968b0/d;
L_0xaf2b96920/d .functor NAND 1, L_0xaf2b91d60, L_0xaf2b91e00, C4<1>, C4<1>;
L_0xaf2b96920 .delay 1 (1,1,1) L_0xaf2b96920/d;
L_0xaf2b96990/d .functor NAND 1, L_0xaf2b96840, L_0xaf2b968b0, L_0xaf2b96920, C4<1>;
L_0xaf2b96990 .delay 1 (1,1,1) L_0xaf2b96990/d;
v0xaf2a43b60_0 .net "Cin", 0 0, L_0xaf2b91e00;  1 drivers
v0xaf2a43c00_0 .net "Cout", 0 0, L_0xaf2b96990;  1 drivers
v0xaf2a43ca0_0 .net "P", 0 0, L_0xaf2b96760;  1 drivers
v0xaf2a43d40_0 .net "S", 0 0, L_0xaf2b967d0;  1 drivers
v0xaf2a43de0_0 .net "a", 0 0, L_0xaf2b91a40;  1 drivers
v0xaf2a43e80_0 .net "b", 0 0, L_0xaf2b91d60;  1 drivers
v0xaf2a43f20_0 .net "naCin", 0 0, L_0xaf2b968b0;  1 drivers
v0xaf2a44000_0 .net "nab", 0 0, L_0xaf2b96840;  1 drivers
v0xaf2a440a0_0 .net "nbCin", 0 0, L_0xaf2b96920;  1 drivers
S_0xaf2a3e400 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11780 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a3e580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3e400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b96a00/d .functor XOR 1, L_0xaf2b91ea0, L_0xaf2b91f40, C4<0>, C4<0>;
L_0xaf2b96a00 .delay 1 (1,1,1) L_0xaf2b96a00/d;
L_0xaf2b96a70/d .functor XOR 1, L_0xaf2b96a00, L_0xaf2b91fe0, C4<0>, C4<0>;
L_0xaf2b96a70 .delay 1 (1,1,1) L_0xaf2b96a70/d;
L_0xaf2b96ae0/d .functor NAND 1, L_0xaf2b91ea0, L_0xaf2b91f40, C4<1>, C4<1>;
L_0xaf2b96ae0 .delay 1 (1,1,1) L_0xaf2b96ae0/d;
L_0xaf2b96b50/d .functor NAND 1, L_0xaf2b91ea0, L_0xaf2b91fe0, C4<1>, C4<1>;
L_0xaf2b96b50 .delay 1 (1,1,1) L_0xaf2b96b50/d;
L_0xaf2b96bc0/d .functor NAND 1, L_0xaf2b91f40, L_0xaf2b91fe0, C4<1>, C4<1>;
L_0xaf2b96bc0 .delay 1 (1,1,1) L_0xaf2b96bc0/d;
L_0xaf2b96c30/d .functor NAND 1, L_0xaf2b96ae0, L_0xaf2b96b50, L_0xaf2b96bc0, C4<1>;
L_0xaf2b96c30 .delay 1 (1,1,1) L_0xaf2b96c30/d;
v0xaf2a44140_0 .net "Cin", 0 0, L_0xaf2b91fe0;  1 drivers
v0xaf2a441e0_0 .net "Cout", 0 0, L_0xaf2b96c30;  1 drivers
v0xaf2a44280_0 .net "P", 0 0, L_0xaf2b96a00;  1 drivers
v0xaf2a44320_0 .net "S", 0 0, L_0xaf2b96a70;  1 drivers
v0xaf2a443c0_0 .net "a", 0 0, L_0xaf2b91ea0;  1 drivers
v0xaf2a44460_0 .net "b", 0 0, L_0xaf2b91f40;  1 drivers
v0xaf2a44500_0 .net "naCin", 0 0, L_0xaf2b96b50;  1 drivers
v0xaf2a445a0_0 .net "nab", 0 0, L_0xaf2b96ae0;  1 drivers
v0xaf2a44640_0 .net "nbCin", 0 0, L_0xaf2b96bc0;  1 drivers
S_0xaf2a3e700 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a118c0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a3e880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3e700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b96ca0/d .functor XOR 1, L_0xaf2b92080, L_0xaf2b92120, C4<0>, C4<0>;
L_0xaf2b96ca0 .delay 1 (1,1,1) L_0xaf2b96ca0/d;
L_0xaf2b96d10/d .functor XOR 1, L_0xaf2b96ca0, L_0xaf2b921c0, C4<0>, C4<0>;
L_0xaf2b96d10 .delay 1 (1,1,1) L_0xaf2b96d10/d;
L_0xaf2b96d80/d .functor NAND 1, L_0xaf2b92080, L_0xaf2b92120, C4<1>, C4<1>;
L_0xaf2b96d80 .delay 1 (1,1,1) L_0xaf2b96d80/d;
L_0xaf2b96df0/d .functor NAND 1, L_0xaf2b92080, L_0xaf2b921c0, C4<1>, C4<1>;
L_0xaf2b96df0 .delay 1 (1,1,1) L_0xaf2b96df0/d;
L_0xaf2b96e60/d .functor NAND 1, L_0xaf2b92120, L_0xaf2b921c0, C4<1>, C4<1>;
L_0xaf2b96e60 .delay 1 (1,1,1) L_0xaf2b96e60/d;
L_0xaf2b96ed0/d .functor NAND 1, L_0xaf2b96d80, L_0xaf2b96df0, L_0xaf2b96e60, C4<1>;
L_0xaf2b96ed0 .delay 1 (1,1,1) L_0xaf2b96ed0/d;
v0xaf2a446e0_0 .net "Cin", 0 0, L_0xaf2b921c0;  1 drivers
v0xaf2a44780_0 .net "Cout", 0 0, L_0xaf2b96ed0;  1 drivers
v0xaf2a44820_0 .net "P", 0 0, L_0xaf2b96ca0;  1 drivers
v0xaf2a448c0_0 .net "S", 0 0, L_0xaf2b96d10;  1 drivers
v0xaf2a44960_0 .net "a", 0 0, L_0xaf2b92080;  1 drivers
v0xaf2a44a00_0 .net "b", 0 0, L_0xaf2b92120;  1 drivers
v0xaf2a44aa0_0 .net "naCin", 0 0, L_0xaf2b96df0;  1 drivers
v0xaf2a44b40_0 .net "nab", 0 0, L_0xaf2b96d80;  1 drivers
v0xaf2a44be0_0 .net "nbCin", 0 0, L_0xaf2b96e60;  1 drivers
S_0xaf2a3ea00 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11900 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a3eb80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3ea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b96f40/d .functor XOR 1, L_0xaf2b92260, L_0xaf2b92300, C4<0>, C4<0>;
L_0xaf2b96f40 .delay 1 (1,1,1) L_0xaf2b96f40/d;
L_0xaf2b96fb0/d .functor XOR 1, L_0xaf2b96f40, L_0xaf2b923a0, C4<0>, C4<0>;
L_0xaf2b96fb0 .delay 1 (1,1,1) L_0xaf2b96fb0/d;
L_0xaf2b97020/d .functor NAND 1, L_0xaf2b92260, L_0xaf2b92300, C4<1>, C4<1>;
L_0xaf2b97020 .delay 1 (1,1,1) L_0xaf2b97020/d;
L_0xaf2b97090/d .functor NAND 1, L_0xaf2b92260, L_0xaf2b923a0, C4<1>, C4<1>;
L_0xaf2b97090 .delay 1 (1,1,1) L_0xaf2b97090/d;
L_0xaf2b97100/d .functor NAND 1, L_0xaf2b92300, L_0xaf2b923a0, C4<1>, C4<1>;
L_0xaf2b97100 .delay 1 (1,1,1) L_0xaf2b97100/d;
L_0xaf2b97170/d .functor NAND 1, L_0xaf2b97020, L_0xaf2b97090, L_0xaf2b97100, C4<1>;
L_0xaf2b97170 .delay 1 (1,1,1) L_0xaf2b97170/d;
v0xaf2a44c80_0 .net "Cin", 0 0, L_0xaf2b923a0;  1 drivers
v0xaf2a44d20_0 .net "Cout", 0 0, L_0xaf2b97170;  1 drivers
v0xaf2a44dc0_0 .net "P", 0 0, L_0xaf2b96f40;  1 drivers
v0xaf2a44e60_0 .net "S", 0 0, L_0xaf2b96fb0;  1 drivers
v0xaf2a44f00_0 .net "a", 0 0, L_0xaf2b92260;  1 drivers
v0xaf2a44fa0_0 .net "b", 0 0, L_0xaf2b92300;  1 drivers
v0xaf2a45040_0 .net "naCin", 0 0, L_0xaf2b97090;  1 drivers
v0xaf2a450e0_0 .net "nab", 0 0, L_0xaf2b97020;  1 drivers
v0xaf2a45180_0 .net "nbCin", 0 0, L_0xaf2b97100;  1 drivers
S_0xaf2a3ed00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11940 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a3ee80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3ed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b971e0/d .functor XOR 1, L_0xaf2b92440, L_0xaf2b924e0, C4<0>, C4<0>;
L_0xaf2b971e0 .delay 1 (1,1,1) L_0xaf2b971e0/d;
L_0xaf2b97250/d .functor XOR 1, L_0xaf2b971e0, L_0xaf2b92580, C4<0>, C4<0>;
L_0xaf2b97250 .delay 1 (1,1,1) L_0xaf2b97250/d;
L_0xaf2b972c0/d .functor NAND 1, L_0xaf2b92440, L_0xaf2b924e0, C4<1>, C4<1>;
L_0xaf2b972c0 .delay 1 (1,1,1) L_0xaf2b972c0/d;
L_0xaf2b97330/d .functor NAND 1, L_0xaf2b92440, L_0xaf2b92580, C4<1>, C4<1>;
L_0xaf2b97330 .delay 1 (1,1,1) L_0xaf2b97330/d;
L_0xaf2b973a0/d .functor NAND 1, L_0xaf2b924e0, L_0xaf2b92580, C4<1>, C4<1>;
L_0xaf2b973a0 .delay 1 (1,1,1) L_0xaf2b973a0/d;
L_0xaf2b97410/d .functor NAND 1, L_0xaf2b972c0, L_0xaf2b97330, L_0xaf2b973a0, C4<1>;
L_0xaf2b97410 .delay 1 (1,1,1) L_0xaf2b97410/d;
v0xaf2a45220_0 .net "Cin", 0 0, L_0xaf2b92580;  1 drivers
v0xaf2a452c0_0 .net "Cout", 0 0, L_0xaf2b97410;  1 drivers
v0xaf2a45360_0 .net "P", 0 0, L_0xaf2b971e0;  1 drivers
v0xaf2a45400_0 .net "S", 0 0, L_0xaf2b97250;  1 drivers
v0xaf2a454a0_0 .net "a", 0 0, L_0xaf2b92440;  1 drivers
v0xaf2a45540_0 .net "b", 0 0, L_0xaf2b924e0;  1 drivers
v0xaf2a455e0_0 .net "naCin", 0 0, L_0xaf2b97330;  1 drivers
v0xaf2a45680_0 .net "nab", 0 0, L_0xaf2b972c0;  1 drivers
v0xaf2a45720_0 .net "nbCin", 0 0, L_0xaf2b973a0;  1 drivers
S_0xaf2a3f000 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a11980 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a3f180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3f000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b97480/d .functor XOR 1, L_0xaf2b92620, L_0xaf2b926c0, C4<0>, C4<0>;
L_0xaf2b97480 .delay 1 (1,1,1) L_0xaf2b97480/d;
L_0xaf2b974f0/d .functor XOR 1, L_0xaf2b97480, L_0xaf2b92760, C4<0>, C4<0>;
L_0xaf2b974f0 .delay 1 (1,1,1) L_0xaf2b974f0/d;
L_0xaf2b97560/d .functor NAND 1, L_0xaf2b92620, L_0xaf2b926c0, C4<1>, C4<1>;
L_0xaf2b97560 .delay 1 (1,1,1) L_0xaf2b97560/d;
L_0xaf2b975d0/d .functor NAND 1, L_0xaf2b92620, L_0xaf2b92760, C4<1>, C4<1>;
L_0xaf2b975d0 .delay 1 (1,1,1) L_0xaf2b975d0/d;
L_0xaf2b97640/d .functor NAND 1, L_0xaf2b926c0, L_0xaf2b92760, C4<1>, C4<1>;
L_0xaf2b97640 .delay 1 (1,1,1) L_0xaf2b97640/d;
L_0xaf2b976b0/d .functor NAND 1, L_0xaf2b97560, L_0xaf2b975d0, L_0xaf2b97640, C4<1>;
L_0xaf2b976b0 .delay 1 (1,1,1) L_0xaf2b976b0/d;
v0xaf2a457c0_0 .net "Cin", 0 0, L_0xaf2b92760;  1 drivers
v0xaf2a45860_0 .net "Cout", 0 0, L_0xaf2b976b0;  1 drivers
v0xaf2a45900_0 .net "P", 0 0, L_0xaf2b97480;  1 drivers
v0xaf2a459a0_0 .net "S", 0 0, L_0xaf2b974f0;  1 drivers
v0xaf2a45a40_0 .net "a", 0 0, L_0xaf2b92620;  1 drivers
v0xaf2a45ae0_0 .net "b", 0 0, L_0xaf2b926c0;  1 drivers
v0xaf2a45b80_0 .net "naCin", 0 0, L_0xaf2b975d0;  1 drivers
v0xaf2a45c20_0 .net "nab", 0 0, L_0xaf2b97560;  1 drivers
v0xaf2a45cc0_0 .net "nbCin", 0 0, L_0xaf2b97640;  1 drivers
S_0xaf2a3f300 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a3ca80;
 .timescale -9 -9;
P_0xaf2a119c0 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a3f480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3f300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b97720/d .functor XOR 1, L_0xaf2b92800, L_0xaf2b928a0, C4<0>, C4<0>;
L_0xaf2b97720 .delay 1 (1,1,1) L_0xaf2b97720/d;
L_0xaf2b97790/d .functor XOR 1, L_0xaf2b97720, L_0xaf2b92940, C4<0>, C4<0>;
L_0xaf2b97790 .delay 1 (1,1,1) L_0xaf2b97790/d;
L_0xaf2b97800/d .functor NAND 1, L_0xaf2b92800, L_0xaf2b928a0, C4<1>, C4<1>;
L_0xaf2b97800 .delay 1 (1,1,1) L_0xaf2b97800/d;
L_0xaf2b97870/d .functor NAND 1, L_0xaf2b92800, L_0xaf2b92940, C4<1>, C4<1>;
L_0xaf2b97870 .delay 1 (1,1,1) L_0xaf2b97870/d;
L_0xaf2b978e0/d .functor NAND 1, L_0xaf2b928a0, L_0xaf2b92940, C4<1>, C4<1>;
L_0xaf2b978e0 .delay 1 (1,1,1) L_0xaf2b978e0/d;
L_0xaf2b97950/d .functor NAND 1, L_0xaf2b97800, L_0xaf2b97870, L_0xaf2b978e0, C4<1>;
L_0xaf2b97950 .delay 1 (1,1,1) L_0xaf2b97950/d;
v0xaf2a45d60_0 .net "Cin", 0 0, L_0xaf2b92940;  1 drivers
v0xaf2a45e00_0 .net "Cout", 0 0, L_0xaf2b97950;  1 drivers
v0xaf2a45ea0_0 .net "P", 0 0, L_0xaf2b97720;  1 drivers
v0xaf2a45f40_0 .net "S", 0 0, L_0xaf2b97790;  1 drivers
v0xaf2a45fe0_0 .net "a", 0 0, L_0xaf2b92800;  1 drivers
v0xaf2a46080_0 .net "b", 0 0, L_0xaf2b928a0;  1 drivers
v0xaf2a46120_0 .net "naCin", 0 0, L_0xaf2b97870;  1 drivers
v0xaf2a461c0_0 .net "nab", 0 0, L_0xaf2b97800;  1 drivers
v0xaf2a46260_0 .net "nbCin", 0 0, L_0xaf2b978e0;  1 drivers
S_0xaf2a3f600 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a3ca80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2867f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2867fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b979c0/d .functor XOR 1, L_0xaf2b929e0, L_0xaf2b92a80, C4<0>, C4<0>;
L_0xaf2b979c0 .delay 1 (1,1,1) L_0xaf2b979c0/d;
L_0xaf2b97a30/d .functor XOR 1, L_0xaf2b979c0, v0xaf2a46e40_0, C4<0>, C4<0>;
L_0xaf2b97a30 .delay 1 (1,1,1) L_0xaf2b97a30/d;
L_0xaf2b97aa0/d .functor NAND 1, L_0xaf2b929e0, L_0xaf2b92a80, C4<1>, C4<1>;
L_0xaf2b97aa0 .delay 1 (1,1,1) L_0xaf2b97aa0/d;
L_0xaf2b97b10/d .functor NAND 1, L_0xaf2b929e0, v0xaf2a46e40_0, C4<1>, C4<1>;
L_0xaf2b97b10 .delay 1 (1,1,1) L_0xaf2b97b10/d;
L_0xaf2b97b80/d .functor NAND 1, L_0xaf2b92a80, v0xaf2a46e40_0, C4<1>, C4<1>;
L_0xaf2b97b80 .delay 1 (1,1,1) L_0xaf2b97b80/d;
L_0xaf2b97bf0/d .functor NAND 1, L_0xaf2b97aa0, L_0xaf2b97b10, L_0xaf2b97b80, C4<1>;
L_0xaf2b97bf0 .delay 1 (1,1,1) L_0xaf2b97bf0/d;
v0xaf2a46300_0 .net "Cin", 0 0, v0xaf2a46e40_0;  alias, 1 drivers
v0xaf2a463a0_0 .net "Cout", 0 0, L_0xaf2b97bf0;  1 drivers
v0xaf2a46440_0 .net "P", 0 0, L_0xaf2b979c0;  1 drivers
v0xaf2a464e0_0 .net "S", 0 0, L_0xaf2b97a30;  1 drivers
v0xaf2a46580_0 .net "a", 0 0, L_0xaf2b929e0;  1 drivers
v0xaf2a46620_0 .net "b", 0 0, L_0xaf2b92a80;  1 drivers
v0xaf2a466c0_0 .net "naCin", 0 0, L_0xaf2b97b10;  1 drivers
v0xaf2a46760_0 .net "nab", 0 0, L_0xaf2b97aa0;  1 drivers
v0xaf2a46800_0 .net "nbCin", 0 0, L_0xaf2b97b80;  1 drivers
S_0xaf2a3f780 .scope generate, "WIDTH_TEST[16]" "WIDTH_TEST[16]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a11a40 .param/l "w" 1 3 21, +C4<010000>;
v0xaf2a59040_0 .var "A", 15 0;
v0xaf2a590e0_0 .var "B", 15 0;
v0xaf2a59180_0 .var "Cin", 0 0;
v0xaf2a59220_0 .net "Cout", 0 0, L_0xaf2bac960;  1 drivers
v0xaf2a592c0_0 .net "P", 15 0, L_0xaf3161ae0;  1 drivers
v0xaf2a59360_0 .net "S", 15 0, L_0xaf3161b80;  1 drivers
v0xaf2a59400_0 .var "expected_sum", 16 0;
S_0xaf2a3f900 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a3f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 16 "P";
    .port_info 5 /OUTPUT 16 "S";
P_0xaf2a11a80 .param/l "N" 0 4 4, +C4<00000000000000000000000000010000>;
v0xaf2a58be0_0 .net "A", 15 0, v0xaf2a59040_0;  1 drivers
v0xaf2a58c80_0 .net "B", 15 0, v0xaf2a590e0_0;  1 drivers
v0xaf2a58d20_0 .net "C", 15 0, L_0xaf3161a40;  1 drivers
v0xaf2a58dc0_0 .net "Cin", 0 0, v0xaf2a59180_0;  1 drivers
v0xaf2a58e60_0 .net "Cout", 0 0, L_0xaf2bac960;  alias, 1 drivers
v0xaf2a58f00_0 .net "P", 15 0, L_0xaf3161ae0;  alias, 1 drivers
v0xaf2a58fa0_0 .net "S", 15 0, L_0xaf3161b80;  alias, 1 drivers
L_0xaf2b92bc0 .part v0xaf2a59040_0, 1, 1;
L_0xaf2b92c60 .part v0xaf2a590e0_0, 1, 1;
L_0xaf2b92d00 .part L_0xaf3161a40, 0, 1;
L_0xaf2b92da0 .part v0xaf2a59040_0, 2, 1;
L_0xaf2b92e40 .part v0xaf2a590e0_0, 2, 1;
L_0xaf2b92ee0 .part L_0xaf3161a40, 1, 1;
L_0xaf2b92f80 .part v0xaf2a59040_0, 3, 1;
L_0xaf2b93020 .part v0xaf2a590e0_0, 3, 1;
L_0xaf2b930c0 .part L_0xaf3161a40, 2, 1;
L_0xaf2b93160 .part v0xaf2a59040_0, 4, 1;
L_0xaf2b93200 .part v0xaf2a590e0_0, 4, 1;
L_0xaf2b932a0 .part L_0xaf3161a40, 3, 1;
L_0xaf2b93340 .part v0xaf2a59040_0, 5, 1;
L_0xaf2b933e0 .part v0xaf2a590e0_0, 5, 1;
L_0xaf2b93480 .part L_0xaf3161a40, 4, 1;
L_0xaf2b93520 .part v0xaf2a59040_0, 6, 1;
L_0xaf2b935c0 .part v0xaf2a590e0_0, 6, 1;
L_0xaf2b93700 .part L_0xaf3161a40, 5, 1;
L_0xaf2b937a0 .part v0xaf2a59040_0, 7, 1;
L_0xaf2b93840 .part v0xaf2a590e0_0, 7, 1;
L_0xaf2b938e0 .part L_0xaf3161a40, 6, 1;
L_0xaf2b93660 .part v0xaf2a59040_0, 8, 1;
L_0xaf2b93980 .part v0xaf2a590e0_0, 8, 1;
L_0xaf2b93a20 .part L_0xaf3161a40, 7, 1;
L_0xaf2b93ac0 .part v0xaf2a59040_0, 9, 1;
L_0xaf2b93b60 .part v0xaf2a590e0_0, 9, 1;
L_0xaf2b93c00 .part L_0xaf3161a40, 8, 1;
L_0xaf2b93ca0 .part v0xaf2a59040_0, 10, 1;
L_0xaf2b93d40 .part v0xaf2a590e0_0, 10, 1;
L_0xaf2b93de0 .part L_0xaf3161a40, 9, 1;
L_0xaf2b93e80 .part v0xaf2a59040_0, 11, 1;
L_0xaf2b93f20 .part v0xaf2a590e0_0, 11, 1;
L_0xaf2bac000 .part L_0xaf3161a40, 10, 1;
L_0xaf2bac0a0 .part v0xaf2a59040_0, 12, 1;
L_0xaf2bac140 .part v0xaf2a590e0_0, 12, 1;
L_0xaf2bac1e0 .part L_0xaf3161a40, 11, 1;
L_0xaf2bac280 .part v0xaf2a59040_0, 13, 1;
L_0xaf2bac320 .part v0xaf2a590e0_0, 13, 1;
L_0xaf2bac3c0 .part L_0xaf3161a40, 12, 1;
L_0xaf2bac460 .part v0xaf2a59040_0, 14, 1;
L_0xaf2bac500 .part v0xaf2a590e0_0, 14, 1;
L_0xaf2bac5a0 .part L_0xaf3161a40, 13, 1;
L_0xaf2bac640 .part v0xaf2a59040_0, 15, 1;
L_0xaf2bac6e0 .part v0xaf2a590e0_0, 15, 1;
L_0xaf2bac780 .part L_0xaf3161a40, 14, 1;
L_0xaf2bac820 .part v0xaf2a59040_0, 0, 1;
L_0xaf2bac8c0 .part v0xaf2a590e0_0, 0, 1;
LS_0xaf3161a40_0_0 .concat8 [ 1 1 1 1], L_0xaf2ba6610, L_0xaf2b97e90, L_0xaf2ba4150, L_0xaf2ba43f0;
LS_0xaf3161a40_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba4690, L_0xaf2ba4930, L_0xaf2ba4bd0, L_0xaf2ba4e70;
LS_0xaf3161a40_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba5110, L_0xaf2ba53b0, L_0xaf2ba5650, L_0xaf2ba58f0;
LS_0xaf3161a40_0_12 .concat8 [ 1 1 1 1], L_0xaf2ba5b90, L_0xaf2ba5e30, L_0xaf2ba60d0, L_0xaf2ba6370;
L_0xaf3161a40 .concat8 [ 4 4 4 4], LS_0xaf3161a40_0_0, LS_0xaf3161a40_0_4, LS_0xaf3161a40_0_8, LS_0xaf3161a40_0_12;
LS_0xaf3161ae0_0_0 .concat8 [ 1 1 1 1], L_0xaf2ba63e0, L_0xaf2b97c60, L_0xaf2b97f00, L_0xaf2ba41c0;
LS_0xaf3161ae0_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba4460, L_0xaf2ba4700, L_0xaf2ba49a0, L_0xaf2ba4c40;
LS_0xaf3161ae0_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba4ee0, L_0xaf2ba5180, L_0xaf2ba5420, L_0xaf2ba56c0;
LS_0xaf3161ae0_0_12 .concat8 [ 1 1 1 1], L_0xaf2ba5960, L_0xaf2ba5c00, L_0xaf2ba5ea0, L_0xaf2ba6140;
L_0xaf3161ae0 .concat8 [ 4 4 4 4], LS_0xaf3161ae0_0_0, LS_0xaf3161ae0_0_4, LS_0xaf3161ae0_0_8, LS_0xaf3161ae0_0_12;
LS_0xaf3161b80_0_0 .concat8 [ 1 1 1 1], L_0xaf2ba6450, L_0xaf2b97cd0, L_0xaf2b97f70, L_0xaf2ba4230;
LS_0xaf3161b80_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba44d0, L_0xaf2ba4770, L_0xaf2ba4a10, L_0xaf2ba4cb0;
LS_0xaf3161b80_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba4f50, L_0xaf2ba51f0, L_0xaf2ba5490, L_0xaf2ba5730;
LS_0xaf3161b80_0_12 .concat8 [ 1 1 1 1], L_0xaf2ba59d0, L_0xaf2ba5c70, L_0xaf2ba5f10, L_0xaf2ba61b0;
L_0xaf3161b80 .concat8 [ 4 4 4 4], LS_0xaf3161b80_0_0, LS_0xaf3161b80_0_4, LS_0xaf3161b80_0_8, LS_0xaf3161b80_0_12;
L_0xaf2bac960 .part L_0xaf3161a40, 15, 1;
S_0xaf2a3fa80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11ac0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a3fc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3fa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2864e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2864e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b97c60/d .functor XOR 1, L_0xaf2b92bc0, L_0xaf2b92c60, C4<0>, C4<0>;
L_0xaf2b97c60 .delay 1 (1,1,1) L_0xaf2b97c60/d;
L_0xaf2b97cd0/d .functor XOR 1, L_0xaf2b97c60, L_0xaf2b92d00, C4<0>, C4<0>;
L_0xaf2b97cd0 .delay 1 (1,1,1) L_0xaf2b97cd0/d;
L_0xaf2b97d40/d .functor NAND 1, L_0xaf2b92bc0, L_0xaf2b92c60, C4<1>, C4<1>;
L_0xaf2b97d40 .delay 1 (1,1,1) L_0xaf2b97d40/d;
L_0xaf2b97db0/d .functor NAND 1, L_0xaf2b92bc0, L_0xaf2b92d00, C4<1>, C4<1>;
L_0xaf2b97db0 .delay 1 (1,1,1) L_0xaf2b97db0/d;
L_0xaf2b97e20/d .functor NAND 1, L_0xaf2b92c60, L_0xaf2b92d00, C4<1>, C4<1>;
L_0xaf2b97e20 .delay 1 (1,1,1) L_0xaf2b97e20/d;
L_0xaf2b97e90/d .functor NAND 1, L_0xaf2b97d40, L_0xaf2b97db0, L_0xaf2b97e20, C4<1>;
L_0xaf2b97e90 .delay 1 (1,1,1) L_0xaf2b97e90/d;
v0xaf2a47160_0 .net "Cin", 0 0, L_0xaf2b92d00;  1 drivers
v0xaf2a47200_0 .net "Cout", 0 0, L_0xaf2b97e90;  1 drivers
v0xaf2a472a0_0 .net "P", 0 0, L_0xaf2b97c60;  1 drivers
v0xaf2a47340_0 .net "S", 0 0, L_0xaf2b97cd0;  1 drivers
v0xaf2a473e0_0 .net "a", 0 0, L_0xaf2b92bc0;  1 drivers
v0xaf2a47480_0 .net "b", 0 0, L_0xaf2b92c60;  1 drivers
v0xaf2a47520_0 .net "naCin", 0 0, L_0xaf2b97db0;  1 drivers
v0xaf2a475c0_0 .net "nab", 0 0, L_0xaf2b97d40;  1 drivers
v0xaf2a47660_0 .net "nbCin", 0 0, L_0xaf2b97e20;  1 drivers
S_0xaf2a3fd80 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11b00 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a48000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a3fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2b97f00/d .functor XOR 1, L_0xaf2b92da0, L_0xaf2b92e40, C4<0>, C4<0>;
L_0xaf2b97f00 .delay 1 (1,1,1) L_0xaf2b97f00/d;
L_0xaf2b97f70/d .functor XOR 1, L_0xaf2b97f00, L_0xaf2b92ee0, C4<0>, C4<0>;
L_0xaf2b97f70 .delay 1 (1,1,1) L_0xaf2b97f70/d;
L_0xaf2ba4000/d .functor NAND 1, L_0xaf2b92da0, L_0xaf2b92e40, C4<1>, C4<1>;
L_0xaf2ba4000 .delay 1 (1,1,1) L_0xaf2ba4000/d;
L_0xaf2ba4070/d .functor NAND 1, L_0xaf2b92da0, L_0xaf2b92ee0, C4<1>, C4<1>;
L_0xaf2ba4070 .delay 1 (1,1,1) L_0xaf2ba4070/d;
L_0xaf2ba40e0/d .functor NAND 1, L_0xaf2b92e40, L_0xaf2b92ee0, C4<1>, C4<1>;
L_0xaf2ba40e0 .delay 1 (1,1,1) L_0xaf2ba40e0/d;
L_0xaf2ba4150/d .functor NAND 1, L_0xaf2ba4000, L_0xaf2ba4070, L_0xaf2ba40e0, C4<1>;
L_0xaf2ba4150 .delay 1 (1,1,1) L_0xaf2ba4150/d;
v0xaf2a47700_0 .net "Cin", 0 0, L_0xaf2b92ee0;  1 drivers
v0xaf2a477a0_0 .net "Cout", 0 0, L_0xaf2ba4150;  1 drivers
v0xaf2a47840_0 .net "P", 0 0, L_0xaf2b97f00;  1 drivers
v0xaf2a478e0_0 .net "S", 0 0, L_0xaf2b97f70;  1 drivers
v0xaf2a47980_0 .net "a", 0 0, L_0xaf2b92da0;  1 drivers
v0xaf2a47a20_0 .net "b", 0 0, L_0xaf2b92e40;  1 drivers
v0xaf2a47ac0_0 .net "naCin", 0 0, L_0xaf2ba4070;  1 drivers
v0xaf2a47b60_0 .net "nab", 0 0, L_0xaf2ba4000;  1 drivers
v0xaf2a47c00_0 .net "nbCin", 0 0, L_0xaf2ba40e0;  1 drivers
S_0xaf2a48180 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11b40 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a48300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a48180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c0c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba41c0/d .functor XOR 1, L_0xaf2b92f80, L_0xaf2b93020, C4<0>, C4<0>;
L_0xaf2ba41c0 .delay 1 (1,1,1) L_0xaf2ba41c0/d;
L_0xaf2ba4230/d .functor XOR 1, L_0xaf2ba41c0, L_0xaf2b930c0, C4<0>, C4<0>;
L_0xaf2ba4230 .delay 1 (1,1,1) L_0xaf2ba4230/d;
L_0xaf2ba42a0/d .functor NAND 1, L_0xaf2b92f80, L_0xaf2b93020, C4<1>, C4<1>;
L_0xaf2ba42a0 .delay 1 (1,1,1) L_0xaf2ba42a0/d;
L_0xaf2ba4310/d .functor NAND 1, L_0xaf2b92f80, L_0xaf2b930c0, C4<1>, C4<1>;
L_0xaf2ba4310 .delay 1 (1,1,1) L_0xaf2ba4310/d;
L_0xaf2ba4380/d .functor NAND 1, L_0xaf2b93020, L_0xaf2b930c0, C4<1>, C4<1>;
L_0xaf2ba4380 .delay 1 (1,1,1) L_0xaf2ba4380/d;
L_0xaf2ba43f0/d .functor NAND 1, L_0xaf2ba42a0, L_0xaf2ba4310, L_0xaf2ba4380, C4<1>;
L_0xaf2ba43f0 .delay 1 (1,1,1) L_0xaf2ba43f0/d;
v0xaf2a47ca0_0 .net "Cin", 0 0, L_0xaf2b930c0;  1 drivers
v0xaf2a47d40_0 .net "Cout", 0 0, L_0xaf2ba43f0;  1 drivers
v0xaf2a47de0_0 .net "P", 0 0, L_0xaf2ba41c0;  1 drivers
v0xaf2a47e80_0 .net "S", 0 0, L_0xaf2ba4230;  1 drivers
v0xaf2a47f20_0 .net "a", 0 0, L_0xaf2b92f80;  1 drivers
v0xaf2a50000_0 .net "b", 0 0, L_0xaf2b93020;  1 drivers
v0xaf2a500a0_0 .net "naCin", 0 0, L_0xaf2ba4310;  1 drivers
v0xaf2a50140_0 .net "nab", 0 0, L_0xaf2ba42a0;  1 drivers
v0xaf2a501e0_0 .net "nbCin", 0 0, L_0xaf2ba4380;  1 drivers
S_0xaf2a48480 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11b80 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a48600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a48480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba4460/d .functor XOR 1, L_0xaf2b93160, L_0xaf2b93200, C4<0>, C4<0>;
L_0xaf2ba4460 .delay 1 (1,1,1) L_0xaf2ba4460/d;
L_0xaf2ba44d0/d .functor XOR 1, L_0xaf2ba4460, L_0xaf2b932a0, C4<0>, C4<0>;
L_0xaf2ba44d0 .delay 1 (1,1,1) L_0xaf2ba44d0/d;
L_0xaf2ba4540/d .functor NAND 1, L_0xaf2b93160, L_0xaf2b93200, C4<1>, C4<1>;
L_0xaf2ba4540 .delay 1 (1,1,1) L_0xaf2ba4540/d;
L_0xaf2ba45b0/d .functor NAND 1, L_0xaf2b93160, L_0xaf2b932a0, C4<1>, C4<1>;
L_0xaf2ba45b0 .delay 1 (1,1,1) L_0xaf2ba45b0/d;
L_0xaf2ba4620/d .functor NAND 1, L_0xaf2b93200, L_0xaf2b932a0, C4<1>, C4<1>;
L_0xaf2ba4620 .delay 1 (1,1,1) L_0xaf2ba4620/d;
L_0xaf2ba4690/d .functor NAND 1, L_0xaf2ba4540, L_0xaf2ba45b0, L_0xaf2ba4620, C4<1>;
L_0xaf2ba4690 .delay 1 (1,1,1) L_0xaf2ba4690/d;
v0xaf2a50280_0 .net "Cin", 0 0, L_0xaf2b932a0;  1 drivers
v0xaf2a50320_0 .net "Cout", 0 0, L_0xaf2ba4690;  1 drivers
v0xaf2a503c0_0 .net "P", 0 0, L_0xaf2ba4460;  1 drivers
v0xaf2a50460_0 .net "S", 0 0, L_0xaf2ba44d0;  1 drivers
v0xaf2a50500_0 .net "a", 0 0, L_0xaf2b93160;  1 drivers
v0xaf2a505a0_0 .net "b", 0 0, L_0xaf2b93200;  1 drivers
v0xaf2a50640_0 .net "naCin", 0 0, L_0xaf2ba45b0;  1 drivers
v0xaf2a506e0_0 .net "nab", 0 0, L_0xaf2ba4540;  1 drivers
v0xaf2a50780_0 .net "nbCin", 0 0, L_0xaf2ba4620;  1 drivers
S_0xaf2a48780 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11c00 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a48900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a48780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c1c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba4700/d .functor XOR 1, L_0xaf2b93340, L_0xaf2b933e0, C4<0>, C4<0>;
L_0xaf2ba4700 .delay 1 (1,1,1) L_0xaf2ba4700/d;
L_0xaf2ba4770/d .functor XOR 1, L_0xaf2ba4700, L_0xaf2b93480, C4<0>, C4<0>;
L_0xaf2ba4770 .delay 1 (1,1,1) L_0xaf2ba4770/d;
L_0xaf2ba47e0/d .functor NAND 1, L_0xaf2b93340, L_0xaf2b933e0, C4<1>, C4<1>;
L_0xaf2ba47e0 .delay 1 (1,1,1) L_0xaf2ba47e0/d;
L_0xaf2ba4850/d .functor NAND 1, L_0xaf2b93340, L_0xaf2b93480, C4<1>, C4<1>;
L_0xaf2ba4850 .delay 1 (1,1,1) L_0xaf2ba4850/d;
L_0xaf2ba48c0/d .functor NAND 1, L_0xaf2b933e0, L_0xaf2b93480, C4<1>, C4<1>;
L_0xaf2ba48c0 .delay 1 (1,1,1) L_0xaf2ba48c0/d;
L_0xaf2ba4930/d .functor NAND 1, L_0xaf2ba47e0, L_0xaf2ba4850, L_0xaf2ba48c0, C4<1>;
L_0xaf2ba4930 .delay 1 (1,1,1) L_0xaf2ba4930/d;
v0xaf2a50820_0 .net "Cin", 0 0, L_0xaf2b93480;  1 drivers
v0xaf2a508c0_0 .net "Cout", 0 0, L_0xaf2ba4930;  1 drivers
v0xaf2a50960_0 .net "P", 0 0, L_0xaf2ba4700;  1 drivers
v0xaf2a50a00_0 .net "S", 0 0, L_0xaf2ba4770;  1 drivers
v0xaf2a50aa0_0 .net "a", 0 0, L_0xaf2b93340;  1 drivers
v0xaf2a50b40_0 .net "b", 0 0, L_0xaf2b933e0;  1 drivers
v0xaf2a50be0_0 .net "naCin", 0 0, L_0xaf2ba4850;  1 drivers
v0xaf2a50c80_0 .net "nab", 0 0, L_0xaf2ba47e0;  1 drivers
v0xaf2a50d20_0 .net "nbCin", 0 0, L_0xaf2ba48c0;  1 drivers
S_0xaf2a48a80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11c40 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a48c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a48a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba49a0/d .functor XOR 1, L_0xaf2b93520, L_0xaf2b935c0, C4<0>, C4<0>;
L_0xaf2ba49a0 .delay 1 (1,1,1) L_0xaf2ba49a0/d;
L_0xaf2ba4a10/d .functor XOR 1, L_0xaf2ba49a0, L_0xaf2b93700, C4<0>, C4<0>;
L_0xaf2ba4a10 .delay 1 (1,1,1) L_0xaf2ba4a10/d;
L_0xaf2ba4a80/d .functor NAND 1, L_0xaf2b93520, L_0xaf2b935c0, C4<1>, C4<1>;
L_0xaf2ba4a80 .delay 1 (1,1,1) L_0xaf2ba4a80/d;
L_0xaf2ba4af0/d .functor NAND 1, L_0xaf2b93520, L_0xaf2b93700, C4<1>, C4<1>;
L_0xaf2ba4af0 .delay 1 (1,1,1) L_0xaf2ba4af0/d;
L_0xaf2ba4b60/d .functor NAND 1, L_0xaf2b935c0, L_0xaf2b93700, C4<1>, C4<1>;
L_0xaf2ba4b60 .delay 1 (1,1,1) L_0xaf2ba4b60/d;
L_0xaf2ba4bd0/d .functor NAND 1, L_0xaf2ba4a80, L_0xaf2ba4af0, L_0xaf2ba4b60, C4<1>;
L_0xaf2ba4bd0 .delay 1 (1,1,1) L_0xaf2ba4bd0/d;
v0xaf2a50dc0_0 .net "Cin", 0 0, L_0xaf2b93700;  1 drivers
v0xaf2a50e60_0 .net "Cout", 0 0, L_0xaf2ba4bd0;  1 drivers
v0xaf2a50f00_0 .net "P", 0 0, L_0xaf2ba49a0;  1 drivers
v0xaf2a50fa0_0 .net "S", 0 0, L_0xaf2ba4a10;  1 drivers
v0xaf2a51040_0 .net "a", 0 0, L_0xaf2b93520;  1 drivers
v0xaf2a510e0_0 .net "b", 0 0, L_0xaf2b935c0;  1 drivers
v0xaf2a51180_0 .net "naCin", 0 0, L_0xaf2ba4af0;  1 drivers
v0xaf2a51220_0 .net "nab", 0 0, L_0xaf2ba4a80;  1 drivers
v0xaf2a512c0_0 .net "nbCin", 0 0, L_0xaf2ba4b60;  1 drivers
S_0xaf2a48d80 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11c80 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a48f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a48d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c2c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba4c40/d .functor XOR 1, L_0xaf2b937a0, L_0xaf2b93840, C4<0>, C4<0>;
L_0xaf2ba4c40 .delay 1 (1,1,1) L_0xaf2ba4c40/d;
L_0xaf2ba4cb0/d .functor XOR 1, L_0xaf2ba4c40, L_0xaf2b938e0, C4<0>, C4<0>;
L_0xaf2ba4cb0 .delay 1 (1,1,1) L_0xaf2ba4cb0/d;
L_0xaf2ba4d20/d .functor NAND 1, L_0xaf2b937a0, L_0xaf2b93840, C4<1>, C4<1>;
L_0xaf2ba4d20 .delay 1 (1,1,1) L_0xaf2ba4d20/d;
L_0xaf2ba4d90/d .functor NAND 1, L_0xaf2b937a0, L_0xaf2b938e0, C4<1>, C4<1>;
L_0xaf2ba4d90 .delay 1 (1,1,1) L_0xaf2ba4d90/d;
L_0xaf2ba4e00/d .functor NAND 1, L_0xaf2b93840, L_0xaf2b938e0, C4<1>, C4<1>;
L_0xaf2ba4e00 .delay 1 (1,1,1) L_0xaf2ba4e00/d;
L_0xaf2ba4e70/d .functor NAND 1, L_0xaf2ba4d20, L_0xaf2ba4d90, L_0xaf2ba4e00, C4<1>;
L_0xaf2ba4e70 .delay 1 (1,1,1) L_0xaf2ba4e70/d;
v0xaf2a51360_0 .net "Cin", 0 0, L_0xaf2b938e0;  1 drivers
v0xaf2a51400_0 .net "Cout", 0 0, L_0xaf2ba4e70;  1 drivers
v0xaf2a514a0_0 .net "P", 0 0, L_0xaf2ba4c40;  1 drivers
v0xaf2a51540_0 .net "S", 0 0, L_0xaf2ba4cb0;  1 drivers
v0xaf2a515e0_0 .net "a", 0 0, L_0xaf2b937a0;  1 drivers
v0xaf2a51680_0 .net "b", 0 0, L_0xaf2b93840;  1 drivers
v0xaf2a51720_0 .net "naCin", 0 0, L_0xaf2ba4d90;  1 drivers
v0xaf2a517c0_0 .net "nab", 0 0, L_0xaf2ba4d20;  1 drivers
v0xaf2a51860_0 .net "nbCin", 0 0, L_0xaf2ba4e00;  1 drivers
S_0xaf2a49080 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11cc0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a49200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba4ee0/d .functor XOR 1, L_0xaf2b93660, L_0xaf2b93980, C4<0>, C4<0>;
L_0xaf2ba4ee0 .delay 1 (1,1,1) L_0xaf2ba4ee0/d;
L_0xaf2ba4f50/d .functor XOR 1, L_0xaf2ba4ee0, L_0xaf2b93a20, C4<0>, C4<0>;
L_0xaf2ba4f50 .delay 1 (1,1,1) L_0xaf2ba4f50/d;
L_0xaf2ba4fc0/d .functor NAND 1, L_0xaf2b93660, L_0xaf2b93980, C4<1>, C4<1>;
L_0xaf2ba4fc0 .delay 1 (1,1,1) L_0xaf2ba4fc0/d;
L_0xaf2ba5030/d .functor NAND 1, L_0xaf2b93660, L_0xaf2b93a20, C4<1>, C4<1>;
L_0xaf2ba5030 .delay 1 (1,1,1) L_0xaf2ba5030/d;
L_0xaf2ba50a0/d .functor NAND 1, L_0xaf2b93980, L_0xaf2b93a20, C4<1>, C4<1>;
L_0xaf2ba50a0 .delay 1 (1,1,1) L_0xaf2ba50a0/d;
L_0xaf2ba5110/d .functor NAND 1, L_0xaf2ba4fc0, L_0xaf2ba5030, L_0xaf2ba50a0, C4<1>;
L_0xaf2ba5110 .delay 1 (1,1,1) L_0xaf2ba5110/d;
v0xaf2a51900_0 .net "Cin", 0 0, L_0xaf2b93a20;  1 drivers
v0xaf2a519a0_0 .net "Cout", 0 0, L_0xaf2ba5110;  1 drivers
v0xaf2a51a40_0 .net "P", 0 0, L_0xaf2ba4ee0;  1 drivers
v0xaf2a51ae0_0 .net "S", 0 0, L_0xaf2ba4f50;  1 drivers
v0xaf2a51b80_0 .net "a", 0 0, L_0xaf2b93660;  1 drivers
v0xaf2a51c20_0 .net "b", 0 0, L_0xaf2b93980;  1 drivers
v0xaf2a51cc0_0 .net "naCin", 0 0, L_0xaf2ba5030;  1 drivers
v0xaf2a51d60_0 .net "nab", 0 0, L_0xaf2ba4fc0;  1 drivers
v0xaf2a51e00_0 .net "nbCin", 0 0, L_0xaf2ba50a0;  1 drivers
S_0xaf2a49380 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11bc0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a49500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba5180/d .functor XOR 1, L_0xaf2b93ac0, L_0xaf2b93b60, C4<0>, C4<0>;
L_0xaf2ba5180 .delay 1 (1,1,1) L_0xaf2ba5180/d;
L_0xaf2ba51f0/d .functor XOR 1, L_0xaf2ba5180, L_0xaf2b93c00, C4<0>, C4<0>;
L_0xaf2ba51f0 .delay 1 (1,1,1) L_0xaf2ba51f0/d;
L_0xaf2ba5260/d .functor NAND 1, L_0xaf2b93ac0, L_0xaf2b93b60, C4<1>, C4<1>;
L_0xaf2ba5260 .delay 1 (1,1,1) L_0xaf2ba5260/d;
L_0xaf2ba52d0/d .functor NAND 1, L_0xaf2b93ac0, L_0xaf2b93c00, C4<1>, C4<1>;
L_0xaf2ba52d0 .delay 1 (1,1,1) L_0xaf2ba52d0/d;
L_0xaf2ba5340/d .functor NAND 1, L_0xaf2b93b60, L_0xaf2b93c00, C4<1>, C4<1>;
L_0xaf2ba5340 .delay 1 (1,1,1) L_0xaf2ba5340/d;
L_0xaf2ba53b0/d .functor NAND 1, L_0xaf2ba5260, L_0xaf2ba52d0, L_0xaf2ba5340, C4<1>;
L_0xaf2ba53b0 .delay 1 (1,1,1) L_0xaf2ba53b0/d;
v0xaf2a51ea0_0 .net "Cin", 0 0, L_0xaf2b93c00;  1 drivers
v0xaf2a51f40_0 .net "Cout", 0 0, L_0xaf2ba53b0;  1 drivers
v0xaf2a51fe0_0 .net "P", 0 0, L_0xaf2ba5180;  1 drivers
v0xaf2a52080_0 .net "S", 0 0, L_0xaf2ba51f0;  1 drivers
v0xaf2a52120_0 .net "a", 0 0, L_0xaf2b93ac0;  1 drivers
v0xaf2a521c0_0 .net "b", 0 0, L_0xaf2b93b60;  1 drivers
v0xaf2a52260_0 .net "naCin", 0 0, L_0xaf2ba52d0;  1 drivers
v0xaf2a52300_0 .net "nab", 0 0, L_0xaf2ba5260;  1 drivers
v0xaf2a523a0_0 .net "nbCin", 0 0, L_0xaf2ba5340;  1 drivers
S_0xaf2a49680 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11d00 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a49800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c4c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba5420/d .functor XOR 1, L_0xaf2b93ca0, L_0xaf2b93d40, C4<0>, C4<0>;
L_0xaf2ba5420 .delay 1 (1,1,1) L_0xaf2ba5420/d;
L_0xaf2ba5490/d .functor XOR 1, L_0xaf2ba5420, L_0xaf2b93de0, C4<0>, C4<0>;
L_0xaf2ba5490 .delay 1 (1,1,1) L_0xaf2ba5490/d;
L_0xaf2ba5500/d .functor NAND 1, L_0xaf2b93ca0, L_0xaf2b93d40, C4<1>, C4<1>;
L_0xaf2ba5500 .delay 1 (1,1,1) L_0xaf2ba5500/d;
L_0xaf2ba5570/d .functor NAND 1, L_0xaf2b93ca0, L_0xaf2b93de0, C4<1>, C4<1>;
L_0xaf2ba5570 .delay 1 (1,1,1) L_0xaf2ba5570/d;
L_0xaf2ba55e0/d .functor NAND 1, L_0xaf2b93d40, L_0xaf2b93de0, C4<1>, C4<1>;
L_0xaf2ba55e0 .delay 1 (1,1,1) L_0xaf2ba55e0/d;
L_0xaf2ba5650/d .functor NAND 1, L_0xaf2ba5500, L_0xaf2ba5570, L_0xaf2ba55e0, C4<1>;
L_0xaf2ba5650 .delay 1 (1,1,1) L_0xaf2ba5650/d;
v0xaf2a52440_0 .net "Cin", 0 0, L_0xaf2b93de0;  1 drivers
v0xaf2a524e0_0 .net "Cout", 0 0, L_0xaf2ba5650;  1 drivers
v0xaf2a52580_0 .net "P", 0 0, L_0xaf2ba5420;  1 drivers
v0xaf2a52620_0 .net "S", 0 0, L_0xaf2ba5490;  1 drivers
v0xaf2a526c0_0 .net "a", 0 0, L_0xaf2b93ca0;  1 drivers
v0xaf2a52760_0 .net "b", 0 0, L_0xaf2b93d40;  1 drivers
v0xaf2a52800_0 .net "naCin", 0 0, L_0xaf2ba5570;  1 drivers
v0xaf2a528a0_0 .net "nab", 0 0, L_0xaf2ba5500;  1 drivers
v0xaf2a52940_0 .net "nbCin", 0 0, L_0xaf2ba55e0;  1 drivers
S_0xaf2a49980 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11d40 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a49b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba56c0/d .functor XOR 1, L_0xaf2b93e80, L_0xaf2b93f20, C4<0>, C4<0>;
L_0xaf2ba56c0 .delay 1 (1,1,1) L_0xaf2ba56c0/d;
L_0xaf2ba5730/d .functor XOR 1, L_0xaf2ba56c0, L_0xaf2bac000, C4<0>, C4<0>;
L_0xaf2ba5730 .delay 1 (1,1,1) L_0xaf2ba5730/d;
L_0xaf2ba57a0/d .functor NAND 1, L_0xaf2b93e80, L_0xaf2b93f20, C4<1>, C4<1>;
L_0xaf2ba57a0 .delay 1 (1,1,1) L_0xaf2ba57a0/d;
L_0xaf2ba5810/d .functor NAND 1, L_0xaf2b93e80, L_0xaf2bac000, C4<1>, C4<1>;
L_0xaf2ba5810 .delay 1 (1,1,1) L_0xaf2ba5810/d;
L_0xaf2ba5880/d .functor NAND 1, L_0xaf2b93f20, L_0xaf2bac000, C4<1>, C4<1>;
L_0xaf2ba5880 .delay 1 (1,1,1) L_0xaf2ba5880/d;
L_0xaf2ba58f0/d .functor NAND 1, L_0xaf2ba57a0, L_0xaf2ba5810, L_0xaf2ba5880, C4<1>;
L_0xaf2ba58f0 .delay 1 (1,1,1) L_0xaf2ba58f0/d;
v0xaf2a529e0_0 .net "Cin", 0 0, L_0xaf2bac000;  1 drivers
v0xaf2a52a80_0 .net "Cout", 0 0, L_0xaf2ba58f0;  1 drivers
v0xaf2a52b20_0 .net "P", 0 0, L_0xaf2ba56c0;  1 drivers
v0xaf2a52bc0_0 .net "S", 0 0, L_0xaf2ba5730;  1 drivers
v0xaf2a52c60_0 .net "a", 0 0, L_0xaf2b93e80;  1 drivers
v0xaf2a52d00_0 .net "b", 0 0, L_0xaf2b93f20;  1 drivers
v0xaf2a52da0_0 .net "naCin", 0 0, L_0xaf2ba5810;  1 drivers
v0xaf2a52e40_0 .net "nab", 0 0, L_0xaf2ba57a0;  1 drivers
v0xaf2a52ee0_0 .net "nbCin", 0 0, L_0xaf2ba5880;  1 drivers
S_0xaf2a49c80 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11d80 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a49e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c5c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba5960/d .functor XOR 1, L_0xaf2bac0a0, L_0xaf2bac140, C4<0>, C4<0>;
L_0xaf2ba5960 .delay 1 (1,1,1) L_0xaf2ba5960/d;
L_0xaf2ba59d0/d .functor XOR 1, L_0xaf2ba5960, L_0xaf2bac1e0, C4<0>, C4<0>;
L_0xaf2ba59d0 .delay 1 (1,1,1) L_0xaf2ba59d0/d;
L_0xaf2ba5a40/d .functor NAND 1, L_0xaf2bac0a0, L_0xaf2bac140, C4<1>, C4<1>;
L_0xaf2ba5a40 .delay 1 (1,1,1) L_0xaf2ba5a40/d;
L_0xaf2ba5ab0/d .functor NAND 1, L_0xaf2bac0a0, L_0xaf2bac1e0, C4<1>, C4<1>;
L_0xaf2ba5ab0 .delay 1 (1,1,1) L_0xaf2ba5ab0/d;
L_0xaf2ba5b20/d .functor NAND 1, L_0xaf2bac140, L_0xaf2bac1e0, C4<1>, C4<1>;
L_0xaf2ba5b20 .delay 1 (1,1,1) L_0xaf2ba5b20/d;
L_0xaf2ba5b90/d .functor NAND 1, L_0xaf2ba5a40, L_0xaf2ba5ab0, L_0xaf2ba5b20, C4<1>;
L_0xaf2ba5b90 .delay 1 (1,1,1) L_0xaf2ba5b90/d;
v0xaf2a52f80_0 .net "Cin", 0 0, L_0xaf2bac1e0;  1 drivers
v0xaf2a53020_0 .net "Cout", 0 0, L_0xaf2ba5b90;  1 drivers
v0xaf2a530c0_0 .net "P", 0 0, L_0xaf2ba5960;  1 drivers
v0xaf2a53160_0 .net "S", 0 0, L_0xaf2ba59d0;  1 drivers
v0xaf2a53200_0 .net "a", 0 0, L_0xaf2bac0a0;  1 drivers
v0xaf2a532a0_0 .net "b", 0 0, L_0xaf2bac140;  1 drivers
v0xaf2a53340_0 .net "naCin", 0 0, L_0xaf2ba5ab0;  1 drivers
v0xaf2a533e0_0 .net "nab", 0 0, L_0xaf2ba5a40;  1 drivers
v0xaf2a53480_0 .net "nbCin", 0 0, L_0xaf2ba5b20;  1 drivers
S_0xaf2a49f80 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11dc0 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a4a100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a49f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba5c00/d .functor XOR 1, L_0xaf2bac280, L_0xaf2bac320, C4<0>, C4<0>;
L_0xaf2ba5c00 .delay 1 (1,1,1) L_0xaf2ba5c00/d;
L_0xaf2ba5c70/d .functor XOR 1, L_0xaf2ba5c00, L_0xaf2bac3c0, C4<0>, C4<0>;
L_0xaf2ba5c70 .delay 1 (1,1,1) L_0xaf2ba5c70/d;
L_0xaf2ba5ce0/d .functor NAND 1, L_0xaf2bac280, L_0xaf2bac320, C4<1>, C4<1>;
L_0xaf2ba5ce0 .delay 1 (1,1,1) L_0xaf2ba5ce0/d;
L_0xaf2ba5d50/d .functor NAND 1, L_0xaf2bac280, L_0xaf2bac3c0, C4<1>, C4<1>;
L_0xaf2ba5d50 .delay 1 (1,1,1) L_0xaf2ba5d50/d;
L_0xaf2ba5dc0/d .functor NAND 1, L_0xaf2bac320, L_0xaf2bac3c0, C4<1>, C4<1>;
L_0xaf2ba5dc0 .delay 1 (1,1,1) L_0xaf2ba5dc0/d;
L_0xaf2ba5e30/d .functor NAND 1, L_0xaf2ba5ce0, L_0xaf2ba5d50, L_0xaf2ba5dc0, C4<1>;
L_0xaf2ba5e30 .delay 1 (1,1,1) L_0xaf2ba5e30/d;
v0xaf2a53520_0 .net "Cin", 0 0, L_0xaf2bac3c0;  1 drivers
v0xaf2a535c0_0 .net "Cout", 0 0, L_0xaf2ba5e30;  1 drivers
v0xaf2a53660_0 .net "P", 0 0, L_0xaf2ba5c00;  1 drivers
v0xaf2a53700_0 .net "S", 0 0, L_0xaf2ba5c70;  1 drivers
v0xaf2a537a0_0 .net "a", 0 0, L_0xaf2bac280;  1 drivers
v0xaf2a53840_0 .net "b", 0 0, L_0xaf2bac320;  1 drivers
v0xaf2a538e0_0 .net "naCin", 0 0, L_0xaf2ba5d50;  1 drivers
v0xaf2a53980_0 .net "nab", 0 0, L_0xaf2ba5ce0;  1 drivers
v0xaf2a53a20_0 .net "nbCin", 0 0, L_0xaf2ba5dc0;  1 drivers
S_0xaf2a4a280 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11e00 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a4a400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4a280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c6c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba5ea0/d .functor XOR 1, L_0xaf2bac460, L_0xaf2bac500, C4<0>, C4<0>;
L_0xaf2ba5ea0 .delay 1 (1,1,1) L_0xaf2ba5ea0/d;
L_0xaf2ba5f10/d .functor XOR 1, L_0xaf2ba5ea0, L_0xaf2bac5a0, C4<0>, C4<0>;
L_0xaf2ba5f10 .delay 1 (1,1,1) L_0xaf2ba5f10/d;
L_0xaf2ba5f80/d .functor NAND 1, L_0xaf2bac460, L_0xaf2bac500, C4<1>, C4<1>;
L_0xaf2ba5f80 .delay 1 (1,1,1) L_0xaf2ba5f80/d;
L_0xaf2ba5ff0/d .functor NAND 1, L_0xaf2bac460, L_0xaf2bac5a0, C4<1>, C4<1>;
L_0xaf2ba5ff0 .delay 1 (1,1,1) L_0xaf2ba5ff0/d;
L_0xaf2ba6060/d .functor NAND 1, L_0xaf2bac500, L_0xaf2bac5a0, C4<1>, C4<1>;
L_0xaf2ba6060 .delay 1 (1,1,1) L_0xaf2ba6060/d;
L_0xaf2ba60d0/d .functor NAND 1, L_0xaf2ba5f80, L_0xaf2ba5ff0, L_0xaf2ba6060, C4<1>;
L_0xaf2ba60d0 .delay 1 (1,1,1) L_0xaf2ba60d0/d;
v0xaf2a53ac0_0 .net "Cin", 0 0, L_0xaf2bac5a0;  1 drivers
v0xaf2a53b60_0 .net "Cout", 0 0, L_0xaf2ba60d0;  1 drivers
v0xaf2a53c00_0 .net "P", 0 0, L_0xaf2ba5ea0;  1 drivers
v0xaf2a53ca0_0 .net "S", 0 0, L_0xaf2ba5f10;  1 drivers
v0xaf2a53d40_0 .net "a", 0 0, L_0xaf2bac460;  1 drivers
v0xaf2a53de0_0 .net "b", 0 0, L_0xaf2bac500;  1 drivers
v0xaf2a53e80_0 .net "naCin", 0 0, L_0xaf2ba5ff0;  1 drivers
v0xaf2a53f20_0 .net "nab", 0 0, L_0xaf2ba5f80;  1 drivers
v0xaf2a58000_0 .net "nbCin", 0 0, L_0xaf2ba6060;  1 drivers
S_0xaf2a4a580 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a3f900;
 .timescale -9 -9;
P_0xaf2a11e40 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a4a700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4a580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba6140/d .functor XOR 1, L_0xaf2bac640, L_0xaf2bac6e0, C4<0>, C4<0>;
L_0xaf2ba6140 .delay 1 (1,1,1) L_0xaf2ba6140/d;
L_0xaf2ba61b0/d .functor XOR 1, L_0xaf2ba6140, L_0xaf2bac780, C4<0>, C4<0>;
L_0xaf2ba61b0 .delay 1 (1,1,1) L_0xaf2ba61b0/d;
L_0xaf2ba6220/d .functor NAND 1, L_0xaf2bac640, L_0xaf2bac6e0, C4<1>, C4<1>;
L_0xaf2ba6220 .delay 1 (1,1,1) L_0xaf2ba6220/d;
L_0xaf2ba6290/d .functor NAND 1, L_0xaf2bac640, L_0xaf2bac780, C4<1>, C4<1>;
L_0xaf2ba6290 .delay 1 (1,1,1) L_0xaf2ba6290/d;
L_0xaf2ba6300/d .functor NAND 1, L_0xaf2bac6e0, L_0xaf2bac780, C4<1>, C4<1>;
L_0xaf2ba6300 .delay 1 (1,1,1) L_0xaf2ba6300/d;
L_0xaf2ba6370/d .functor NAND 1, L_0xaf2ba6220, L_0xaf2ba6290, L_0xaf2ba6300, C4<1>;
L_0xaf2ba6370 .delay 1 (1,1,1) L_0xaf2ba6370/d;
v0xaf2a580a0_0 .net "Cin", 0 0, L_0xaf2bac780;  1 drivers
v0xaf2a58140_0 .net "Cout", 0 0, L_0xaf2ba6370;  1 drivers
v0xaf2a581e0_0 .net "P", 0 0, L_0xaf2ba6140;  1 drivers
v0xaf2a58280_0 .net "S", 0 0, L_0xaf2ba61b0;  1 drivers
v0xaf2a58320_0 .net "a", 0 0, L_0xaf2bac640;  1 drivers
v0xaf2a583c0_0 .net "b", 0 0, L_0xaf2bac6e0;  1 drivers
v0xaf2a58460_0 .net "naCin", 0 0, L_0xaf2ba6290;  1 drivers
v0xaf2a58500_0 .net "nab", 0 0, L_0xaf2ba6220;  1 drivers
v0xaf2a585a0_0 .net "nbCin", 0 0, L_0xaf2ba6300;  1 drivers
S_0xaf2a4a880 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a3f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c7c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba63e0/d .functor XOR 1, L_0xaf2bac820, L_0xaf2bac8c0, C4<0>, C4<0>;
L_0xaf2ba63e0 .delay 1 (1,1,1) L_0xaf2ba63e0/d;
L_0xaf2ba6450/d .functor XOR 1, L_0xaf2ba63e0, v0xaf2a59180_0, C4<0>, C4<0>;
L_0xaf2ba6450 .delay 1 (1,1,1) L_0xaf2ba6450/d;
L_0xaf2ba64c0/d .functor NAND 1, L_0xaf2bac820, L_0xaf2bac8c0, C4<1>, C4<1>;
L_0xaf2ba64c0 .delay 1 (1,1,1) L_0xaf2ba64c0/d;
L_0xaf2ba6530/d .functor NAND 1, L_0xaf2bac820, v0xaf2a59180_0, C4<1>, C4<1>;
L_0xaf2ba6530 .delay 1 (1,1,1) L_0xaf2ba6530/d;
L_0xaf2ba65a0/d .functor NAND 1, L_0xaf2bac8c0, v0xaf2a59180_0, C4<1>, C4<1>;
L_0xaf2ba65a0 .delay 1 (1,1,1) L_0xaf2ba65a0/d;
L_0xaf2ba6610/d .functor NAND 1, L_0xaf2ba64c0, L_0xaf2ba6530, L_0xaf2ba65a0, C4<1>;
L_0xaf2ba6610 .delay 1 (1,1,1) L_0xaf2ba6610/d;
v0xaf2a58640_0 .net "Cin", 0 0, v0xaf2a59180_0;  alias, 1 drivers
v0xaf2a586e0_0 .net "Cout", 0 0, L_0xaf2ba6610;  1 drivers
v0xaf2a58780_0 .net "P", 0 0, L_0xaf2ba63e0;  1 drivers
v0xaf2a58820_0 .net "S", 0 0, L_0xaf2ba6450;  1 drivers
v0xaf2a588c0_0 .net "a", 0 0, L_0xaf2bac820;  1 drivers
v0xaf2a58960_0 .net "b", 0 0, L_0xaf2bac8c0;  1 drivers
v0xaf2a58a00_0 .net "naCin", 0 0, L_0xaf2ba6530;  1 drivers
v0xaf2a58aa0_0 .net "nab", 0 0, L_0xaf2ba64c0;  1 drivers
v0xaf2a58b40_0 .net "nbCin", 0 0, L_0xaf2ba65a0;  1 drivers
S_0xaf2a4aa00 .scope generate, "WIDTH_TEST[17]" "WIDTH_TEST[17]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a11ec0 .param/l "w" 1 3 21, +C4<010001>;
v0xaf2a638e0_0 .var "A", 16 0;
v0xaf2a63980_0 .var "B", 16 0;
v0xaf2a63a20_0 .var "Cin", 0 0;
v0xaf2a63ac0_0 .net "Cout", 0 0, L_0xaf2bae940;  1 drivers
v0xaf2a63b60_0 .net "P", 16 0, L_0xaf3161cc0;  1 drivers
v0xaf2a63c00_0 .net "S", 16 0, L_0xaf3161d60;  1 drivers
v0xaf2a63ca0_0 .var "expected_sum", 17 0;
S_0xaf2a4ab80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a4aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 17 "P";
    .port_info 5 /OUTPUT 17 "S";
P_0xaf2a11f00 .param/l "N" 0 4 4, +C4<00000000000000000000000000010001>;
v0xaf2a63480_0 .net "A", 16 0, v0xaf2a638e0_0;  1 drivers
v0xaf2a63520_0 .net "B", 16 0, v0xaf2a63980_0;  1 drivers
v0xaf2a635c0_0 .net "C", 16 0, L_0xaf3161c20;  1 drivers
v0xaf2a63660_0 .net "Cin", 0 0, v0xaf2a63a20_0;  1 drivers
v0xaf2a63700_0 .net "Cout", 0 0, L_0xaf2bae940;  alias, 1 drivers
v0xaf2a637a0_0 .net "P", 16 0, L_0xaf3161cc0;  alias, 1 drivers
v0xaf2a63840_0 .net "S", 16 0, L_0xaf3161d60;  alias, 1 drivers
L_0xaf2baca00 .part v0xaf2a638e0_0, 1, 1;
L_0xaf2bacaa0 .part v0xaf2a63980_0, 1, 1;
L_0xaf2bacb40 .part L_0xaf3161c20, 0, 1;
L_0xaf2bacbe0 .part v0xaf2a638e0_0, 2, 1;
L_0xaf2bacc80 .part v0xaf2a63980_0, 2, 1;
L_0xaf2bacd20 .part L_0xaf3161c20, 1, 1;
L_0xaf2bacdc0 .part v0xaf2a638e0_0, 3, 1;
L_0xaf2bace60 .part v0xaf2a63980_0, 3, 1;
L_0xaf2bacf00 .part L_0xaf3161c20, 2, 1;
L_0xaf2bacfa0 .part v0xaf2a638e0_0, 4, 1;
L_0xaf2bad040 .part v0xaf2a63980_0, 4, 1;
L_0xaf2bad0e0 .part L_0xaf3161c20, 3, 1;
L_0xaf2bad180 .part v0xaf2a638e0_0, 5, 1;
L_0xaf2bad220 .part v0xaf2a63980_0, 5, 1;
L_0xaf2bad2c0 .part L_0xaf3161c20, 4, 1;
L_0xaf2bad360 .part v0xaf2a638e0_0, 6, 1;
L_0xaf2bad400 .part v0xaf2a63980_0, 6, 1;
L_0xaf2bad540 .part L_0xaf3161c20, 5, 1;
L_0xaf2bad5e0 .part v0xaf2a638e0_0, 7, 1;
L_0xaf2bad680 .part v0xaf2a63980_0, 7, 1;
L_0xaf2bad720 .part L_0xaf3161c20, 6, 1;
L_0xaf2bad4a0 .part v0xaf2a638e0_0, 8, 1;
L_0xaf2bad7c0 .part v0xaf2a63980_0, 8, 1;
L_0xaf2bad860 .part L_0xaf3161c20, 7, 1;
L_0xaf2bad900 .part v0xaf2a638e0_0, 9, 1;
L_0xaf2bad9a0 .part v0xaf2a63980_0, 9, 1;
L_0xaf2bada40 .part L_0xaf3161c20, 8, 1;
L_0xaf2badae0 .part v0xaf2a638e0_0, 10, 1;
L_0xaf2badb80 .part v0xaf2a63980_0, 10, 1;
L_0xaf2badc20 .part L_0xaf3161c20, 9, 1;
L_0xaf2badcc0 .part v0xaf2a638e0_0, 11, 1;
L_0xaf2badd60 .part v0xaf2a63980_0, 11, 1;
L_0xaf2bade00 .part L_0xaf3161c20, 10, 1;
L_0xaf2badea0 .part v0xaf2a638e0_0, 12, 1;
L_0xaf2badf40 .part v0xaf2a63980_0, 12, 1;
L_0xaf2badfe0 .part L_0xaf3161c20, 11, 1;
L_0xaf2bae080 .part v0xaf2a638e0_0, 13, 1;
L_0xaf2bae120 .part v0xaf2a63980_0, 13, 1;
L_0xaf2bae1c0 .part L_0xaf3161c20, 12, 1;
L_0xaf2bae260 .part v0xaf2a638e0_0, 14, 1;
L_0xaf2bae300 .part v0xaf2a63980_0, 14, 1;
L_0xaf2bae3a0 .part L_0xaf3161c20, 13, 1;
L_0xaf2bae440 .part v0xaf2a638e0_0, 15, 1;
L_0xaf2bae4e0 .part v0xaf2a63980_0, 15, 1;
L_0xaf2bae580 .part L_0xaf3161c20, 14, 1;
L_0xaf2bae620 .part v0xaf2a638e0_0, 16, 1;
L_0xaf2bae6c0 .part v0xaf2a63980_0, 16, 1;
L_0xaf2bae760 .part L_0xaf3161c20, 15, 1;
L_0xaf2bae800 .part v0xaf2a638e0_0, 0, 1;
L_0xaf2bae8a0 .part v0xaf2a63980_0, 0, 1;
LS_0xaf3161c20_0_0 .concat8 [ 1 1 1 1], L_0xaf2bb92d0, L_0xaf2ba68b0, L_0xaf2ba6b50, L_0xaf2ba6df0;
LS_0xaf3161c20_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba7090, L_0xaf2ba7330, L_0xaf2ba75d0, L_0xaf2ba7870;
LS_0xaf3161c20_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba7b10, L_0xaf2ba7db0, L_0xaf2bb8070, L_0xaf2bb8310;
LS_0xaf3161c20_0_12 .concat8 [ 1 1 1 1], L_0xaf2bb85b0, L_0xaf2bb8850, L_0xaf2bb8af0, L_0xaf2bb8d90;
LS_0xaf3161c20_0_16 .concat8 [ 1 0 0 0], L_0xaf2bb9030;
LS_0xaf3161c20_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161c20_0_0, LS_0xaf3161c20_0_4, LS_0xaf3161c20_0_8, LS_0xaf3161c20_0_12;
LS_0xaf3161c20_1_4 .concat8 [ 1 0 0 0], LS_0xaf3161c20_0_16;
L_0xaf3161c20 .concat8 [ 16 1 0 0], LS_0xaf3161c20_1_0, LS_0xaf3161c20_1_4;
LS_0xaf3161cc0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bb90a0, L_0xaf2ba6680, L_0xaf2ba6920, L_0xaf2ba6bc0;
LS_0xaf3161cc0_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba6e60, L_0xaf2ba7100, L_0xaf2ba73a0, L_0xaf2ba7640;
LS_0xaf3161cc0_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba78e0, L_0xaf2ba7b80, L_0xaf2ba7e20, L_0xaf2bb80e0;
LS_0xaf3161cc0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bb8380, L_0xaf2bb8620, L_0xaf2bb88c0, L_0xaf2bb8b60;
LS_0xaf3161cc0_0_16 .concat8 [ 1 0 0 0], L_0xaf2bb8e00;
LS_0xaf3161cc0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161cc0_0_0, LS_0xaf3161cc0_0_4, LS_0xaf3161cc0_0_8, LS_0xaf3161cc0_0_12;
LS_0xaf3161cc0_1_4 .concat8 [ 1 0 0 0], LS_0xaf3161cc0_0_16;
L_0xaf3161cc0 .concat8 [ 16 1 0 0], LS_0xaf3161cc0_1_0, LS_0xaf3161cc0_1_4;
LS_0xaf3161d60_0_0 .concat8 [ 1 1 1 1], L_0xaf2bb9110, L_0xaf2ba66f0, L_0xaf2ba6990, L_0xaf2ba6c30;
LS_0xaf3161d60_0_4 .concat8 [ 1 1 1 1], L_0xaf2ba6ed0, L_0xaf2ba7170, L_0xaf2ba7410, L_0xaf2ba76b0;
LS_0xaf3161d60_0_8 .concat8 [ 1 1 1 1], L_0xaf2ba7950, L_0xaf2ba7bf0, L_0xaf2ba7e90, L_0xaf2bb8150;
LS_0xaf3161d60_0_12 .concat8 [ 1 1 1 1], L_0xaf2bb83f0, L_0xaf2bb8690, L_0xaf2bb8930, L_0xaf2bb8bd0;
LS_0xaf3161d60_0_16 .concat8 [ 1 0 0 0], L_0xaf2bb8e70;
LS_0xaf3161d60_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161d60_0_0, LS_0xaf3161d60_0_4, LS_0xaf3161d60_0_8, LS_0xaf3161d60_0_12;
LS_0xaf3161d60_1_4 .concat8 [ 1 0 0 0], LS_0xaf3161d60_0_16;
L_0xaf3161d60 .concat8 [ 16 1 0 0], LS_0xaf3161d60_1_0, LS_0xaf3161d60_1_4;
L_0xaf2bae940 .part L_0xaf3161c20, 16, 1;
S_0xaf2a4ad00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a11f40 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a4ae80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba6680/d .functor XOR 1, L_0xaf2baca00, L_0xaf2bacaa0, C4<0>, C4<0>;
L_0xaf2ba6680 .delay 1 (1,1,1) L_0xaf2ba6680/d;
L_0xaf2ba66f0/d .functor XOR 1, L_0xaf2ba6680, L_0xaf2bacb40, C4<0>, C4<0>;
L_0xaf2ba66f0 .delay 1 (1,1,1) L_0xaf2ba66f0/d;
L_0xaf2ba6760/d .functor NAND 1, L_0xaf2baca00, L_0xaf2bacaa0, C4<1>, C4<1>;
L_0xaf2ba6760 .delay 1 (1,1,1) L_0xaf2ba6760/d;
L_0xaf2ba67d0/d .functor NAND 1, L_0xaf2baca00, L_0xaf2bacb40, C4<1>, C4<1>;
L_0xaf2ba67d0 .delay 1 (1,1,1) L_0xaf2ba67d0/d;
L_0xaf2ba6840/d .functor NAND 1, L_0xaf2bacaa0, L_0xaf2bacb40, C4<1>, C4<1>;
L_0xaf2ba6840 .delay 1 (1,1,1) L_0xaf2ba6840/d;
L_0xaf2ba68b0/d .functor NAND 1, L_0xaf2ba6760, L_0xaf2ba67d0, L_0xaf2ba6840, C4<1>;
L_0xaf2ba68b0 .delay 1 (1,1,1) L_0xaf2ba68b0/d;
v0xaf2a594a0_0 .net "Cin", 0 0, L_0xaf2bacb40;  1 drivers
v0xaf2a59540_0 .net "Cout", 0 0, L_0xaf2ba68b0;  1 drivers
v0xaf2a595e0_0 .net "P", 0 0, L_0xaf2ba6680;  1 drivers
v0xaf2a59680_0 .net "S", 0 0, L_0xaf2ba66f0;  1 drivers
v0xaf2a59720_0 .net "a", 0 0, L_0xaf2baca00;  1 drivers
v0xaf2a597c0_0 .net "b", 0 0, L_0xaf2bacaa0;  1 drivers
v0xaf2a59860_0 .net "naCin", 0 0, L_0xaf2ba67d0;  1 drivers
v0xaf2a59900_0 .net "nab", 0 0, L_0xaf2ba6760;  1 drivers
v0xaf2a599a0_0 .net "nbCin", 0 0, L_0xaf2ba6840;  1 drivers
S_0xaf2a4b000 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a11f80 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a4b180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c8c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba6920/d .functor XOR 1, L_0xaf2bacbe0, L_0xaf2bacc80, C4<0>, C4<0>;
L_0xaf2ba6920 .delay 1 (1,1,1) L_0xaf2ba6920/d;
L_0xaf2ba6990/d .functor XOR 1, L_0xaf2ba6920, L_0xaf2bacd20, C4<0>, C4<0>;
L_0xaf2ba6990 .delay 1 (1,1,1) L_0xaf2ba6990/d;
L_0xaf2ba6a00/d .functor NAND 1, L_0xaf2bacbe0, L_0xaf2bacc80, C4<1>, C4<1>;
L_0xaf2ba6a00 .delay 1 (1,1,1) L_0xaf2ba6a00/d;
L_0xaf2ba6a70/d .functor NAND 1, L_0xaf2bacbe0, L_0xaf2bacd20, C4<1>, C4<1>;
L_0xaf2ba6a70 .delay 1 (1,1,1) L_0xaf2ba6a70/d;
L_0xaf2ba6ae0/d .functor NAND 1, L_0xaf2bacc80, L_0xaf2bacd20, C4<1>, C4<1>;
L_0xaf2ba6ae0 .delay 1 (1,1,1) L_0xaf2ba6ae0/d;
L_0xaf2ba6b50/d .functor NAND 1, L_0xaf2ba6a00, L_0xaf2ba6a70, L_0xaf2ba6ae0, C4<1>;
L_0xaf2ba6b50 .delay 1 (1,1,1) L_0xaf2ba6b50/d;
v0xaf2a59a40_0 .net "Cin", 0 0, L_0xaf2bacd20;  1 drivers
v0xaf2a59ae0_0 .net "Cout", 0 0, L_0xaf2ba6b50;  1 drivers
v0xaf2a59b80_0 .net "P", 0 0, L_0xaf2ba6920;  1 drivers
v0xaf2a59c20_0 .net "S", 0 0, L_0xaf2ba6990;  1 drivers
v0xaf2a59cc0_0 .net "a", 0 0, L_0xaf2bacbe0;  1 drivers
v0xaf2a59d60_0 .net "b", 0 0, L_0xaf2bacc80;  1 drivers
v0xaf2a59e00_0 .net "naCin", 0 0, L_0xaf2ba6a70;  1 drivers
v0xaf2a59ea0_0 .net "nab", 0 0, L_0xaf2ba6a00;  1 drivers
v0xaf2a59f40_0 .net "nbCin", 0 0, L_0xaf2ba6ae0;  1 drivers
S_0xaf2a4b300 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a11fc0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a4b480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba6bc0/d .functor XOR 1, L_0xaf2bacdc0, L_0xaf2bace60, C4<0>, C4<0>;
L_0xaf2ba6bc0 .delay 1 (1,1,1) L_0xaf2ba6bc0/d;
L_0xaf2ba6c30/d .functor XOR 1, L_0xaf2ba6bc0, L_0xaf2bacf00, C4<0>, C4<0>;
L_0xaf2ba6c30 .delay 1 (1,1,1) L_0xaf2ba6c30/d;
L_0xaf2ba6ca0/d .functor NAND 1, L_0xaf2bacdc0, L_0xaf2bace60, C4<1>, C4<1>;
L_0xaf2ba6ca0 .delay 1 (1,1,1) L_0xaf2ba6ca0/d;
L_0xaf2ba6d10/d .functor NAND 1, L_0xaf2bacdc0, L_0xaf2bacf00, C4<1>, C4<1>;
L_0xaf2ba6d10 .delay 1 (1,1,1) L_0xaf2ba6d10/d;
L_0xaf2ba6d80/d .functor NAND 1, L_0xaf2bace60, L_0xaf2bacf00, C4<1>, C4<1>;
L_0xaf2ba6d80 .delay 1 (1,1,1) L_0xaf2ba6d80/d;
L_0xaf2ba6df0/d .functor NAND 1, L_0xaf2ba6ca0, L_0xaf2ba6d10, L_0xaf2ba6d80, C4<1>;
L_0xaf2ba6df0 .delay 1 (1,1,1) L_0xaf2ba6df0/d;
v0xaf2a59fe0_0 .net "Cin", 0 0, L_0xaf2bacf00;  1 drivers
v0xaf2a5a080_0 .net "Cout", 0 0, L_0xaf2ba6df0;  1 drivers
v0xaf2a5a120_0 .net "P", 0 0, L_0xaf2ba6bc0;  1 drivers
v0xaf2a5a1c0_0 .net "S", 0 0, L_0xaf2ba6c30;  1 drivers
v0xaf2a5a260_0 .net "a", 0 0, L_0xaf2bacdc0;  1 drivers
v0xaf2a5a300_0 .net "b", 0 0, L_0xaf2bace60;  1 drivers
v0xaf2a5a3a0_0 .net "naCin", 0 0, L_0xaf2ba6d10;  1 drivers
v0xaf2a5a440_0 .net "nab", 0 0, L_0xaf2ba6ca0;  1 drivers
v0xaf2a5a4e0_0 .net "nbCin", 0 0, L_0xaf2ba6d80;  1 drivers
S_0xaf2a4b600 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12000 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a4b780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4c980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4c9c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba6e60/d .functor XOR 1, L_0xaf2bacfa0, L_0xaf2bad040, C4<0>, C4<0>;
L_0xaf2ba6e60 .delay 1 (1,1,1) L_0xaf2ba6e60/d;
L_0xaf2ba6ed0/d .functor XOR 1, L_0xaf2ba6e60, L_0xaf2bad0e0, C4<0>, C4<0>;
L_0xaf2ba6ed0 .delay 1 (1,1,1) L_0xaf2ba6ed0/d;
L_0xaf2ba6f40/d .functor NAND 1, L_0xaf2bacfa0, L_0xaf2bad040, C4<1>, C4<1>;
L_0xaf2ba6f40 .delay 1 (1,1,1) L_0xaf2ba6f40/d;
L_0xaf2ba6fb0/d .functor NAND 1, L_0xaf2bacfa0, L_0xaf2bad0e0, C4<1>, C4<1>;
L_0xaf2ba6fb0 .delay 1 (1,1,1) L_0xaf2ba6fb0/d;
L_0xaf2ba7020/d .functor NAND 1, L_0xaf2bad040, L_0xaf2bad0e0, C4<1>, C4<1>;
L_0xaf2ba7020 .delay 1 (1,1,1) L_0xaf2ba7020/d;
L_0xaf2ba7090/d .functor NAND 1, L_0xaf2ba6f40, L_0xaf2ba6fb0, L_0xaf2ba7020, C4<1>;
L_0xaf2ba7090 .delay 1 (1,1,1) L_0xaf2ba7090/d;
v0xaf2a5a580_0 .net "Cin", 0 0, L_0xaf2bad0e0;  1 drivers
v0xaf2a5a620_0 .net "Cout", 0 0, L_0xaf2ba7090;  1 drivers
v0xaf2a5a6c0_0 .net "P", 0 0, L_0xaf2ba6e60;  1 drivers
v0xaf2a5a760_0 .net "S", 0 0, L_0xaf2ba6ed0;  1 drivers
v0xaf2a5a800_0 .net "a", 0 0, L_0xaf2bacfa0;  1 drivers
v0xaf2a5a8a0_0 .net "b", 0 0, L_0xaf2bad040;  1 drivers
v0xaf2a5a940_0 .net "naCin", 0 0, L_0xaf2ba6fb0;  1 drivers
v0xaf2a5a9e0_0 .net "nab", 0 0, L_0xaf2ba6f40;  1 drivers
v0xaf2a5aa80_0 .net "nbCin", 0 0, L_0xaf2ba7020;  1 drivers
S_0xaf2a4b900 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12080 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a4ba80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ca00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ca40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba7100/d .functor XOR 1, L_0xaf2bad180, L_0xaf2bad220, C4<0>, C4<0>;
L_0xaf2ba7100 .delay 1 (1,1,1) L_0xaf2ba7100/d;
L_0xaf2ba7170/d .functor XOR 1, L_0xaf2ba7100, L_0xaf2bad2c0, C4<0>, C4<0>;
L_0xaf2ba7170 .delay 1 (1,1,1) L_0xaf2ba7170/d;
L_0xaf2ba71e0/d .functor NAND 1, L_0xaf2bad180, L_0xaf2bad220, C4<1>, C4<1>;
L_0xaf2ba71e0 .delay 1 (1,1,1) L_0xaf2ba71e0/d;
L_0xaf2ba7250/d .functor NAND 1, L_0xaf2bad180, L_0xaf2bad2c0, C4<1>, C4<1>;
L_0xaf2ba7250 .delay 1 (1,1,1) L_0xaf2ba7250/d;
L_0xaf2ba72c0/d .functor NAND 1, L_0xaf2bad220, L_0xaf2bad2c0, C4<1>, C4<1>;
L_0xaf2ba72c0 .delay 1 (1,1,1) L_0xaf2ba72c0/d;
L_0xaf2ba7330/d .functor NAND 1, L_0xaf2ba71e0, L_0xaf2ba7250, L_0xaf2ba72c0, C4<1>;
L_0xaf2ba7330 .delay 1 (1,1,1) L_0xaf2ba7330/d;
v0xaf2a5ab20_0 .net "Cin", 0 0, L_0xaf2bad2c0;  1 drivers
v0xaf2a5abc0_0 .net "Cout", 0 0, L_0xaf2ba7330;  1 drivers
v0xaf2a5ac60_0 .net "P", 0 0, L_0xaf2ba7100;  1 drivers
v0xaf2a5ad00_0 .net "S", 0 0, L_0xaf2ba7170;  1 drivers
v0xaf2a5ada0_0 .net "a", 0 0, L_0xaf2bad180;  1 drivers
v0xaf2a5ae40_0 .net "b", 0 0, L_0xaf2bad220;  1 drivers
v0xaf2a5aee0_0 .net "naCin", 0 0, L_0xaf2ba7250;  1 drivers
v0xaf2a5af80_0 .net "nab", 0 0, L_0xaf2ba71e0;  1 drivers
v0xaf2a5b020_0 .net "nbCin", 0 0, L_0xaf2ba72c0;  1 drivers
S_0xaf2a4bc00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a120c0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a4bd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a4bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ca80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba73a0/d .functor XOR 1, L_0xaf2bad360, L_0xaf2bad400, C4<0>, C4<0>;
L_0xaf2ba73a0 .delay 1 (1,1,1) L_0xaf2ba73a0/d;
L_0xaf2ba7410/d .functor XOR 1, L_0xaf2ba73a0, L_0xaf2bad540, C4<0>, C4<0>;
L_0xaf2ba7410 .delay 1 (1,1,1) L_0xaf2ba7410/d;
L_0xaf2ba7480/d .functor NAND 1, L_0xaf2bad360, L_0xaf2bad400, C4<1>, C4<1>;
L_0xaf2ba7480 .delay 1 (1,1,1) L_0xaf2ba7480/d;
L_0xaf2ba74f0/d .functor NAND 1, L_0xaf2bad360, L_0xaf2bad540, C4<1>, C4<1>;
L_0xaf2ba74f0 .delay 1 (1,1,1) L_0xaf2ba74f0/d;
L_0xaf2ba7560/d .functor NAND 1, L_0xaf2bad400, L_0xaf2bad540, C4<1>, C4<1>;
L_0xaf2ba7560 .delay 1 (1,1,1) L_0xaf2ba7560/d;
L_0xaf2ba75d0/d .functor NAND 1, L_0xaf2ba7480, L_0xaf2ba74f0, L_0xaf2ba7560, C4<1>;
L_0xaf2ba75d0 .delay 1 (1,1,1) L_0xaf2ba75d0/d;
v0xaf2a5b0c0_0 .net "Cin", 0 0, L_0xaf2bad540;  1 drivers
v0xaf2a5b160_0 .net "Cout", 0 0, L_0xaf2ba75d0;  1 drivers
v0xaf2a5b200_0 .net "P", 0 0, L_0xaf2ba73a0;  1 drivers
v0xaf2a5b2a0_0 .net "S", 0 0, L_0xaf2ba7410;  1 drivers
v0xaf2a5b340_0 .net "a", 0 0, L_0xaf2bad360;  1 drivers
v0xaf2a5b3e0_0 .net "b", 0 0, L_0xaf2bad400;  1 drivers
v0xaf2a5b480_0 .net "naCin", 0 0, L_0xaf2ba74f0;  1 drivers
v0xaf2a5b520_0 .net "nab", 0 0, L_0xaf2ba7480;  1 drivers
v0xaf2a5b5c0_0 .net "nbCin", 0 0, L_0xaf2ba7560;  1 drivers
S_0xaf2a5c000 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12100 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a5c180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cb00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cb40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba7640/d .functor XOR 1, L_0xaf2bad5e0, L_0xaf2bad680, C4<0>, C4<0>;
L_0xaf2ba7640 .delay 1 (1,1,1) L_0xaf2ba7640/d;
L_0xaf2ba76b0/d .functor XOR 1, L_0xaf2ba7640, L_0xaf2bad720, C4<0>, C4<0>;
L_0xaf2ba76b0 .delay 1 (1,1,1) L_0xaf2ba76b0/d;
L_0xaf2ba7720/d .functor NAND 1, L_0xaf2bad5e0, L_0xaf2bad680, C4<1>, C4<1>;
L_0xaf2ba7720 .delay 1 (1,1,1) L_0xaf2ba7720/d;
L_0xaf2ba7790/d .functor NAND 1, L_0xaf2bad5e0, L_0xaf2bad720, C4<1>, C4<1>;
L_0xaf2ba7790 .delay 1 (1,1,1) L_0xaf2ba7790/d;
L_0xaf2ba7800/d .functor NAND 1, L_0xaf2bad680, L_0xaf2bad720, C4<1>, C4<1>;
L_0xaf2ba7800 .delay 1 (1,1,1) L_0xaf2ba7800/d;
L_0xaf2ba7870/d .functor NAND 1, L_0xaf2ba7720, L_0xaf2ba7790, L_0xaf2ba7800, C4<1>;
L_0xaf2ba7870 .delay 1 (1,1,1) L_0xaf2ba7870/d;
v0xaf2a5b660_0 .net "Cin", 0 0, L_0xaf2bad720;  1 drivers
v0xaf2a5b700_0 .net "Cout", 0 0, L_0xaf2ba7870;  1 drivers
v0xaf2a5b7a0_0 .net "P", 0 0, L_0xaf2ba7640;  1 drivers
v0xaf2a5b840_0 .net "S", 0 0, L_0xaf2ba76b0;  1 drivers
v0xaf2a5b8e0_0 .net "a", 0 0, L_0xaf2bad5e0;  1 drivers
v0xaf2a5b980_0 .net "b", 0 0, L_0xaf2bad680;  1 drivers
v0xaf2a5ba20_0 .net "naCin", 0 0, L_0xaf2ba7790;  1 drivers
v0xaf2a5bac0_0 .net "nab", 0 0, L_0xaf2ba7720;  1 drivers
v0xaf2a5bb60_0 .net "nbCin", 0 0, L_0xaf2ba7800;  1 drivers
S_0xaf2a5c300 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12140 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a5c480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5c300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cb80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cbc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba78e0/d .functor XOR 1, L_0xaf2bad4a0, L_0xaf2bad7c0, C4<0>, C4<0>;
L_0xaf2ba78e0 .delay 1 (1,1,1) L_0xaf2ba78e0/d;
L_0xaf2ba7950/d .functor XOR 1, L_0xaf2ba78e0, L_0xaf2bad860, C4<0>, C4<0>;
L_0xaf2ba7950 .delay 1 (1,1,1) L_0xaf2ba7950/d;
L_0xaf2ba79c0/d .functor NAND 1, L_0xaf2bad4a0, L_0xaf2bad7c0, C4<1>, C4<1>;
L_0xaf2ba79c0 .delay 1 (1,1,1) L_0xaf2ba79c0/d;
L_0xaf2ba7a30/d .functor NAND 1, L_0xaf2bad4a0, L_0xaf2bad860, C4<1>, C4<1>;
L_0xaf2ba7a30 .delay 1 (1,1,1) L_0xaf2ba7a30/d;
L_0xaf2ba7aa0/d .functor NAND 1, L_0xaf2bad7c0, L_0xaf2bad860, C4<1>, C4<1>;
L_0xaf2ba7aa0 .delay 1 (1,1,1) L_0xaf2ba7aa0/d;
L_0xaf2ba7b10/d .functor NAND 1, L_0xaf2ba79c0, L_0xaf2ba7a30, L_0xaf2ba7aa0, C4<1>;
L_0xaf2ba7b10 .delay 1 (1,1,1) L_0xaf2ba7b10/d;
v0xaf2a5bc00_0 .net "Cin", 0 0, L_0xaf2bad860;  1 drivers
v0xaf2a5bca0_0 .net "Cout", 0 0, L_0xaf2ba7b10;  1 drivers
v0xaf2a5bd40_0 .net "P", 0 0, L_0xaf2ba78e0;  1 drivers
v0xaf2a5bde0_0 .net "S", 0 0, L_0xaf2ba7950;  1 drivers
v0xaf2a5be80_0 .net "a", 0 0, L_0xaf2bad4a0;  1 drivers
v0xaf2a5bf20_0 .net "b", 0 0, L_0xaf2bad7c0;  1 drivers
v0xaf2a60000_0 .net "naCin", 0 0, L_0xaf2ba7a30;  1 drivers
v0xaf2a600a0_0 .net "nab", 0 0, L_0xaf2ba79c0;  1 drivers
v0xaf2a60140_0 .net "nbCin", 0 0, L_0xaf2ba7aa0;  1 drivers
S_0xaf2a5c600 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12040 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a5c780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cc80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ccc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba7b80/d .functor XOR 1, L_0xaf2bad900, L_0xaf2bad9a0, C4<0>, C4<0>;
L_0xaf2ba7b80 .delay 1 (1,1,1) L_0xaf2ba7b80/d;
L_0xaf2ba7bf0/d .functor XOR 1, L_0xaf2ba7b80, L_0xaf2bada40, C4<0>, C4<0>;
L_0xaf2ba7bf0 .delay 1 (1,1,1) L_0xaf2ba7bf0/d;
L_0xaf2ba7c60/d .functor NAND 1, L_0xaf2bad900, L_0xaf2bad9a0, C4<1>, C4<1>;
L_0xaf2ba7c60 .delay 1 (1,1,1) L_0xaf2ba7c60/d;
L_0xaf2ba7cd0/d .functor NAND 1, L_0xaf2bad900, L_0xaf2bada40, C4<1>, C4<1>;
L_0xaf2ba7cd0 .delay 1 (1,1,1) L_0xaf2ba7cd0/d;
L_0xaf2ba7d40/d .functor NAND 1, L_0xaf2bad9a0, L_0xaf2bada40, C4<1>, C4<1>;
L_0xaf2ba7d40 .delay 1 (1,1,1) L_0xaf2ba7d40/d;
L_0xaf2ba7db0/d .functor NAND 1, L_0xaf2ba7c60, L_0xaf2ba7cd0, L_0xaf2ba7d40, C4<1>;
L_0xaf2ba7db0 .delay 1 (1,1,1) L_0xaf2ba7db0/d;
v0xaf2a601e0_0 .net "Cin", 0 0, L_0xaf2bada40;  1 drivers
v0xaf2a60280_0 .net "Cout", 0 0, L_0xaf2ba7db0;  1 drivers
v0xaf2a60320_0 .net "P", 0 0, L_0xaf2ba7b80;  1 drivers
v0xaf2a603c0_0 .net "S", 0 0, L_0xaf2ba7bf0;  1 drivers
v0xaf2a60460_0 .net "a", 0 0, L_0xaf2bad900;  1 drivers
v0xaf2a60500_0 .net "b", 0 0, L_0xaf2bad9a0;  1 drivers
v0xaf2a605a0_0 .net "naCin", 0 0, L_0xaf2ba7cd0;  1 drivers
v0xaf2a60640_0 .net "nab", 0 0, L_0xaf2ba7c60;  1 drivers
v0xaf2a606e0_0 .net "nbCin", 0 0, L_0xaf2ba7d40;  1 drivers
S_0xaf2a5c900 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12180 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a5ca80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cd00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cd40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2ba7e20/d .functor XOR 1, L_0xaf2badae0, L_0xaf2badb80, C4<0>, C4<0>;
L_0xaf2ba7e20 .delay 1 (1,1,1) L_0xaf2ba7e20/d;
L_0xaf2ba7e90/d .functor XOR 1, L_0xaf2ba7e20, L_0xaf2badc20, C4<0>, C4<0>;
L_0xaf2ba7e90 .delay 1 (1,1,1) L_0xaf2ba7e90/d;
L_0xaf2ba7f00/d .functor NAND 1, L_0xaf2badae0, L_0xaf2badb80, C4<1>, C4<1>;
L_0xaf2ba7f00 .delay 1 (1,1,1) L_0xaf2ba7f00/d;
L_0xaf2ba7f70/d .functor NAND 1, L_0xaf2badae0, L_0xaf2badc20, C4<1>, C4<1>;
L_0xaf2ba7f70 .delay 1 (1,1,1) L_0xaf2ba7f70/d;
L_0xaf2bb8000/d .functor NAND 1, L_0xaf2badb80, L_0xaf2badc20, C4<1>, C4<1>;
L_0xaf2bb8000 .delay 1 (1,1,1) L_0xaf2bb8000/d;
L_0xaf2bb8070/d .functor NAND 1, L_0xaf2ba7f00, L_0xaf2ba7f70, L_0xaf2bb8000, C4<1>;
L_0xaf2bb8070 .delay 1 (1,1,1) L_0xaf2bb8070/d;
v0xaf2a60780_0 .net "Cin", 0 0, L_0xaf2badc20;  1 drivers
v0xaf2a60820_0 .net "Cout", 0 0, L_0xaf2bb8070;  1 drivers
v0xaf2a608c0_0 .net "P", 0 0, L_0xaf2ba7e20;  1 drivers
v0xaf2a60960_0 .net "S", 0 0, L_0xaf2ba7e90;  1 drivers
v0xaf2a60a00_0 .net "a", 0 0, L_0xaf2badae0;  1 drivers
v0xaf2a60aa0_0 .net "b", 0 0, L_0xaf2badb80;  1 drivers
v0xaf2a60b40_0 .net "naCin", 0 0, L_0xaf2ba7f70;  1 drivers
v0xaf2a60be0_0 .net "nab", 0 0, L_0xaf2ba7f00;  1 drivers
v0xaf2a60c80_0 .net "nbCin", 0 0, L_0xaf2bb8000;  1 drivers
S_0xaf2a5cc00 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a121c0 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a5cd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cd80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cdc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb80e0/d .functor XOR 1, L_0xaf2badcc0, L_0xaf2badd60, C4<0>, C4<0>;
L_0xaf2bb80e0 .delay 1 (1,1,1) L_0xaf2bb80e0/d;
L_0xaf2bb8150/d .functor XOR 1, L_0xaf2bb80e0, L_0xaf2bade00, C4<0>, C4<0>;
L_0xaf2bb8150 .delay 1 (1,1,1) L_0xaf2bb8150/d;
L_0xaf2bb81c0/d .functor NAND 1, L_0xaf2badcc0, L_0xaf2badd60, C4<1>, C4<1>;
L_0xaf2bb81c0 .delay 1 (1,1,1) L_0xaf2bb81c0/d;
L_0xaf2bb8230/d .functor NAND 1, L_0xaf2badcc0, L_0xaf2bade00, C4<1>, C4<1>;
L_0xaf2bb8230 .delay 1 (1,1,1) L_0xaf2bb8230/d;
L_0xaf2bb82a0/d .functor NAND 1, L_0xaf2badd60, L_0xaf2bade00, C4<1>, C4<1>;
L_0xaf2bb82a0 .delay 1 (1,1,1) L_0xaf2bb82a0/d;
L_0xaf2bb8310/d .functor NAND 1, L_0xaf2bb81c0, L_0xaf2bb8230, L_0xaf2bb82a0, C4<1>;
L_0xaf2bb8310 .delay 1 (1,1,1) L_0xaf2bb8310/d;
v0xaf2a60d20_0 .net "Cin", 0 0, L_0xaf2bade00;  1 drivers
v0xaf2a60dc0_0 .net "Cout", 0 0, L_0xaf2bb8310;  1 drivers
v0xaf2a60e60_0 .net "P", 0 0, L_0xaf2bb80e0;  1 drivers
v0xaf2a60f00_0 .net "S", 0 0, L_0xaf2bb8150;  1 drivers
v0xaf2a60fa0_0 .net "a", 0 0, L_0xaf2badcc0;  1 drivers
v0xaf2a61040_0 .net "b", 0 0, L_0xaf2badd60;  1 drivers
v0xaf2a610e0_0 .net "naCin", 0 0, L_0xaf2bb8230;  1 drivers
v0xaf2a61180_0 .net "nab", 0 0, L_0xaf2bb81c0;  1 drivers
v0xaf2a61220_0 .net "nbCin", 0 0, L_0xaf2bb82a0;  1 drivers
S_0xaf2a5cf00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12200 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a5d080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ce00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ce40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb8380/d .functor XOR 1, L_0xaf2badea0, L_0xaf2badf40, C4<0>, C4<0>;
L_0xaf2bb8380 .delay 1 (1,1,1) L_0xaf2bb8380/d;
L_0xaf2bb83f0/d .functor XOR 1, L_0xaf2bb8380, L_0xaf2badfe0, C4<0>, C4<0>;
L_0xaf2bb83f0 .delay 1 (1,1,1) L_0xaf2bb83f0/d;
L_0xaf2bb8460/d .functor NAND 1, L_0xaf2badea0, L_0xaf2badf40, C4<1>, C4<1>;
L_0xaf2bb8460 .delay 1 (1,1,1) L_0xaf2bb8460/d;
L_0xaf2bb84d0/d .functor NAND 1, L_0xaf2badea0, L_0xaf2badfe0, C4<1>, C4<1>;
L_0xaf2bb84d0 .delay 1 (1,1,1) L_0xaf2bb84d0/d;
L_0xaf2bb8540/d .functor NAND 1, L_0xaf2badf40, L_0xaf2badfe0, C4<1>, C4<1>;
L_0xaf2bb8540 .delay 1 (1,1,1) L_0xaf2bb8540/d;
L_0xaf2bb85b0/d .functor NAND 1, L_0xaf2bb8460, L_0xaf2bb84d0, L_0xaf2bb8540, C4<1>;
L_0xaf2bb85b0 .delay 1 (1,1,1) L_0xaf2bb85b0/d;
v0xaf2a612c0_0 .net "Cin", 0 0, L_0xaf2badfe0;  1 drivers
v0xaf2a61360_0 .net "Cout", 0 0, L_0xaf2bb85b0;  1 drivers
v0xaf2a61400_0 .net "P", 0 0, L_0xaf2bb8380;  1 drivers
v0xaf2a614a0_0 .net "S", 0 0, L_0xaf2bb83f0;  1 drivers
v0xaf2a61540_0 .net "a", 0 0, L_0xaf2badea0;  1 drivers
v0xaf2a615e0_0 .net "b", 0 0, L_0xaf2badf40;  1 drivers
v0xaf2a61680_0 .net "naCin", 0 0, L_0xaf2bb84d0;  1 drivers
v0xaf2a61720_0 .net "nab", 0 0, L_0xaf2bb8460;  1 drivers
v0xaf2a617c0_0 .net "nbCin", 0 0, L_0xaf2bb8540;  1 drivers
S_0xaf2a5d200 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12240 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a5d380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5d200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ce80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb8620/d .functor XOR 1, L_0xaf2bae080, L_0xaf2bae120, C4<0>, C4<0>;
L_0xaf2bb8620 .delay 1 (1,1,1) L_0xaf2bb8620/d;
L_0xaf2bb8690/d .functor XOR 1, L_0xaf2bb8620, L_0xaf2bae1c0, C4<0>, C4<0>;
L_0xaf2bb8690 .delay 1 (1,1,1) L_0xaf2bb8690/d;
L_0xaf2bb8700/d .functor NAND 1, L_0xaf2bae080, L_0xaf2bae120, C4<1>, C4<1>;
L_0xaf2bb8700 .delay 1 (1,1,1) L_0xaf2bb8700/d;
L_0xaf2bb8770/d .functor NAND 1, L_0xaf2bae080, L_0xaf2bae1c0, C4<1>, C4<1>;
L_0xaf2bb8770 .delay 1 (1,1,1) L_0xaf2bb8770/d;
L_0xaf2bb87e0/d .functor NAND 1, L_0xaf2bae120, L_0xaf2bae1c0, C4<1>, C4<1>;
L_0xaf2bb87e0 .delay 1 (1,1,1) L_0xaf2bb87e0/d;
L_0xaf2bb8850/d .functor NAND 1, L_0xaf2bb8700, L_0xaf2bb8770, L_0xaf2bb87e0, C4<1>;
L_0xaf2bb8850 .delay 1 (1,1,1) L_0xaf2bb8850/d;
v0xaf2a61860_0 .net "Cin", 0 0, L_0xaf2bae1c0;  1 drivers
v0xaf2a61900_0 .net "Cout", 0 0, L_0xaf2bb8850;  1 drivers
v0xaf2a619a0_0 .net "P", 0 0, L_0xaf2bb8620;  1 drivers
v0xaf2a61a40_0 .net "S", 0 0, L_0xaf2bb8690;  1 drivers
v0xaf2a61ae0_0 .net "a", 0 0, L_0xaf2bae080;  1 drivers
v0xaf2a61b80_0 .net "b", 0 0, L_0xaf2bae120;  1 drivers
v0xaf2a61c20_0 .net "naCin", 0 0, L_0xaf2bb8770;  1 drivers
v0xaf2a61cc0_0 .net "nab", 0 0, L_0xaf2bb8700;  1 drivers
v0xaf2a61d60_0 .net "nbCin", 0 0, L_0xaf2bb87e0;  1 drivers
S_0xaf2a5d500 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12280 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a5d680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cf00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cf40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb88c0/d .functor XOR 1, L_0xaf2bae260, L_0xaf2bae300, C4<0>, C4<0>;
L_0xaf2bb88c0 .delay 1 (1,1,1) L_0xaf2bb88c0/d;
L_0xaf2bb8930/d .functor XOR 1, L_0xaf2bb88c0, L_0xaf2bae3a0, C4<0>, C4<0>;
L_0xaf2bb8930 .delay 1 (1,1,1) L_0xaf2bb8930/d;
L_0xaf2bb89a0/d .functor NAND 1, L_0xaf2bae260, L_0xaf2bae300, C4<1>, C4<1>;
L_0xaf2bb89a0 .delay 1 (1,1,1) L_0xaf2bb89a0/d;
L_0xaf2bb8a10/d .functor NAND 1, L_0xaf2bae260, L_0xaf2bae3a0, C4<1>, C4<1>;
L_0xaf2bb8a10 .delay 1 (1,1,1) L_0xaf2bb8a10/d;
L_0xaf2bb8a80/d .functor NAND 1, L_0xaf2bae300, L_0xaf2bae3a0, C4<1>, C4<1>;
L_0xaf2bb8a80 .delay 1 (1,1,1) L_0xaf2bb8a80/d;
L_0xaf2bb8af0/d .functor NAND 1, L_0xaf2bb89a0, L_0xaf2bb8a10, L_0xaf2bb8a80, C4<1>;
L_0xaf2bb8af0 .delay 1 (1,1,1) L_0xaf2bb8af0/d;
v0xaf2a61e00_0 .net "Cin", 0 0, L_0xaf2bae3a0;  1 drivers
v0xaf2a61ea0_0 .net "Cout", 0 0, L_0xaf2bb8af0;  1 drivers
v0xaf2a61f40_0 .net "P", 0 0, L_0xaf2bb88c0;  1 drivers
v0xaf2a61fe0_0 .net "S", 0 0, L_0xaf2bb8930;  1 drivers
v0xaf2a62080_0 .net "a", 0 0, L_0xaf2bae260;  1 drivers
v0xaf2a62120_0 .net "b", 0 0, L_0xaf2bae300;  1 drivers
v0xaf2a621c0_0 .net "naCin", 0 0, L_0xaf2bb8a10;  1 drivers
v0xaf2a62260_0 .net "nab", 0 0, L_0xaf2bb89a0;  1 drivers
v0xaf2a62300_0 .net "nbCin", 0 0, L_0xaf2bb8a80;  1 drivers
S_0xaf2a5d800 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a122c0 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a5d980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cf80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cfc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb8b60/d .functor XOR 1, L_0xaf2bae440, L_0xaf2bae4e0, C4<0>, C4<0>;
L_0xaf2bb8b60 .delay 1 (1,1,1) L_0xaf2bb8b60/d;
L_0xaf2bb8bd0/d .functor XOR 1, L_0xaf2bb8b60, L_0xaf2bae580, C4<0>, C4<0>;
L_0xaf2bb8bd0 .delay 1 (1,1,1) L_0xaf2bb8bd0/d;
L_0xaf2bb8c40/d .functor NAND 1, L_0xaf2bae440, L_0xaf2bae4e0, C4<1>, C4<1>;
L_0xaf2bb8c40 .delay 1 (1,1,1) L_0xaf2bb8c40/d;
L_0xaf2bb8cb0/d .functor NAND 1, L_0xaf2bae440, L_0xaf2bae580, C4<1>, C4<1>;
L_0xaf2bb8cb0 .delay 1 (1,1,1) L_0xaf2bb8cb0/d;
L_0xaf2bb8d20/d .functor NAND 1, L_0xaf2bae4e0, L_0xaf2bae580, C4<1>, C4<1>;
L_0xaf2bb8d20 .delay 1 (1,1,1) L_0xaf2bb8d20/d;
L_0xaf2bb8d90/d .functor NAND 1, L_0xaf2bb8c40, L_0xaf2bb8cb0, L_0xaf2bb8d20, C4<1>;
L_0xaf2bb8d90 .delay 1 (1,1,1) L_0xaf2bb8d90/d;
v0xaf2a623a0_0 .net "Cin", 0 0, L_0xaf2bae580;  1 drivers
v0xaf2a62440_0 .net "Cout", 0 0, L_0xaf2bb8d90;  1 drivers
v0xaf2a624e0_0 .net "P", 0 0, L_0xaf2bb8b60;  1 drivers
v0xaf2a62580_0 .net "S", 0 0, L_0xaf2bb8bd0;  1 drivers
v0xaf2a62620_0 .net "a", 0 0, L_0xaf2bae440;  1 drivers
v0xaf2a626c0_0 .net "b", 0 0, L_0xaf2bae4e0;  1 drivers
v0xaf2a62760_0 .net "naCin", 0 0, L_0xaf2bb8cb0;  1 drivers
v0xaf2a62800_0 .net "nab", 0 0, L_0xaf2bb8c40;  1 drivers
v0xaf2a628a0_0 .net "nbCin", 0 0, L_0xaf2bb8d20;  1 drivers
S_0xaf2a5db00 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a4ab80;
 .timescale -9 -9;
P_0xaf2a12300 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a5dc80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb8e00/d .functor XOR 1, L_0xaf2bae620, L_0xaf2bae6c0, C4<0>, C4<0>;
L_0xaf2bb8e00 .delay 1 (1,1,1) L_0xaf2bb8e00/d;
L_0xaf2bb8e70/d .functor XOR 1, L_0xaf2bb8e00, L_0xaf2bae760, C4<0>, C4<0>;
L_0xaf2bb8e70 .delay 1 (1,1,1) L_0xaf2bb8e70/d;
L_0xaf2bb8ee0/d .functor NAND 1, L_0xaf2bae620, L_0xaf2bae6c0, C4<1>, C4<1>;
L_0xaf2bb8ee0 .delay 1 (1,1,1) L_0xaf2bb8ee0/d;
L_0xaf2bb8f50/d .functor NAND 1, L_0xaf2bae620, L_0xaf2bae760, C4<1>, C4<1>;
L_0xaf2bb8f50 .delay 1 (1,1,1) L_0xaf2bb8f50/d;
L_0xaf2bb8fc0/d .functor NAND 1, L_0xaf2bae6c0, L_0xaf2bae760, C4<1>, C4<1>;
L_0xaf2bb8fc0 .delay 1 (1,1,1) L_0xaf2bb8fc0/d;
L_0xaf2bb9030/d .functor NAND 1, L_0xaf2bb8ee0, L_0xaf2bb8f50, L_0xaf2bb8fc0, C4<1>;
L_0xaf2bb9030 .delay 1 (1,1,1) L_0xaf2bb9030/d;
v0xaf2a62940_0 .net "Cin", 0 0, L_0xaf2bae760;  1 drivers
v0xaf2a629e0_0 .net "Cout", 0 0, L_0xaf2bb9030;  1 drivers
v0xaf2a62a80_0 .net "P", 0 0, L_0xaf2bb8e00;  1 drivers
v0xaf2a62b20_0 .net "S", 0 0, L_0xaf2bb8e70;  1 drivers
v0xaf2a62bc0_0 .net "a", 0 0, L_0xaf2bae620;  1 drivers
v0xaf2a62c60_0 .net "b", 0 0, L_0xaf2bae6c0;  1 drivers
v0xaf2a62d00_0 .net "naCin", 0 0, L_0xaf2bb8f50;  1 drivers
v0xaf2a62da0_0 .net "nab", 0 0, L_0xaf2bb8ee0;  1 drivers
v0xaf2a62e40_0 .net "nbCin", 0 0, L_0xaf2bb8fc0;  1 drivers
S_0xaf2a5de00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a4ab80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4cc00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4cc40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb90a0/d .functor XOR 1, L_0xaf2bae800, L_0xaf2bae8a0, C4<0>, C4<0>;
L_0xaf2bb90a0 .delay 1 (1,1,1) L_0xaf2bb90a0/d;
L_0xaf2bb9110/d .functor XOR 1, L_0xaf2bb90a0, v0xaf2a63a20_0, C4<0>, C4<0>;
L_0xaf2bb9110 .delay 1 (1,1,1) L_0xaf2bb9110/d;
L_0xaf2bb9180/d .functor NAND 1, L_0xaf2bae800, L_0xaf2bae8a0, C4<1>, C4<1>;
L_0xaf2bb9180 .delay 1 (1,1,1) L_0xaf2bb9180/d;
L_0xaf2bb91f0/d .functor NAND 1, L_0xaf2bae800, v0xaf2a63a20_0, C4<1>, C4<1>;
L_0xaf2bb91f0 .delay 1 (1,1,1) L_0xaf2bb91f0/d;
L_0xaf2bb9260/d .functor NAND 1, L_0xaf2bae8a0, v0xaf2a63a20_0, C4<1>, C4<1>;
L_0xaf2bb9260 .delay 1 (1,1,1) L_0xaf2bb9260/d;
L_0xaf2bb92d0/d .functor NAND 1, L_0xaf2bb9180, L_0xaf2bb91f0, L_0xaf2bb9260, C4<1>;
L_0xaf2bb92d0 .delay 1 (1,1,1) L_0xaf2bb92d0/d;
v0xaf2a62ee0_0 .net "Cin", 0 0, v0xaf2a63a20_0;  alias, 1 drivers
v0xaf2a62f80_0 .net "Cout", 0 0, L_0xaf2bb92d0;  1 drivers
v0xaf2a63020_0 .net "P", 0 0, L_0xaf2bb90a0;  1 drivers
v0xaf2a630c0_0 .net "S", 0 0, L_0xaf2bb9110;  1 drivers
v0xaf2a63160_0 .net "a", 0 0, L_0xaf2bae800;  1 drivers
v0xaf2a63200_0 .net "b", 0 0, L_0xaf2bae8a0;  1 drivers
v0xaf2a632a0_0 .net "naCin", 0 0, L_0xaf2bb91f0;  1 drivers
v0xaf2a63340_0 .net "nab", 0 0, L_0xaf2bb9180;  1 drivers
v0xaf2a633e0_0 .net "nbCin", 0 0, L_0xaf2bb9260;  1 drivers
S_0xaf2a5df80 .scope generate, "WIDTH_TEST[18]" "WIDTH_TEST[18]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a12380 .param/l "w" 1 3 21, +C4<010010>;
v0xaf2a6e760_0 .var "A", 17 0;
v0xaf2a6e800_0 .var "B", 17 0;
v0xaf2a6e8a0_0 .var "Cin", 0 0;
v0xaf2a6e940_0 .net "Cout", 0 0, L_0xaf2bc0b40;  1 drivers
v0xaf2a6e9e0_0 .net "P", 17 0, L_0xaf3161ea0;  1 drivers
v0xaf2a6ea80_0 .net "S", 17 0, L_0xaf3161f40;  1 drivers
v0xaf2a6eb20_0 .var "expected_sum", 18 0;
S_0xaf2a5e100 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a5df80;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "A";
    .port_info 1 /INPUT 18 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 18 "P";
    .port_info 5 /OUTPUT 18 "S";
P_0xaf2a123c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000010010>;
v0xaf2a6e300_0 .net "A", 17 0, v0xaf2a6e760_0;  1 drivers
v0xaf2a6e3a0_0 .net "B", 17 0, v0xaf2a6e800_0;  1 drivers
v0xaf2a6e440_0 .net "C", 17 0, L_0xaf3161e00;  1 drivers
v0xaf2a6e4e0_0 .net "Cin", 0 0, v0xaf2a6e8a0_0;  1 drivers
v0xaf2a6e580_0 .net "Cout", 0 0, L_0xaf2bc0b40;  alias, 1 drivers
v0xaf2a6e620_0 .net "P", 17 0, L_0xaf3161ea0;  alias, 1 drivers
v0xaf2a6e6c0_0 .net "S", 17 0, L_0xaf3161f40;  alias, 1 drivers
L_0xaf2bae9e0 .part v0xaf2a6e760_0, 1, 1;
L_0xaf2baea80 .part v0xaf2a6e800_0, 1, 1;
L_0xaf2baeb20 .part L_0xaf3161e00, 0, 1;
L_0xaf2baebc0 .part v0xaf2a6e760_0, 2, 1;
L_0xaf2baec60 .part v0xaf2a6e800_0, 2, 1;
L_0xaf2baed00 .part L_0xaf3161e00, 1, 1;
L_0xaf2baeda0 .part v0xaf2a6e760_0, 3, 1;
L_0xaf2baee40 .part v0xaf2a6e800_0, 3, 1;
L_0xaf2baeee0 .part L_0xaf3161e00, 2, 1;
L_0xaf2baef80 .part v0xaf2a6e760_0, 4, 1;
L_0xaf2baf020 .part v0xaf2a6e800_0, 4, 1;
L_0xaf2baf0c0 .part L_0xaf3161e00, 3, 1;
L_0xaf2baf160 .part v0xaf2a6e760_0, 5, 1;
L_0xaf2baf200 .part v0xaf2a6e800_0, 5, 1;
L_0xaf2baf2a0 .part L_0xaf3161e00, 4, 1;
L_0xaf2baf340 .part v0xaf2a6e760_0, 6, 1;
L_0xaf2baf3e0 .part v0xaf2a6e800_0, 6, 1;
L_0xaf2baf520 .part L_0xaf3161e00, 5, 1;
L_0xaf2baf5c0 .part v0xaf2a6e760_0, 7, 1;
L_0xaf2baf660 .part v0xaf2a6e800_0, 7, 1;
L_0xaf2baf700 .part L_0xaf3161e00, 6, 1;
L_0xaf2baf480 .part v0xaf2a6e760_0, 8, 1;
L_0xaf2baf7a0 .part v0xaf2a6e800_0, 8, 1;
L_0xaf2baf840 .part L_0xaf3161e00, 7, 1;
L_0xaf2baf8e0 .part v0xaf2a6e760_0, 9, 1;
L_0xaf2baf980 .part v0xaf2a6e800_0, 9, 1;
L_0xaf2bafa20 .part L_0xaf3161e00, 8, 1;
L_0xaf2bafac0 .part v0xaf2a6e760_0, 10, 1;
L_0xaf2bafb60 .part v0xaf2a6e800_0, 10, 1;
L_0xaf2bafc00 .part L_0xaf3161e00, 9, 1;
L_0xaf2bafca0 .part v0xaf2a6e760_0, 11, 1;
L_0xaf2bafd40 .part v0xaf2a6e800_0, 11, 1;
L_0xaf2bafde0 .part L_0xaf3161e00, 10, 1;
L_0xaf2bafe80 .part v0xaf2a6e760_0, 12, 1;
L_0xaf2baff20 .part v0xaf2a6e800_0, 12, 1;
L_0xaf2bc0000 .part L_0xaf3161e00, 11, 1;
L_0xaf2bc00a0 .part v0xaf2a6e760_0, 13, 1;
L_0xaf2bc0140 .part v0xaf2a6e800_0, 13, 1;
L_0xaf2bc01e0 .part L_0xaf3161e00, 12, 1;
L_0xaf2bc0280 .part v0xaf2a6e760_0, 14, 1;
L_0xaf2bc0320 .part v0xaf2a6e800_0, 14, 1;
L_0xaf2bc03c0 .part L_0xaf3161e00, 13, 1;
L_0xaf2bc0460 .part v0xaf2a6e760_0, 15, 1;
L_0xaf2bc0500 .part v0xaf2a6e800_0, 15, 1;
L_0xaf2bc05a0 .part L_0xaf3161e00, 14, 1;
L_0xaf2bc0640 .part v0xaf2a6e760_0, 16, 1;
L_0xaf2bc06e0 .part v0xaf2a6e800_0, 16, 1;
L_0xaf2bc0780 .part L_0xaf3161e00, 15, 1;
L_0xaf2bc0820 .part v0xaf2a6e760_0, 17, 1;
L_0xaf2bc08c0 .part v0xaf2a6e800_0, 17, 1;
L_0xaf2bc0960 .part L_0xaf3161e00, 16, 1;
L_0xaf2bc0a00 .part v0xaf2a6e760_0, 0, 1;
L_0xaf2bc0aa0 .part v0xaf2a6e800_0, 0, 1;
LS_0xaf3161e00_0_0 .concat8 [ 1 1 1 1], L_0xaf2bc8230, L_0xaf2bb9570, L_0xaf2bb9810, L_0xaf2bb9ab0;
LS_0xaf3161e00_0_4 .concat8 [ 1 1 1 1], L_0xaf2bb9d50, L_0xaf2bb9ff0, L_0xaf2bba290, L_0xaf2bba530;
LS_0xaf3161e00_0_8 .concat8 [ 1 1 1 1], L_0xaf2bba7d0, L_0xaf2bbaa70, L_0xaf2bbad10, L_0xaf2bbafb0;
LS_0xaf3161e00_0_12 .concat8 [ 1 1 1 1], L_0xaf2bbb250, L_0xaf2bbb4f0, L_0xaf2bbb790, L_0xaf2bbba30;
LS_0xaf3161e00_0_16 .concat8 [ 1 1 0 0], L_0xaf2bbbcd0, L_0xaf2bbbf70;
LS_0xaf3161e00_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161e00_0_0, LS_0xaf3161e00_0_4, LS_0xaf3161e00_0_8, LS_0xaf3161e00_0_12;
LS_0xaf3161e00_1_4 .concat8 [ 2 0 0 0], LS_0xaf3161e00_0_16;
L_0xaf3161e00 .concat8 [ 16 2 0 0], LS_0xaf3161e00_1_0, LS_0xaf3161e00_1_4;
LS_0xaf3161ea0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bc8000, L_0xaf2bb9340, L_0xaf2bb95e0, L_0xaf2bb9880;
LS_0xaf3161ea0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bb9b20, L_0xaf2bb9dc0, L_0xaf2bba060, L_0xaf2bba300;
LS_0xaf3161ea0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bba5a0, L_0xaf2bba840, L_0xaf2bbaae0, L_0xaf2bbad80;
LS_0xaf3161ea0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bbb020, L_0xaf2bbb2c0, L_0xaf2bbb560, L_0xaf2bbb800;
LS_0xaf3161ea0_0_16 .concat8 [ 1 1 0 0], L_0xaf2bbbaa0, L_0xaf2bbbd40;
LS_0xaf3161ea0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161ea0_0_0, LS_0xaf3161ea0_0_4, LS_0xaf3161ea0_0_8, LS_0xaf3161ea0_0_12;
LS_0xaf3161ea0_1_4 .concat8 [ 2 0 0 0], LS_0xaf3161ea0_0_16;
L_0xaf3161ea0 .concat8 [ 16 2 0 0], LS_0xaf3161ea0_1_0, LS_0xaf3161ea0_1_4;
LS_0xaf3161f40_0_0 .concat8 [ 1 1 1 1], L_0xaf2bc8070, L_0xaf2bb93b0, L_0xaf2bb9650, L_0xaf2bb98f0;
LS_0xaf3161f40_0_4 .concat8 [ 1 1 1 1], L_0xaf2bb9b90, L_0xaf2bb9e30, L_0xaf2bba0d0, L_0xaf2bba370;
LS_0xaf3161f40_0_8 .concat8 [ 1 1 1 1], L_0xaf2bba610, L_0xaf2bba8b0, L_0xaf2bbab50, L_0xaf2bbadf0;
LS_0xaf3161f40_0_12 .concat8 [ 1 1 1 1], L_0xaf2bbb090, L_0xaf2bbb330, L_0xaf2bbb5d0, L_0xaf2bbb870;
LS_0xaf3161f40_0_16 .concat8 [ 1 1 0 0], L_0xaf2bbbb10, L_0xaf2bbbdb0;
LS_0xaf3161f40_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161f40_0_0, LS_0xaf3161f40_0_4, LS_0xaf3161f40_0_8, LS_0xaf3161f40_0_12;
LS_0xaf3161f40_1_4 .concat8 [ 2 0 0 0], LS_0xaf3161f40_0_16;
L_0xaf3161f40 .concat8 [ 16 2 0 0], LS_0xaf3161f40_1_0, LS_0xaf3161f40_1_4;
L_0xaf2bc0b40 .part L_0xaf3161e00, 17, 1;
S_0xaf2a5e280 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12400 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a5e400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5e280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d0c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb9340/d .functor XOR 1, L_0xaf2bae9e0, L_0xaf2baea80, C4<0>, C4<0>;
L_0xaf2bb9340 .delay 1 (1,1,1) L_0xaf2bb9340/d;
L_0xaf2bb93b0/d .functor XOR 1, L_0xaf2bb9340, L_0xaf2baeb20, C4<0>, C4<0>;
L_0xaf2bb93b0 .delay 1 (1,1,1) L_0xaf2bb93b0/d;
L_0xaf2bb9420/d .functor NAND 1, L_0xaf2bae9e0, L_0xaf2baea80, C4<1>, C4<1>;
L_0xaf2bb9420 .delay 1 (1,1,1) L_0xaf2bb9420/d;
L_0xaf2bb9490/d .functor NAND 1, L_0xaf2bae9e0, L_0xaf2baeb20, C4<1>, C4<1>;
L_0xaf2bb9490 .delay 1 (1,1,1) L_0xaf2bb9490/d;
L_0xaf2bb9500/d .functor NAND 1, L_0xaf2baea80, L_0xaf2baeb20, C4<1>, C4<1>;
L_0xaf2bb9500 .delay 1 (1,1,1) L_0xaf2bb9500/d;
L_0xaf2bb9570/d .functor NAND 1, L_0xaf2bb9420, L_0xaf2bb9490, L_0xaf2bb9500, C4<1>;
L_0xaf2bb9570 .delay 1 (1,1,1) L_0xaf2bb9570/d;
v0xaf2a63d40_0 .net "Cin", 0 0, L_0xaf2baeb20;  1 drivers
v0xaf2a63de0_0 .net "Cout", 0 0, L_0xaf2bb9570;  1 drivers
v0xaf2a63e80_0 .net "P", 0 0, L_0xaf2bb9340;  1 drivers
v0xaf2a63f20_0 .net "S", 0 0, L_0xaf2bb93b0;  1 drivers
v0xaf2a64000_0 .net "a", 0 0, L_0xaf2bae9e0;  1 drivers
v0xaf2a640a0_0 .net "b", 0 0, L_0xaf2baea80;  1 drivers
v0xaf2a64140_0 .net "naCin", 0 0, L_0xaf2bb9490;  1 drivers
v0xaf2a641e0_0 .net "nab", 0 0, L_0xaf2bb9420;  1 drivers
v0xaf2a64280_0 .net "nbCin", 0 0, L_0xaf2bb9500;  1 drivers
S_0xaf2a5e580 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12440 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a5e700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5e580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb95e0/d .functor XOR 1, L_0xaf2baebc0, L_0xaf2baec60, C4<0>, C4<0>;
L_0xaf2bb95e0 .delay 1 (1,1,1) L_0xaf2bb95e0/d;
L_0xaf2bb9650/d .functor XOR 1, L_0xaf2bb95e0, L_0xaf2baed00, C4<0>, C4<0>;
L_0xaf2bb9650 .delay 1 (1,1,1) L_0xaf2bb9650/d;
L_0xaf2bb96c0/d .functor NAND 1, L_0xaf2baebc0, L_0xaf2baec60, C4<1>, C4<1>;
L_0xaf2bb96c0 .delay 1 (1,1,1) L_0xaf2bb96c0/d;
L_0xaf2bb9730/d .functor NAND 1, L_0xaf2baebc0, L_0xaf2baed00, C4<1>, C4<1>;
L_0xaf2bb9730 .delay 1 (1,1,1) L_0xaf2bb9730/d;
L_0xaf2bb97a0/d .functor NAND 1, L_0xaf2baec60, L_0xaf2baed00, C4<1>, C4<1>;
L_0xaf2bb97a0 .delay 1 (1,1,1) L_0xaf2bb97a0/d;
L_0xaf2bb9810/d .functor NAND 1, L_0xaf2bb96c0, L_0xaf2bb9730, L_0xaf2bb97a0, C4<1>;
L_0xaf2bb9810 .delay 1 (1,1,1) L_0xaf2bb9810/d;
v0xaf2a64320_0 .net "Cin", 0 0, L_0xaf2baed00;  1 drivers
v0xaf2a643c0_0 .net "Cout", 0 0, L_0xaf2bb9810;  1 drivers
v0xaf2a64460_0 .net "P", 0 0, L_0xaf2bb95e0;  1 drivers
v0xaf2a64500_0 .net "S", 0 0, L_0xaf2bb9650;  1 drivers
v0xaf2a645a0_0 .net "a", 0 0, L_0xaf2baebc0;  1 drivers
v0xaf2a64640_0 .net "b", 0 0, L_0xaf2baec60;  1 drivers
v0xaf2a646e0_0 .net "naCin", 0 0, L_0xaf2bb9730;  1 drivers
v0xaf2a64780_0 .net "nab", 0 0, L_0xaf2bb96c0;  1 drivers
v0xaf2a64820_0 .net "nbCin", 0 0, L_0xaf2bb97a0;  1 drivers
S_0xaf2a5e880 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12480 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a5ea00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5e880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d1c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb9880/d .functor XOR 1, L_0xaf2baeda0, L_0xaf2baee40, C4<0>, C4<0>;
L_0xaf2bb9880 .delay 1 (1,1,1) L_0xaf2bb9880/d;
L_0xaf2bb98f0/d .functor XOR 1, L_0xaf2bb9880, L_0xaf2baeee0, C4<0>, C4<0>;
L_0xaf2bb98f0 .delay 1 (1,1,1) L_0xaf2bb98f0/d;
L_0xaf2bb9960/d .functor NAND 1, L_0xaf2baeda0, L_0xaf2baee40, C4<1>, C4<1>;
L_0xaf2bb9960 .delay 1 (1,1,1) L_0xaf2bb9960/d;
L_0xaf2bb99d0/d .functor NAND 1, L_0xaf2baeda0, L_0xaf2baeee0, C4<1>, C4<1>;
L_0xaf2bb99d0 .delay 1 (1,1,1) L_0xaf2bb99d0/d;
L_0xaf2bb9a40/d .functor NAND 1, L_0xaf2baee40, L_0xaf2baeee0, C4<1>, C4<1>;
L_0xaf2bb9a40 .delay 1 (1,1,1) L_0xaf2bb9a40/d;
L_0xaf2bb9ab0/d .functor NAND 1, L_0xaf2bb9960, L_0xaf2bb99d0, L_0xaf2bb9a40, C4<1>;
L_0xaf2bb9ab0 .delay 1 (1,1,1) L_0xaf2bb9ab0/d;
v0xaf2a648c0_0 .net "Cin", 0 0, L_0xaf2baeee0;  1 drivers
v0xaf2a64960_0 .net "Cout", 0 0, L_0xaf2bb9ab0;  1 drivers
v0xaf2a64a00_0 .net "P", 0 0, L_0xaf2bb9880;  1 drivers
v0xaf2a64aa0_0 .net "S", 0 0, L_0xaf2bb98f0;  1 drivers
v0xaf2a64b40_0 .net "a", 0 0, L_0xaf2baeda0;  1 drivers
v0xaf2a64be0_0 .net "b", 0 0, L_0xaf2baee40;  1 drivers
v0xaf2a64c80_0 .net "naCin", 0 0, L_0xaf2bb99d0;  1 drivers
v0xaf2a64d20_0 .net "nab", 0 0, L_0xaf2bb9960;  1 drivers
v0xaf2a64dc0_0 .net "nbCin", 0 0, L_0xaf2bb9a40;  1 drivers
S_0xaf2a5eb80 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a124c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a5ed00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb9b20/d .functor XOR 1, L_0xaf2baef80, L_0xaf2baf020, C4<0>, C4<0>;
L_0xaf2bb9b20 .delay 1 (1,1,1) L_0xaf2bb9b20/d;
L_0xaf2bb9b90/d .functor XOR 1, L_0xaf2bb9b20, L_0xaf2baf0c0, C4<0>, C4<0>;
L_0xaf2bb9b90 .delay 1 (1,1,1) L_0xaf2bb9b90/d;
L_0xaf2bb9c00/d .functor NAND 1, L_0xaf2baef80, L_0xaf2baf020, C4<1>, C4<1>;
L_0xaf2bb9c00 .delay 1 (1,1,1) L_0xaf2bb9c00/d;
L_0xaf2bb9c70/d .functor NAND 1, L_0xaf2baef80, L_0xaf2baf0c0, C4<1>, C4<1>;
L_0xaf2bb9c70 .delay 1 (1,1,1) L_0xaf2bb9c70/d;
L_0xaf2bb9ce0/d .functor NAND 1, L_0xaf2baf020, L_0xaf2baf0c0, C4<1>, C4<1>;
L_0xaf2bb9ce0 .delay 1 (1,1,1) L_0xaf2bb9ce0/d;
L_0xaf2bb9d50/d .functor NAND 1, L_0xaf2bb9c00, L_0xaf2bb9c70, L_0xaf2bb9ce0, C4<1>;
L_0xaf2bb9d50 .delay 1 (1,1,1) L_0xaf2bb9d50/d;
v0xaf2a64e60_0 .net "Cin", 0 0, L_0xaf2baf0c0;  1 drivers
v0xaf2a64f00_0 .net "Cout", 0 0, L_0xaf2bb9d50;  1 drivers
v0xaf2a64fa0_0 .net "P", 0 0, L_0xaf2bb9b20;  1 drivers
v0xaf2a65040_0 .net "S", 0 0, L_0xaf2bb9b90;  1 drivers
v0xaf2a650e0_0 .net "a", 0 0, L_0xaf2baef80;  1 drivers
v0xaf2a65180_0 .net "b", 0 0, L_0xaf2baf020;  1 drivers
v0xaf2a65220_0 .net "naCin", 0 0, L_0xaf2bb9c70;  1 drivers
v0xaf2a652c0_0 .net "nab", 0 0, L_0xaf2bb9c00;  1 drivers
v0xaf2a65360_0 .net "nbCin", 0 0, L_0xaf2bb9ce0;  1 drivers
S_0xaf2a5ee80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12540 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a5f000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d2c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bb9dc0/d .functor XOR 1, L_0xaf2baf160, L_0xaf2baf200, C4<0>, C4<0>;
L_0xaf2bb9dc0 .delay 1 (1,1,1) L_0xaf2bb9dc0/d;
L_0xaf2bb9e30/d .functor XOR 1, L_0xaf2bb9dc0, L_0xaf2baf2a0, C4<0>, C4<0>;
L_0xaf2bb9e30 .delay 1 (1,1,1) L_0xaf2bb9e30/d;
L_0xaf2bb9ea0/d .functor NAND 1, L_0xaf2baf160, L_0xaf2baf200, C4<1>, C4<1>;
L_0xaf2bb9ea0 .delay 1 (1,1,1) L_0xaf2bb9ea0/d;
L_0xaf2bb9f10/d .functor NAND 1, L_0xaf2baf160, L_0xaf2baf2a0, C4<1>, C4<1>;
L_0xaf2bb9f10 .delay 1 (1,1,1) L_0xaf2bb9f10/d;
L_0xaf2bb9f80/d .functor NAND 1, L_0xaf2baf200, L_0xaf2baf2a0, C4<1>, C4<1>;
L_0xaf2bb9f80 .delay 1 (1,1,1) L_0xaf2bb9f80/d;
L_0xaf2bb9ff0/d .functor NAND 1, L_0xaf2bb9ea0, L_0xaf2bb9f10, L_0xaf2bb9f80, C4<1>;
L_0xaf2bb9ff0 .delay 1 (1,1,1) L_0xaf2bb9ff0/d;
v0xaf2a65400_0 .net "Cin", 0 0, L_0xaf2baf2a0;  1 drivers
v0xaf2a654a0_0 .net "Cout", 0 0, L_0xaf2bb9ff0;  1 drivers
v0xaf2a65540_0 .net "P", 0 0, L_0xaf2bb9dc0;  1 drivers
v0xaf2a655e0_0 .net "S", 0 0, L_0xaf2bb9e30;  1 drivers
v0xaf2a65680_0 .net "a", 0 0, L_0xaf2baf160;  1 drivers
v0xaf2a65720_0 .net "b", 0 0, L_0xaf2baf200;  1 drivers
v0xaf2a657c0_0 .net "naCin", 0 0, L_0xaf2bb9f10;  1 drivers
v0xaf2a65860_0 .net "nab", 0 0, L_0xaf2bb9ea0;  1 drivers
v0xaf2a65900_0 .net "nbCin", 0 0, L_0xaf2bb9f80;  1 drivers
S_0xaf2a5f180 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12580 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a5f300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bba060/d .functor XOR 1, L_0xaf2baf340, L_0xaf2baf3e0, C4<0>, C4<0>;
L_0xaf2bba060 .delay 1 (1,1,1) L_0xaf2bba060/d;
L_0xaf2bba0d0/d .functor XOR 1, L_0xaf2bba060, L_0xaf2baf520, C4<0>, C4<0>;
L_0xaf2bba0d0 .delay 1 (1,1,1) L_0xaf2bba0d0/d;
L_0xaf2bba140/d .functor NAND 1, L_0xaf2baf340, L_0xaf2baf3e0, C4<1>, C4<1>;
L_0xaf2bba140 .delay 1 (1,1,1) L_0xaf2bba140/d;
L_0xaf2bba1b0/d .functor NAND 1, L_0xaf2baf340, L_0xaf2baf520, C4<1>, C4<1>;
L_0xaf2bba1b0 .delay 1 (1,1,1) L_0xaf2bba1b0/d;
L_0xaf2bba220/d .functor NAND 1, L_0xaf2baf3e0, L_0xaf2baf520, C4<1>, C4<1>;
L_0xaf2bba220 .delay 1 (1,1,1) L_0xaf2bba220/d;
L_0xaf2bba290/d .functor NAND 1, L_0xaf2bba140, L_0xaf2bba1b0, L_0xaf2bba220, C4<1>;
L_0xaf2bba290 .delay 1 (1,1,1) L_0xaf2bba290/d;
v0xaf2a659a0_0 .net "Cin", 0 0, L_0xaf2baf520;  1 drivers
v0xaf2a65a40_0 .net "Cout", 0 0, L_0xaf2bba290;  1 drivers
v0xaf2a65ae0_0 .net "P", 0 0, L_0xaf2bba060;  1 drivers
v0xaf2a65b80_0 .net "S", 0 0, L_0xaf2bba0d0;  1 drivers
v0xaf2a65c20_0 .net "a", 0 0, L_0xaf2baf340;  1 drivers
v0xaf2a65cc0_0 .net "b", 0 0, L_0xaf2baf3e0;  1 drivers
v0xaf2a65d60_0 .net "naCin", 0 0, L_0xaf2bba1b0;  1 drivers
v0xaf2a65e00_0 .net "nab", 0 0, L_0xaf2bba140;  1 drivers
v0xaf2a65ea0_0 .net "nbCin", 0 0, L_0xaf2bba220;  1 drivers
S_0xaf2a5f480 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a125c0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a5f600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d3c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bba300/d .functor XOR 1, L_0xaf2baf5c0, L_0xaf2baf660, C4<0>, C4<0>;
L_0xaf2bba300 .delay 1 (1,1,1) L_0xaf2bba300/d;
L_0xaf2bba370/d .functor XOR 1, L_0xaf2bba300, L_0xaf2baf700, C4<0>, C4<0>;
L_0xaf2bba370 .delay 1 (1,1,1) L_0xaf2bba370/d;
L_0xaf2bba3e0/d .functor NAND 1, L_0xaf2baf5c0, L_0xaf2baf660, C4<1>, C4<1>;
L_0xaf2bba3e0 .delay 1 (1,1,1) L_0xaf2bba3e0/d;
L_0xaf2bba450/d .functor NAND 1, L_0xaf2baf5c0, L_0xaf2baf700, C4<1>, C4<1>;
L_0xaf2bba450 .delay 1 (1,1,1) L_0xaf2bba450/d;
L_0xaf2bba4c0/d .functor NAND 1, L_0xaf2baf660, L_0xaf2baf700, C4<1>, C4<1>;
L_0xaf2bba4c0 .delay 1 (1,1,1) L_0xaf2bba4c0/d;
L_0xaf2bba530/d .functor NAND 1, L_0xaf2bba3e0, L_0xaf2bba450, L_0xaf2bba4c0, C4<1>;
L_0xaf2bba530 .delay 1 (1,1,1) L_0xaf2bba530/d;
v0xaf2a65f40_0 .net "Cin", 0 0, L_0xaf2baf700;  1 drivers
v0xaf2a65fe0_0 .net "Cout", 0 0, L_0xaf2bba530;  1 drivers
v0xaf2a66080_0 .net "P", 0 0, L_0xaf2bba300;  1 drivers
v0xaf2a66120_0 .net "S", 0 0, L_0xaf2bba370;  1 drivers
v0xaf2a661c0_0 .net "a", 0 0, L_0xaf2baf5c0;  1 drivers
v0xaf2a66260_0 .net "b", 0 0, L_0xaf2baf660;  1 drivers
v0xaf2a66300_0 .net "naCin", 0 0, L_0xaf2bba450;  1 drivers
v0xaf2a663a0_0 .net "nab", 0 0, L_0xaf2bba3e0;  1 drivers
v0xaf2a66440_0 .net "nbCin", 0 0, L_0xaf2bba4c0;  1 drivers
S_0xaf2a5f780 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12600 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a5f900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bba5a0/d .functor XOR 1, L_0xaf2baf480, L_0xaf2baf7a0, C4<0>, C4<0>;
L_0xaf2bba5a0 .delay 1 (1,1,1) L_0xaf2bba5a0/d;
L_0xaf2bba610/d .functor XOR 1, L_0xaf2bba5a0, L_0xaf2baf840, C4<0>, C4<0>;
L_0xaf2bba610 .delay 1 (1,1,1) L_0xaf2bba610/d;
L_0xaf2bba680/d .functor NAND 1, L_0xaf2baf480, L_0xaf2baf7a0, C4<1>, C4<1>;
L_0xaf2bba680 .delay 1 (1,1,1) L_0xaf2bba680/d;
L_0xaf2bba6f0/d .functor NAND 1, L_0xaf2baf480, L_0xaf2baf840, C4<1>, C4<1>;
L_0xaf2bba6f0 .delay 1 (1,1,1) L_0xaf2bba6f0/d;
L_0xaf2bba760/d .functor NAND 1, L_0xaf2baf7a0, L_0xaf2baf840, C4<1>, C4<1>;
L_0xaf2bba760 .delay 1 (1,1,1) L_0xaf2bba760/d;
L_0xaf2bba7d0/d .functor NAND 1, L_0xaf2bba680, L_0xaf2bba6f0, L_0xaf2bba760, C4<1>;
L_0xaf2bba7d0 .delay 1 (1,1,1) L_0xaf2bba7d0/d;
v0xaf2a664e0_0 .net "Cin", 0 0, L_0xaf2baf840;  1 drivers
v0xaf2a66580_0 .net "Cout", 0 0, L_0xaf2bba7d0;  1 drivers
v0xaf2a66620_0 .net "P", 0 0, L_0xaf2bba5a0;  1 drivers
v0xaf2a666c0_0 .net "S", 0 0, L_0xaf2bba610;  1 drivers
v0xaf2a66760_0 .net "a", 0 0, L_0xaf2baf480;  1 drivers
v0xaf2a66800_0 .net "b", 0 0, L_0xaf2baf7a0;  1 drivers
v0xaf2a668a0_0 .net "naCin", 0 0, L_0xaf2bba6f0;  1 drivers
v0xaf2a66940_0 .net "nab", 0 0, L_0xaf2bba680;  1 drivers
v0xaf2a669e0_0 .net "nbCin", 0 0, L_0xaf2bba760;  1 drivers
S_0xaf2a5fa80 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12500 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a5fc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5fa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bba840/d .functor XOR 1, L_0xaf2baf8e0, L_0xaf2baf980, C4<0>, C4<0>;
L_0xaf2bba840 .delay 1 (1,1,1) L_0xaf2bba840/d;
L_0xaf2bba8b0/d .functor XOR 1, L_0xaf2bba840, L_0xaf2bafa20, C4<0>, C4<0>;
L_0xaf2bba8b0 .delay 1 (1,1,1) L_0xaf2bba8b0/d;
L_0xaf2bba920/d .functor NAND 1, L_0xaf2baf8e0, L_0xaf2baf980, C4<1>, C4<1>;
L_0xaf2bba920 .delay 1 (1,1,1) L_0xaf2bba920/d;
L_0xaf2bba990/d .functor NAND 1, L_0xaf2baf8e0, L_0xaf2bafa20, C4<1>, C4<1>;
L_0xaf2bba990 .delay 1 (1,1,1) L_0xaf2bba990/d;
L_0xaf2bbaa00/d .functor NAND 1, L_0xaf2baf980, L_0xaf2bafa20, C4<1>, C4<1>;
L_0xaf2bbaa00 .delay 1 (1,1,1) L_0xaf2bbaa00/d;
L_0xaf2bbaa70/d .functor NAND 1, L_0xaf2bba920, L_0xaf2bba990, L_0xaf2bbaa00, C4<1>;
L_0xaf2bbaa70 .delay 1 (1,1,1) L_0xaf2bbaa70/d;
v0xaf2a66a80_0 .net "Cin", 0 0, L_0xaf2bafa20;  1 drivers
v0xaf2a66b20_0 .net "Cout", 0 0, L_0xaf2bbaa70;  1 drivers
v0xaf2a66bc0_0 .net "P", 0 0, L_0xaf2bba840;  1 drivers
v0xaf2a66c60_0 .net "S", 0 0, L_0xaf2bba8b0;  1 drivers
v0xaf2a66d00_0 .net "a", 0 0, L_0xaf2baf8e0;  1 drivers
v0xaf2a66da0_0 .net "b", 0 0, L_0xaf2baf980;  1 drivers
v0xaf2a66e40_0 .net "naCin", 0 0, L_0xaf2bba990;  1 drivers
v0xaf2a66ee0_0 .net "nab", 0 0, L_0xaf2bba920;  1 drivers
v0xaf2a66f80_0 .net "nbCin", 0 0, L_0xaf2bbaa00;  1 drivers
S_0xaf2a5fd80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12640 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a68000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a5fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d5c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbaae0/d .functor XOR 1, L_0xaf2bafac0, L_0xaf2bafb60, C4<0>, C4<0>;
L_0xaf2bbaae0 .delay 1 (1,1,1) L_0xaf2bbaae0/d;
L_0xaf2bbab50/d .functor XOR 1, L_0xaf2bbaae0, L_0xaf2bafc00, C4<0>, C4<0>;
L_0xaf2bbab50 .delay 1 (1,1,1) L_0xaf2bbab50/d;
L_0xaf2bbabc0/d .functor NAND 1, L_0xaf2bafac0, L_0xaf2bafb60, C4<1>, C4<1>;
L_0xaf2bbabc0 .delay 1 (1,1,1) L_0xaf2bbabc0/d;
L_0xaf2bbac30/d .functor NAND 1, L_0xaf2bafac0, L_0xaf2bafc00, C4<1>, C4<1>;
L_0xaf2bbac30 .delay 1 (1,1,1) L_0xaf2bbac30/d;
L_0xaf2bbaca0/d .functor NAND 1, L_0xaf2bafb60, L_0xaf2bafc00, C4<1>, C4<1>;
L_0xaf2bbaca0 .delay 1 (1,1,1) L_0xaf2bbaca0/d;
L_0xaf2bbad10/d .functor NAND 1, L_0xaf2bbabc0, L_0xaf2bbac30, L_0xaf2bbaca0, C4<1>;
L_0xaf2bbad10 .delay 1 (1,1,1) L_0xaf2bbad10/d;
v0xaf2a67020_0 .net "Cin", 0 0, L_0xaf2bafc00;  1 drivers
v0xaf2a670c0_0 .net "Cout", 0 0, L_0xaf2bbad10;  1 drivers
v0xaf2a67160_0 .net "P", 0 0, L_0xaf2bbaae0;  1 drivers
v0xaf2a67200_0 .net "S", 0 0, L_0xaf2bbab50;  1 drivers
v0xaf2a672a0_0 .net "a", 0 0, L_0xaf2bafac0;  1 drivers
v0xaf2a67340_0 .net "b", 0 0, L_0xaf2bafb60;  1 drivers
v0xaf2a673e0_0 .net "naCin", 0 0, L_0xaf2bbac30;  1 drivers
v0xaf2a67480_0 .net "nab", 0 0, L_0xaf2bbabc0;  1 drivers
v0xaf2a67520_0 .net "nbCin", 0 0, L_0xaf2bbaca0;  1 drivers
S_0xaf2a68180 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12680 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a68300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a68180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbad80/d .functor XOR 1, L_0xaf2bafca0, L_0xaf2bafd40, C4<0>, C4<0>;
L_0xaf2bbad80 .delay 1 (1,1,1) L_0xaf2bbad80/d;
L_0xaf2bbadf0/d .functor XOR 1, L_0xaf2bbad80, L_0xaf2bafde0, C4<0>, C4<0>;
L_0xaf2bbadf0 .delay 1 (1,1,1) L_0xaf2bbadf0/d;
L_0xaf2bbae60/d .functor NAND 1, L_0xaf2bafca0, L_0xaf2bafd40, C4<1>, C4<1>;
L_0xaf2bbae60 .delay 1 (1,1,1) L_0xaf2bbae60/d;
L_0xaf2bbaed0/d .functor NAND 1, L_0xaf2bafca0, L_0xaf2bafde0, C4<1>, C4<1>;
L_0xaf2bbaed0 .delay 1 (1,1,1) L_0xaf2bbaed0/d;
L_0xaf2bbaf40/d .functor NAND 1, L_0xaf2bafd40, L_0xaf2bafde0, C4<1>, C4<1>;
L_0xaf2bbaf40 .delay 1 (1,1,1) L_0xaf2bbaf40/d;
L_0xaf2bbafb0/d .functor NAND 1, L_0xaf2bbae60, L_0xaf2bbaed0, L_0xaf2bbaf40, C4<1>;
L_0xaf2bbafb0 .delay 1 (1,1,1) L_0xaf2bbafb0/d;
v0xaf2a675c0_0 .net "Cin", 0 0, L_0xaf2bafde0;  1 drivers
v0xaf2a67660_0 .net "Cout", 0 0, L_0xaf2bbafb0;  1 drivers
v0xaf2a67700_0 .net "P", 0 0, L_0xaf2bbad80;  1 drivers
v0xaf2a677a0_0 .net "S", 0 0, L_0xaf2bbadf0;  1 drivers
v0xaf2a67840_0 .net "a", 0 0, L_0xaf2bafca0;  1 drivers
v0xaf2a678e0_0 .net "b", 0 0, L_0xaf2bafd40;  1 drivers
v0xaf2a67980_0 .net "naCin", 0 0, L_0xaf2bbaed0;  1 drivers
v0xaf2a67a20_0 .net "nab", 0 0, L_0xaf2bbae60;  1 drivers
v0xaf2a67ac0_0 .net "nbCin", 0 0, L_0xaf2bbaf40;  1 drivers
S_0xaf2a68480 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a126c0 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a68600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a68480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d6c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbb020/d .functor XOR 1, L_0xaf2bafe80, L_0xaf2baff20, C4<0>, C4<0>;
L_0xaf2bbb020 .delay 1 (1,1,1) L_0xaf2bbb020/d;
L_0xaf2bbb090/d .functor XOR 1, L_0xaf2bbb020, L_0xaf2bc0000, C4<0>, C4<0>;
L_0xaf2bbb090 .delay 1 (1,1,1) L_0xaf2bbb090/d;
L_0xaf2bbb100/d .functor NAND 1, L_0xaf2bafe80, L_0xaf2baff20, C4<1>, C4<1>;
L_0xaf2bbb100 .delay 1 (1,1,1) L_0xaf2bbb100/d;
L_0xaf2bbb170/d .functor NAND 1, L_0xaf2bafe80, L_0xaf2bc0000, C4<1>, C4<1>;
L_0xaf2bbb170 .delay 1 (1,1,1) L_0xaf2bbb170/d;
L_0xaf2bbb1e0/d .functor NAND 1, L_0xaf2baff20, L_0xaf2bc0000, C4<1>, C4<1>;
L_0xaf2bbb1e0 .delay 1 (1,1,1) L_0xaf2bbb1e0/d;
L_0xaf2bbb250/d .functor NAND 1, L_0xaf2bbb100, L_0xaf2bbb170, L_0xaf2bbb1e0, C4<1>;
L_0xaf2bbb250 .delay 1 (1,1,1) L_0xaf2bbb250/d;
v0xaf2a67b60_0 .net "Cin", 0 0, L_0xaf2bc0000;  1 drivers
v0xaf2a67c00_0 .net "Cout", 0 0, L_0xaf2bbb250;  1 drivers
v0xaf2a67ca0_0 .net "P", 0 0, L_0xaf2bbb020;  1 drivers
v0xaf2a67d40_0 .net "S", 0 0, L_0xaf2bbb090;  1 drivers
v0xaf2a67de0_0 .net "a", 0 0, L_0xaf2bafe80;  1 drivers
v0xaf2a67e80_0 .net "b", 0 0, L_0xaf2baff20;  1 drivers
v0xaf2a67f20_0 .net "naCin", 0 0, L_0xaf2bbb170;  1 drivers
v0xaf2a6c000_0 .net "nab", 0 0, L_0xaf2bbb100;  1 drivers
v0xaf2a6c0a0_0 .net "nbCin", 0 0, L_0xaf2bbb1e0;  1 drivers
S_0xaf2a68780 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12700 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a68900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a68780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbb2c0/d .functor XOR 1, L_0xaf2bc00a0, L_0xaf2bc0140, C4<0>, C4<0>;
L_0xaf2bbb2c0 .delay 1 (1,1,1) L_0xaf2bbb2c0/d;
L_0xaf2bbb330/d .functor XOR 1, L_0xaf2bbb2c0, L_0xaf2bc01e0, C4<0>, C4<0>;
L_0xaf2bbb330 .delay 1 (1,1,1) L_0xaf2bbb330/d;
L_0xaf2bbb3a0/d .functor NAND 1, L_0xaf2bc00a0, L_0xaf2bc0140, C4<1>, C4<1>;
L_0xaf2bbb3a0 .delay 1 (1,1,1) L_0xaf2bbb3a0/d;
L_0xaf2bbb410/d .functor NAND 1, L_0xaf2bc00a0, L_0xaf2bc01e0, C4<1>, C4<1>;
L_0xaf2bbb410 .delay 1 (1,1,1) L_0xaf2bbb410/d;
L_0xaf2bbb480/d .functor NAND 1, L_0xaf2bc0140, L_0xaf2bc01e0, C4<1>, C4<1>;
L_0xaf2bbb480 .delay 1 (1,1,1) L_0xaf2bbb480/d;
L_0xaf2bbb4f0/d .functor NAND 1, L_0xaf2bbb3a0, L_0xaf2bbb410, L_0xaf2bbb480, C4<1>;
L_0xaf2bbb4f0 .delay 1 (1,1,1) L_0xaf2bbb4f0/d;
v0xaf2a6c140_0 .net "Cin", 0 0, L_0xaf2bc01e0;  1 drivers
v0xaf2a6c1e0_0 .net "Cout", 0 0, L_0xaf2bbb4f0;  1 drivers
v0xaf2a6c280_0 .net "P", 0 0, L_0xaf2bbb2c0;  1 drivers
v0xaf2a6c320_0 .net "S", 0 0, L_0xaf2bbb330;  1 drivers
v0xaf2a6c3c0_0 .net "a", 0 0, L_0xaf2bc00a0;  1 drivers
v0xaf2a6c460_0 .net "b", 0 0, L_0xaf2bc0140;  1 drivers
v0xaf2a6c500_0 .net "naCin", 0 0, L_0xaf2bbb410;  1 drivers
v0xaf2a6c5a0_0 .net "nab", 0 0, L_0xaf2bbb3a0;  1 drivers
v0xaf2a6c640_0 .net "nbCin", 0 0, L_0xaf2bbb480;  1 drivers
S_0xaf2a68a80 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12740 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a68c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a68a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d7c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbb560/d .functor XOR 1, L_0xaf2bc0280, L_0xaf2bc0320, C4<0>, C4<0>;
L_0xaf2bbb560 .delay 1 (1,1,1) L_0xaf2bbb560/d;
L_0xaf2bbb5d0/d .functor XOR 1, L_0xaf2bbb560, L_0xaf2bc03c0, C4<0>, C4<0>;
L_0xaf2bbb5d0 .delay 1 (1,1,1) L_0xaf2bbb5d0/d;
L_0xaf2bbb640/d .functor NAND 1, L_0xaf2bc0280, L_0xaf2bc0320, C4<1>, C4<1>;
L_0xaf2bbb640 .delay 1 (1,1,1) L_0xaf2bbb640/d;
L_0xaf2bbb6b0/d .functor NAND 1, L_0xaf2bc0280, L_0xaf2bc03c0, C4<1>, C4<1>;
L_0xaf2bbb6b0 .delay 1 (1,1,1) L_0xaf2bbb6b0/d;
L_0xaf2bbb720/d .functor NAND 1, L_0xaf2bc0320, L_0xaf2bc03c0, C4<1>, C4<1>;
L_0xaf2bbb720 .delay 1 (1,1,1) L_0xaf2bbb720/d;
L_0xaf2bbb790/d .functor NAND 1, L_0xaf2bbb640, L_0xaf2bbb6b0, L_0xaf2bbb720, C4<1>;
L_0xaf2bbb790 .delay 1 (1,1,1) L_0xaf2bbb790/d;
v0xaf2a6c6e0_0 .net "Cin", 0 0, L_0xaf2bc03c0;  1 drivers
v0xaf2a6c780_0 .net "Cout", 0 0, L_0xaf2bbb790;  1 drivers
v0xaf2a6c820_0 .net "P", 0 0, L_0xaf2bbb560;  1 drivers
v0xaf2a6c8c0_0 .net "S", 0 0, L_0xaf2bbb5d0;  1 drivers
v0xaf2a6c960_0 .net "a", 0 0, L_0xaf2bc0280;  1 drivers
v0xaf2a6ca00_0 .net "b", 0 0, L_0xaf2bc0320;  1 drivers
v0xaf2a6caa0_0 .net "naCin", 0 0, L_0xaf2bbb6b0;  1 drivers
v0xaf2a6cb40_0 .net "nab", 0 0, L_0xaf2bbb640;  1 drivers
v0xaf2a6cbe0_0 .net "nbCin", 0 0, L_0xaf2bbb720;  1 drivers
S_0xaf2a68d80 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12780 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a68f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a68d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbb800/d .functor XOR 1, L_0xaf2bc0460, L_0xaf2bc0500, C4<0>, C4<0>;
L_0xaf2bbb800 .delay 1 (1,1,1) L_0xaf2bbb800/d;
L_0xaf2bbb870/d .functor XOR 1, L_0xaf2bbb800, L_0xaf2bc05a0, C4<0>, C4<0>;
L_0xaf2bbb870 .delay 1 (1,1,1) L_0xaf2bbb870/d;
L_0xaf2bbb8e0/d .functor NAND 1, L_0xaf2bc0460, L_0xaf2bc0500, C4<1>, C4<1>;
L_0xaf2bbb8e0 .delay 1 (1,1,1) L_0xaf2bbb8e0/d;
L_0xaf2bbb950/d .functor NAND 1, L_0xaf2bc0460, L_0xaf2bc05a0, C4<1>, C4<1>;
L_0xaf2bbb950 .delay 1 (1,1,1) L_0xaf2bbb950/d;
L_0xaf2bbb9c0/d .functor NAND 1, L_0xaf2bc0500, L_0xaf2bc05a0, C4<1>, C4<1>;
L_0xaf2bbb9c0 .delay 1 (1,1,1) L_0xaf2bbb9c0/d;
L_0xaf2bbba30/d .functor NAND 1, L_0xaf2bbb8e0, L_0xaf2bbb950, L_0xaf2bbb9c0, C4<1>;
L_0xaf2bbba30 .delay 1 (1,1,1) L_0xaf2bbba30/d;
v0xaf2a6cc80_0 .net "Cin", 0 0, L_0xaf2bc05a0;  1 drivers
v0xaf2a6cd20_0 .net "Cout", 0 0, L_0xaf2bbba30;  1 drivers
v0xaf2a6cdc0_0 .net "P", 0 0, L_0xaf2bbb800;  1 drivers
v0xaf2a6ce60_0 .net "S", 0 0, L_0xaf2bbb870;  1 drivers
v0xaf2a6cf00_0 .net "a", 0 0, L_0xaf2bc0460;  1 drivers
v0xaf2a6cfa0_0 .net "b", 0 0, L_0xaf2bc0500;  1 drivers
v0xaf2a6d040_0 .net "naCin", 0 0, L_0xaf2bbb950;  1 drivers
v0xaf2a6d0e0_0 .net "nab", 0 0, L_0xaf2bbb8e0;  1 drivers
v0xaf2a6d180_0 .net "nbCin", 0 0, L_0xaf2bbb9c0;  1 drivers
S_0xaf2a69080 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a127c0 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a69200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a69080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d8c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbbaa0/d .functor XOR 1, L_0xaf2bc0640, L_0xaf2bc06e0, C4<0>, C4<0>;
L_0xaf2bbbaa0 .delay 1 (1,1,1) L_0xaf2bbbaa0/d;
L_0xaf2bbbb10/d .functor XOR 1, L_0xaf2bbbaa0, L_0xaf2bc0780, C4<0>, C4<0>;
L_0xaf2bbbb10 .delay 1 (1,1,1) L_0xaf2bbbb10/d;
L_0xaf2bbbb80/d .functor NAND 1, L_0xaf2bc0640, L_0xaf2bc06e0, C4<1>, C4<1>;
L_0xaf2bbbb80 .delay 1 (1,1,1) L_0xaf2bbbb80/d;
L_0xaf2bbbbf0/d .functor NAND 1, L_0xaf2bc0640, L_0xaf2bc0780, C4<1>, C4<1>;
L_0xaf2bbbbf0 .delay 1 (1,1,1) L_0xaf2bbbbf0/d;
L_0xaf2bbbc60/d .functor NAND 1, L_0xaf2bc06e0, L_0xaf2bc0780, C4<1>, C4<1>;
L_0xaf2bbbc60 .delay 1 (1,1,1) L_0xaf2bbbc60/d;
L_0xaf2bbbcd0/d .functor NAND 1, L_0xaf2bbbb80, L_0xaf2bbbbf0, L_0xaf2bbbc60, C4<1>;
L_0xaf2bbbcd0 .delay 1 (1,1,1) L_0xaf2bbbcd0/d;
v0xaf2a6d220_0 .net "Cin", 0 0, L_0xaf2bc0780;  1 drivers
v0xaf2a6d2c0_0 .net "Cout", 0 0, L_0xaf2bbbcd0;  1 drivers
v0xaf2a6d360_0 .net "P", 0 0, L_0xaf2bbbaa0;  1 drivers
v0xaf2a6d400_0 .net "S", 0 0, L_0xaf2bbbb10;  1 drivers
v0xaf2a6d4a0_0 .net "a", 0 0, L_0xaf2bc0640;  1 drivers
v0xaf2a6d540_0 .net "b", 0 0, L_0xaf2bc06e0;  1 drivers
v0xaf2a6d5e0_0 .net "naCin", 0 0, L_0xaf2bbbbf0;  1 drivers
v0xaf2a6d680_0 .net "nab", 0 0, L_0xaf2bbbb80;  1 drivers
v0xaf2a6d720_0 .net "nbCin", 0 0, L_0xaf2bbbc60;  1 drivers
S_0xaf2a69380 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a5e100;
 .timescale -9 -9;
P_0xaf2a12800 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2a69500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a69380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d4c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bbbd40/d .functor XOR 1, L_0xaf2bc0820, L_0xaf2bc08c0, C4<0>, C4<0>;
L_0xaf2bbbd40 .delay 1 (1,1,1) L_0xaf2bbbd40/d;
L_0xaf2bbbdb0/d .functor XOR 1, L_0xaf2bbbd40, L_0xaf2bc0960, C4<0>, C4<0>;
L_0xaf2bbbdb0 .delay 1 (1,1,1) L_0xaf2bbbdb0/d;
L_0xaf2bbbe20/d .functor NAND 1, L_0xaf2bc0820, L_0xaf2bc08c0, C4<1>, C4<1>;
L_0xaf2bbbe20 .delay 1 (1,1,1) L_0xaf2bbbe20/d;
L_0xaf2bbbe90/d .functor NAND 1, L_0xaf2bc0820, L_0xaf2bc0960, C4<1>, C4<1>;
L_0xaf2bbbe90 .delay 1 (1,1,1) L_0xaf2bbbe90/d;
L_0xaf2bbbf00/d .functor NAND 1, L_0xaf2bc08c0, L_0xaf2bc0960, C4<1>, C4<1>;
L_0xaf2bbbf00 .delay 1 (1,1,1) L_0xaf2bbbf00/d;
L_0xaf2bbbf70/d .functor NAND 1, L_0xaf2bbbe20, L_0xaf2bbbe90, L_0xaf2bbbf00, C4<1>;
L_0xaf2bbbf70 .delay 1 (1,1,1) L_0xaf2bbbf70/d;
v0xaf2a6d7c0_0 .net "Cin", 0 0, L_0xaf2bc0960;  1 drivers
v0xaf2a6d860_0 .net "Cout", 0 0, L_0xaf2bbbf70;  1 drivers
v0xaf2a6d900_0 .net "P", 0 0, L_0xaf2bbbd40;  1 drivers
v0xaf2a6d9a0_0 .net "S", 0 0, L_0xaf2bbbdb0;  1 drivers
v0xaf2a6da40_0 .net "a", 0 0, L_0xaf2bc0820;  1 drivers
v0xaf2a6dae0_0 .net "b", 0 0, L_0xaf2bc08c0;  1 drivers
v0xaf2a6db80_0 .net "naCin", 0 0, L_0xaf2bbbe90;  1 drivers
v0xaf2a6dc20_0 .net "nab", 0 0, L_0xaf2bbbe20;  1 drivers
v0xaf2a6dcc0_0 .net "nbCin", 0 0, L_0xaf2bbbf00;  1 drivers
S_0xaf2a69680 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a5e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc8000/d .functor XOR 1, L_0xaf2bc0a00, L_0xaf2bc0aa0, C4<0>, C4<0>;
L_0xaf2bc8000 .delay 1 (1,1,1) L_0xaf2bc8000/d;
L_0xaf2bc8070/d .functor XOR 1, L_0xaf2bc8000, v0xaf2a6e8a0_0, C4<0>, C4<0>;
L_0xaf2bc8070 .delay 1 (1,1,1) L_0xaf2bc8070/d;
L_0xaf2bc80e0/d .functor NAND 1, L_0xaf2bc0a00, L_0xaf2bc0aa0, C4<1>, C4<1>;
L_0xaf2bc80e0 .delay 1 (1,1,1) L_0xaf2bc80e0/d;
L_0xaf2bc8150/d .functor NAND 1, L_0xaf2bc0a00, v0xaf2a6e8a0_0, C4<1>, C4<1>;
L_0xaf2bc8150 .delay 1 (1,1,1) L_0xaf2bc8150/d;
L_0xaf2bc81c0/d .functor NAND 1, L_0xaf2bc0aa0, v0xaf2a6e8a0_0, C4<1>, C4<1>;
L_0xaf2bc81c0 .delay 1 (1,1,1) L_0xaf2bc81c0/d;
L_0xaf2bc8230/d .functor NAND 1, L_0xaf2bc80e0, L_0xaf2bc8150, L_0xaf2bc81c0, C4<1>;
L_0xaf2bc8230 .delay 1 (1,1,1) L_0xaf2bc8230/d;
v0xaf2a6dd60_0 .net "Cin", 0 0, v0xaf2a6e8a0_0;  alias, 1 drivers
v0xaf2a6de00_0 .net "Cout", 0 0, L_0xaf2bc8230;  1 drivers
v0xaf2a6dea0_0 .net "P", 0 0, L_0xaf2bc8000;  1 drivers
v0xaf2a6df40_0 .net "S", 0 0, L_0xaf2bc8070;  1 drivers
v0xaf2a6dfe0_0 .net "a", 0 0, L_0xaf2bc0a00;  1 drivers
v0xaf2a6e080_0 .net "b", 0 0, L_0xaf2bc0aa0;  1 drivers
v0xaf2a6e120_0 .net "naCin", 0 0, L_0xaf2bc8150;  1 drivers
v0xaf2a6e1c0_0 .net "nab", 0 0, L_0xaf2bc80e0;  1 drivers
v0xaf2a6e260_0 .net "nbCin", 0 0, L_0xaf2bc81c0;  1 drivers
S_0xaf2a69800 .scope generate, "WIDTH_TEST[19]" "WIDTH_TEST[19]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a12880 .param/l "w" 1 3 21, +C4<010011>;
v0xaf2a79b80_0 .var "A", 18 0;
v0xaf2a79c20_0 .var "B", 18 0;
v0xaf2a79cc0_0 .var "Cin", 0 0;
v0xaf2a79d60_0 .net "Cout", 0 0, L_0xaf2bc2ee0;  1 drivers
v0xaf2a79e00_0 .net "P", 18 0, L_0xaf3162080;  1 drivers
v0xaf2a79ea0_0 .net "S", 18 0, L_0xaf3162120;  1 drivers
v0xaf2a79f40_0 .var "expected_sum", 19 0;
S_0xaf2a69980 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a69800;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "A";
    .port_info 1 /INPUT 19 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 19 "P";
    .port_info 5 /OUTPUT 19 "S";
P_0xaf2a128c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000010011>;
v0xaf2a79720_0 .net "A", 18 0, v0xaf2a79b80_0;  1 drivers
v0xaf2a797c0_0 .net "B", 18 0, v0xaf2a79c20_0;  1 drivers
v0xaf2a79860_0 .net "C", 18 0, L_0xaf3161fe0;  1 drivers
v0xaf2a79900_0 .net "Cin", 0 0, v0xaf2a79cc0_0;  1 drivers
v0xaf2a799a0_0 .net "Cout", 0 0, L_0xaf2bc2ee0;  alias, 1 drivers
v0xaf2a79a40_0 .net "P", 18 0, L_0xaf3162080;  alias, 1 drivers
v0xaf2a79ae0_0 .net "S", 18 0, L_0xaf3162120;  alias, 1 drivers
L_0xaf2bc0be0 .part v0xaf2a79b80_0, 1, 1;
L_0xaf2bc0c80 .part v0xaf2a79c20_0, 1, 1;
L_0xaf2bc0d20 .part L_0xaf3161fe0, 0, 1;
L_0xaf2bc0dc0 .part v0xaf2a79b80_0, 2, 1;
L_0xaf2bc0e60 .part v0xaf2a79c20_0, 2, 1;
L_0xaf2bc0f00 .part L_0xaf3161fe0, 1, 1;
L_0xaf2bc0fa0 .part v0xaf2a79b80_0, 3, 1;
L_0xaf2bc1040 .part v0xaf2a79c20_0, 3, 1;
L_0xaf2bc10e0 .part L_0xaf3161fe0, 2, 1;
L_0xaf2bc1180 .part v0xaf2a79b80_0, 4, 1;
L_0xaf2bc1220 .part v0xaf2a79c20_0, 4, 1;
L_0xaf2bc12c0 .part L_0xaf3161fe0, 3, 1;
L_0xaf2bc1360 .part v0xaf2a79b80_0, 5, 1;
L_0xaf2bc1400 .part v0xaf2a79c20_0, 5, 1;
L_0xaf2bc14a0 .part L_0xaf3161fe0, 4, 1;
L_0xaf2bc1540 .part v0xaf2a79b80_0, 6, 1;
L_0xaf2bc15e0 .part v0xaf2a79c20_0, 6, 1;
L_0xaf2bc1720 .part L_0xaf3161fe0, 5, 1;
L_0xaf2bc17c0 .part v0xaf2a79b80_0, 7, 1;
L_0xaf2bc1860 .part v0xaf2a79c20_0, 7, 1;
L_0xaf2bc1900 .part L_0xaf3161fe0, 6, 1;
L_0xaf2bc1680 .part v0xaf2a79b80_0, 8, 1;
L_0xaf2bc19a0 .part v0xaf2a79c20_0, 8, 1;
L_0xaf2bc1a40 .part L_0xaf3161fe0, 7, 1;
L_0xaf2bc1ae0 .part v0xaf2a79b80_0, 9, 1;
L_0xaf2bc1b80 .part v0xaf2a79c20_0, 9, 1;
L_0xaf2bc1c20 .part L_0xaf3161fe0, 8, 1;
L_0xaf2bc1cc0 .part v0xaf2a79b80_0, 10, 1;
L_0xaf2bc1d60 .part v0xaf2a79c20_0, 10, 1;
L_0xaf2bc1e00 .part L_0xaf3161fe0, 9, 1;
L_0xaf2bc1ea0 .part v0xaf2a79b80_0, 11, 1;
L_0xaf2bc1f40 .part v0xaf2a79c20_0, 11, 1;
L_0xaf2bc1fe0 .part L_0xaf3161fe0, 10, 1;
L_0xaf2bc2080 .part v0xaf2a79b80_0, 12, 1;
L_0xaf2bc2120 .part v0xaf2a79c20_0, 12, 1;
L_0xaf2bc21c0 .part L_0xaf3161fe0, 11, 1;
L_0xaf2bc2260 .part v0xaf2a79b80_0, 13, 1;
L_0xaf2bc2300 .part v0xaf2a79c20_0, 13, 1;
L_0xaf2bc23a0 .part L_0xaf3161fe0, 12, 1;
L_0xaf2bc2440 .part v0xaf2a79b80_0, 14, 1;
L_0xaf2bc24e0 .part v0xaf2a79c20_0, 14, 1;
L_0xaf2bc2580 .part L_0xaf3161fe0, 13, 1;
L_0xaf2bc2620 .part v0xaf2a79b80_0, 15, 1;
L_0xaf2bc26c0 .part v0xaf2a79c20_0, 15, 1;
L_0xaf2bc2760 .part L_0xaf3161fe0, 14, 1;
L_0xaf2bc2800 .part v0xaf2a79b80_0, 16, 1;
L_0xaf2bc28a0 .part v0xaf2a79c20_0, 16, 1;
L_0xaf2bc2940 .part L_0xaf3161fe0, 15, 1;
L_0xaf2bc29e0 .part v0xaf2a79b80_0, 17, 1;
L_0xaf2bc2a80 .part v0xaf2a79c20_0, 17, 1;
L_0xaf2bc2b20 .part L_0xaf3161fe0, 16, 1;
L_0xaf2bc2bc0 .part v0xaf2a79b80_0, 18, 1;
L_0xaf2bc2c60 .part v0xaf2a79c20_0, 18, 1;
L_0xaf2bc2d00 .part L_0xaf3161fe0, 17, 1;
L_0xaf2bc2da0 .part v0xaf2a79b80_0, 0, 1;
L_0xaf2bc2e40 .part v0xaf2a79c20_0, 0, 1;
LS_0xaf3161fe0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bcb410, L_0xaf2bc84d0, L_0xaf2bc8770, L_0xaf2bc8a10;
LS_0xaf3161fe0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bc8cb0, L_0xaf2bc8f50, L_0xaf2bc91f0, L_0xaf2bc9490;
LS_0xaf3161fe0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bc9730, L_0xaf2bc99d0, L_0xaf2bc9c70, L_0xaf2bc9f10;
LS_0xaf3161fe0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bca1b0, L_0xaf2bca450, L_0xaf2bca6f0, L_0xaf2bca990;
LS_0xaf3161fe0_0_16 .concat8 [ 1 1 1 0], L_0xaf2bcac30, L_0xaf2bcaed0, L_0xaf2bcb170;
LS_0xaf3161fe0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3161fe0_0_0, LS_0xaf3161fe0_0_4, LS_0xaf3161fe0_0_8, LS_0xaf3161fe0_0_12;
LS_0xaf3161fe0_1_4 .concat8 [ 3 0 0 0], LS_0xaf3161fe0_0_16;
L_0xaf3161fe0 .concat8 [ 16 3 0 0], LS_0xaf3161fe0_1_0, LS_0xaf3161fe0_1_4;
LS_0xaf3162080_0_0 .concat8 [ 1 1 1 1], L_0xaf2bcb1e0, L_0xaf2bc82a0, L_0xaf2bc8540, L_0xaf2bc87e0;
LS_0xaf3162080_0_4 .concat8 [ 1 1 1 1], L_0xaf2bc8a80, L_0xaf2bc8d20, L_0xaf2bc8fc0, L_0xaf2bc9260;
LS_0xaf3162080_0_8 .concat8 [ 1 1 1 1], L_0xaf2bc9500, L_0xaf2bc97a0, L_0xaf2bc9a40, L_0xaf2bc9ce0;
LS_0xaf3162080_0_12 .concat8 [ 1 1 1 1], L_0xaf2bc9f80, L_0xaf2bca220, L_0xaf2bca4c0, L_0xaf2bca760;
LS_0xaf3162080_0_16 .concat8 [ 1 1 1 0], L_0xaf2bcaa00, L_0xaf2bcaca0, L_0xaf2bcaf40;
LS_0xaf3162080_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162080_0_0, LS_0xaf3162080_0_4, LS_0xaf3162080_0_8, LS_0xaf3162080_0_12;
LS_0xaf3162080_1_4 .concat8 [ 3 0 0 0], LS_0xaf3162080_0_16;
L_0xaf3162080 .concat8 [ 16 3 0 0], LS_0xaf3162080_1_0, LS_0xaf3162080_1_4;
LS_0xaf3162120_0_0 .concat8 [ 1 1 1 1], L_0xaf2bcb250, L_0xaf2bc8310, L_0xaf2bc85b0, L_0xaf2bc8850;
LS_0xaf3162120_0_4 .concat8 [ 1 1 1 1], L_0xaf2bc8af0, L_0xaf2bc8d90, L_0xaf2bc9030, L_0xaf2bc92d0;
LS_0xaf3162120_0_8 .concat8 [ 1 1 1 1], L_0xaf2bc9570, L_0xaf2bc9810, L_0xaf2bc9ab0, L_0xaf2bc9d50;
LS_0xaf3162120_0_12 .concat8 [ 1 1 1 1], L_0xaf2bc9ff0, L_0xaf2bca290, L_0xaf2bca530, L_0xaf2bca7d0;
LS_0xaf3162120_0_16 .concat8 [ 1 1 1 0], L_0xaf2bcaa70, L_0xaf2bcad10, L_0xaf2bcafb0;
LS_0xaf3162120_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162120_0_0, LS_0xaf3162120_0_4, LS_0xaf3162120_0_8, LS_0xaf3162120_0_12;
LS_0xaf3162120_1_4 .concat8 [ 3 0 0 0], LS_0xaf3162120_0_16;
L_0xaf3162120 .concat8 [ 16 3 0 0], LS_0xaf3162120_1_0, LS_0xaf3162120_1_4;
L_0xaf2bc2ee0 .part L_0xaf3161fe0, 18, 1;
S_0xaf2a69b00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12900 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a69c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a69b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4d980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4d9c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc82a0/d .functor XOR 1, L_0xaf2bc0be0, L_0xaf2bc0c80, C4<0>, C4<0>;
L_0xaf2bc82a0 .delay 1 (1,1,1) L_0xaf2bc82a0/d;
L_0xaf2bc8310/d .functor XOR 1, L_0xaf2bc82a0, L_0xaf2bc0d20, C4<0>, C4<0>;
L_0xaf2bc8310 .delay 1 (1,1,1) L_0xaf2bc8310/d;
L_0xaf2bc8380/d .functor NAND 1, L_0xaf2bc0be0, L_0xaf2bc0c80, C4<1>, C4<1>;
L_0xaf2bc8380 .delay 1 (1,1,1) L_0xaf2bc8380/d;
L_0xaf2bc83f0/d .functor NAND 1, L_0xaf2bc0be0, L_0xaf2bc0d20, C4<1>, C4<1>;
L_0xaf2bc83f0 .delay 1 (1,1,1) L_0xaf2bc83f0/d;
L_0xaf2bc8460/d .functor NAND 1, L_0xaf2bc0c80, L_0xaf2bc0d20, C4<1>, C4<1>;
L_0xaf2bc8460 .delay 1 (1,1,1) L_0xaf2bc8460/d;
L_0xaf2bc84d0/d .functor NAND 1, L_0xaf2bc8380, L_0xaf2bc83f0, L_0xaf2bc8460, C4<1>;
L_0xaf2bc84d0 .delay 1 (1,1,1) L_0xaf2bc84d0/d;
v0xaf2a6ebc0_0 .net "Cin", 0 0, L_0xaf2bc0d20;  1 drivers
v0xaf2a6ec60_0 .net "Cout", 0 0, L_0xaf2bc84d0;  1 drivers
v0xaf2a6ed00_0 .net "P", 0 0, L_0xaf2bc82a0;  1 drivers
v0xaf2a6eda0_0 .net "S", 0 0, L_0xaf2bc8310;  1 drivers
v0xaf2a6ee40_0 .net "a", 0 0, L_0xaf2bc0be0;  1 drivers
v0xaf2a6eee0_0 .net "b", 0 0, L_0xaf2bc0c80;  1 drivers
v0xaf2a6ef80_0 .net "naCin", 0 0, L_0xaf2bc83f0;  1 drivers
v0xaf2a6f020_0 .net "nab", 0 0, L_0xaf2bc8380;  1 drivers
v0xaf2a6f0c0_0 .net "nbCin", 0 0, L_0xaf2bc8460;  1 drivers
S_0xaf2a69e00 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12940 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a69f80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a69e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4da00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4da40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc8540/d .functor XOR 1, L_0xaf2bc0dc0, L_0xaf2bc0e60, C4<0>, C4<0>;
L_0xaf2bc8540 .delay 1 (1,1,1) L_0xaf2bc8540/d;
L_0xaf2bc85b0/d .functor XOR 1, L_0xaf2bc8540, L_0xaf2bc0f00, C4<0>, C4<0>;
L_0xaf2bc85b0 .delay 1 (1,1,1) L_0xaf2bc85b0/d;
L_0xaf2bc8620/d .functor NAND 1, L_0xaf2bc0dc0, L_0xaf2bc0e60, C4<1>, C4<1>;
L_0xaf2bc8620 .delay 1 (1,1,1) L_0xaf2bc8620/d;
L_0xaf2bc8690/d .functor NAND 1, L_0xaf2bc0dc0, L_0xaf2bc0f00, C4<1>, C4<1>;
L_0xaf2bc8690 .delay 1 (1,1,1) L_0xaf2bc8690/d;
L_0xaf2bc8700/d .functor NAND 1, L_0xaf2bc0e60, L_0xaf2bc0f00, C4<1>, C4<1>;
L_0xaf2bc8700 .delay 1 (1,1,1) L_0xaf2bc8700/d;
L_0xaf2bc8770/d .functor NAND 1, L_0xaf2bc8620, L_0xaf2bc8690, L_0xaf2bc8700, C4<1>;
L_0xaf2bc8770 .delay 1 (1,1,1) L_0xaf2bc8770/d;
v0xaf2a6f160_0 .net "Cin", 0 0, L_0xaf2bc0f00;  1 drivers
v0xaf2a6f200_0 .net "Cout", 0 0, L_0xaf2bc8770;  1 drivers
v0xaf2a6f2a0_0 .net "P", 0 0, L_0xaf2bc8540;  1 drivers
v0xaf2a6f340_0 .net "S", 0 0, L_0xaf2bc85b0;  1 drivers
v0xaf2a6f3e0_0 .net "a", 0 0, L_0xaf2bc0dc0;  1 drivers
v0xaf2a6f480_0 .net "b", 0 0, L_0xaf2bc0e60;  1 drivers
v0xaf2a6f520_0 .net "naCin", 0 0, L_0xaf2bc8690;  1 drivers
v0xaf2a6f5c0_0 .net "nab", 0 0, L_0xaf2bc8620;  1 drivers
v0xaf2a6f660_0 .net "nbCin", 0 0, L_0xaf2bc8700;  1 drivers
S_0xaf2a6a100 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12980 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a6a280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4da80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc87e0/d .functor XOR 1, L_0xaf2bc0fa0, L_0xaf2bc1040, C4<0>, C4<0>;
L_0xaf2bc87e0 .delay 1 (1,1,1) L_0xaf2bc87e0/d;
L_0xaf2bc8850/d .functor XOR 1, L_0xaf2bc87e0, L_0xaf2bc10e0, C4<0>, C4<0>;
L_0xaf2bc8850 .delay 1 (1,1,1) L_0xaf2bc8850/d;
L_0xaf2bc88c0/d .functor NAND 1, L_0xaf2bc0fa0, L_0xaf2bc1040, C4<1>, C4<1>;
L_0xaf2bc88c0 .delay 1 (1,1,1) L_0xaf2bc88c0/d;
L_0xaf2bc8930/d .functor NAND 1, L_0xaf2bc0fa0, L_0xaf2bc10e0, C4<1>, C4<1>;
L_0xaf2bc8930 .delay 1 (1,1,1) L_0xaf2bc8930/d;
L_0xaf2bc89a0/d .functor NAND 1, L_0xaf2bc1040, L_0xaf2bc10e0, C4<1>, C4<1>;
L_0xaf2bc89a0 .delay 1 (1,1,1) L_0xaf2bc89a0/d;
L_0xaf2bc8a10/d .functor NAND 1, L_0xaf2bc88c0, L_0xaf2bc8930, L_0xaf2bc89a0, C4<1>;
L_0xaf2bc8a10 .delay 1 (1,1,1) L_0xaf2bc8a10/d;
v0xaf2a6f700_0 .net "Cin", 0 0, L_0xaf2bc10e0;  1 drivers
v0xaf2a6f7a0_0 .net "Cout", 0 0, L_0xaf2bc8a10;  1 drivers
v0xaf2a6f840_0 .net "P", 0 0, L_0xaf2bc87e0;  1 drivers
v0xaf2a6f8e0_0 .net "S", 0 0, L_0xaf2bc8850;  1 drivers
v0xaf2a6f980_0 .net "a", 0 0, L_0xaf2bc0fa0;  1 drivers
v0xaf2a6fa20_0 .net "b", 0 0, L_0xaf2bc1040;  1 drivers
v0xaf2a6fac0_0 .net "naCin", 0 0, L_0xaf2bc8930;  1 drivers
v0xaf2a6fb60_0 .net "nab", 0 0, L_0xaf2bc88c0;  1 drivers
v0xaf2a6fc00_0 .net "nbCin", 0 0, L_0xaf2bc89a0;  1 drivers
S_0xaf2a6a400 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a129c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a6a580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4db00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4db40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc8a80/d .functor XOR 1, L_0xaf2bc1180, L_0xaf2bc1220, C4<0>, C4<0>;
L_0xaf2bc8a80 .delay 1 (1,1,1) L_0xaf2bc8a80/d;
L_0xaf2bc8af0/d .functor XOR 1, L_0xaf2bc8a80, L_0xaf2bc12c0, C4<0>, C4<0>;
L_0xaf2bc8af0 .delay 1 (1,1,1) L_0xaf2bc8af0/d;
L_0xaf2bc8b60/d .functor NAND 1, L_0xaf2bc1180, L_0xaf2bc1220, C4<1>, C4<1>;
L_0xaf2bc8b60 .delay 1 (1,1,1) L_0xaf2bc8b60/d;
L_0xaf2bc8bd0/d .functor NAND 1, L_0xaf2bc1180, L_0xaf2bc12c0, C4<1>, C4<1>;
L_0xaf2bc8bd0 .delay 1 (1,1,1) L_0xaf2bc8bd0/d;
L_0xaf2bc8c40/d .functor NAND 1, L_0xaf2bc1220, L_0xaf2bc12c0, C4<1>, C4<1>;
L_0xaf2bc8c40 .delay 1 (1,1,1) L_0xaf2bc8c40/d;
L_0xaf2bc8cb0/d .functor NAND 1, L_0xaf2bc8b60, L_0xaf2bc8bd0, L_0xaf2bc8c40, C4<1>;
L_0xaf2bc8cb0 .delay 1 (1,1,1) L_0xaf2bc8cb0/d;
v0xaf2a6fca0_0 .net "Cin", 0 0, L_0xaf2bc12c0;  1 drivers
v0xaf2a6fd40_0 .net "Cout", 0 0, L_0xaf2bc8cb0;  1 drivers
v0xaf2a6fde0_0 .net "P", 0 0, L_0xaf2bc8a80;  1 drivers
v0xaf2a6fe80_0 .net "S", 0 0, L_0xaf2bc8af0;  1 drivers
v0xaf2a6ff20_0 .net "a", 0 0, L_0xaf2bc1180;  1 drivers
v0xaf2a70000_0 .net "b", 0 0, L_0xaf2bc1220;  1 drivers
v0xaf2a700a0_0 .net "naCin", 0 0, L_0xaf2bc8bd0;  1 drivers
v0xaf2a70140_0 .net "nab", 0 0, L_0xaf2bc8b60;  1 drivers
v0xaf2a701e0_0 .net "nbCin", 0 0, L_0xaf2bc8c40;  1 drivers
S_0xaf2a6a700 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12a40 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a6a880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6a700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4db80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dbc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc8d20/d .functor XOR 1, L_0xaf2bc1360, L_0xaf2bc1400, C4<0>, C4<0>;
L_0xaf2bc8d20 .delay 1 (1,1,1) L_0xaf2bc8d20/d;
L_0xaf2bc8d90/d .functor XOR 1, L_0xaf2bc8d20, L_0xaf2bc14a0, C4<0>, C4<0>;
L_0xaf2bc8d90 .delay 1 (1,1,1) L_0xaf2bc8d90/d;
L_0xaf2bc8e00/d .functor NAND 1, L_0xaf2bc1360, L_0xaf2bc1400, C4<1>, C4<1>;
L_0xaf2bc8e00 .delay 1 (1,1,1) L_0xaf2bc8e00/d;
L_0xaf2bc8e70/d .functor NAND 1, L_0xaf2bc1360, L_0xaf2bc14a0, C4<1>, C4<1>;
L_0xaf2bc8e70 .delay 1 (1,1,1) L_0xaf2bc8e70/d;
L_0xaf2bc8ee0/d .functor NAND 1, L_0xaf2bc1400, L_0xaf2bc14a0, C4<1>, C4<1>;
L_0xaf2bc8ee0 .delay 1 (1,1,1) L_0xaf2bc8ee0/d;
L_0xaf2bc8f50/d .functor NAND 1, L_0xaf2bc8e00, L_0xaf2bc8e70, L_0xaf2bc8ee0, C4<1>;
L_0xaf2bc8f50 .delay 1 (1,1,1) L_0xaf2bc8f50/d;
v0xaf2a70280_0 .net "Cin", 0 0, L_0xaf2bc14a0;  1 drivers
v0xaf2a70320_0 .net "Cout", 0 0, L_0xaf2bc8f50;  1 drivers
v0xaf2a703c0_0 .net "P", 0 0, L_0xaf2bc8d20;  1 drivers
v0xaf2a70460_0 .net "S", 0 0, L_0xaf2bc8d90;  1 drivers
v0xaf2a70500_0 .net "a", 0 0, L_0xaf2bc1360;  1 drivers
v0xaf2a705a0_0 .net "b", 0 0, L_0xaf2bc1400;  1 drivers
v0xaf2a70640_0 .net "naCin", 0 0, L_0xaf2bc8e70;  1 drivers
v0xaf2a706e0_0 .net "nab", 0 0, L_0xaf2bc8e00;  1 drivers
v0xaf2a70780_0 .net "nbCin", 0 0, L_0xaf2bc8ee0;  1 drivers
S_0xaf2a6aa00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12a80 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a6ab80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4dc00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dc40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc8fc0/d .functor XOR 1, L_0xaf2bc1540, L_0xaf2bc15e0, C4<0>, C4<0>;
L_0xaf2bc8fc0 .delay 1 (1,1,1) L_0xaf2bc8fc0/d;
L_0xaf2bc9030/d .functor XOR 1, L_0xaf2bc8fc0, L_0xaf2bc1720, C4<0>, C4<0>;
L_0xaf2bc9030 .delay 1 (1,1,1) L_0xaf2bc9030/d;
L_0xaf2bc90a0/d .functor NAND 1, L_0xaf2bc1540, L_0xaf2bc15e0, C4<1>, C4<1>;
L_0xaf2bc90a0 .delay 1 (1,1,1) L_0xaf2bc90a0/d;
L_0xaf2bc9110/d .functor NAND 1, L_0xaf2bc1540, L_0xaf2bc1720, C4<1>, C4<1>;
L_0xaf2bc9110 .delay 1 (1,1,1) L_0xaf2bc9110/d;
L_0xaf2bc9180/d .functor NAND 1, L_0xaf2bc15e0, L_0xaf2bc1720, C4<1>, C4<1>;
L_0xaf2bc9180 .delay 1 (1,1,1) L_0xaf2bc9180/d;
L_0xaf2bc91f0/d .functor NAND 1, L_0xaf2bc90a0, L_0xaf2bc9110, L_0xaf2bc9180, C4<1>;
L_0xaf2bc91f0 .delay 1 (1,1,1) L_0xaf2bc91f0/d;
v0xaf2a70820_0 .net "Cin", 0 0, L_0xaf2bc1720;  1 drivers
v0xaf2a708c0_0 .net "Cout", 0 0, L_0xaf2bc91f0;  1 drivers
v0xaf2a70960_0 .net "P", 0 0, L_0xaf2bc8fc0;  1 drivers
v0xaf2a70a00_0 .net "S", 0 0, L_0xaf2bc9030;  1 drivers
v0xaf2a70aa0_0 .net "a", 0 0, L_0xaf2bc1540;  1 drivers
v0xaf2a70b40_0 .net "b", 0 0, L_0xaf2bc15e0;  1 drivers
v0xaf2a70be0_0 .net "naCin", 0 0, L_0xaf2bc9110;  1 drivers
v0xaf2a70c80_0 .net "nab", 0 0, L_0xaf2bc90a0;  1 drivers
v0xaf2a70d20_0 .net "nbCin", 0 0, L_0xaf2bc9180;  1 drivers
S_0xaf2a6ad00 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12ac0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a6ae80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4dc80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dcc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc9260/d .functor XOR 1, L_0xaf2bc17c0, L_0xaf2bc1860, C4<0>, C4<0>;
L_0xaf2bc9260 .delay 1 (1,1,1) L_0xaf2bc9260/d;
L_0xaf2bc92d0/d .functor XOR 1, L_0xaf2bc9260, L_0xaf2bc1900, C4<0>, C4<0>;
L_0xaf2bc92d0 .delay 1 (1,1,1) L_0xaf2bc92d0/d;
L_0xaf2bc9340/d .functor NAND 1, L_0xaf2bc17c0, L_0xaf2bc1860, C4<1>, C4<1>;
L_0xaf2bc9340 .delay 1 (1,1,1) L_0xaf2bc9340/d;
L_0xaf2bc93b0/d .functor NAND 1, L_0xaf2bc17c0, L_0xaf2bc1900, C4<1>, C4<1>;
L_0xaf2bc93b0 .delay 1 (1,1,1) L_0xaf2bc93b0/d;
L_0xaf2bc9420/d .functor NAND 1, L_0xaf2bc1860, L_0xaf2bc1900, C4<1>, C4<1>;
L_0xaf2bc9420 .delay 1 (1,1,1) L_0xaf2bc9420/d;
L_0xaf2bc9490/d .functor NAND 1, L_0xaf2bc9340, L_0xaf2bc93b0, L_0xaf2bc9420, C4<1>;
L_0xaf2bc9490 .delay 1 (1,1,1) L_0xaf2bc9490/d;
v0xaf2a70dc0_0 .net "Cin", 0 0, L_0xaf2bc1900;  1 drivers
v0xaf2a70e60_0 .net "Cout", 0 0, L_0xaf2bc9490;  1 drivers
v0xaf2a70f00_0 .net "P", 0 0, L_0xaf2bc9260;  1 drivers
v0xaf2a70fa0_0 .net "S", 0 0, L_0xaf2bc92d0;  1 drivers
v0xaf2a71040_0 .net "a", 0 0, L_0xaf2bc17c0;  1 drivers
v0xaf2a710e0_0 .net "b", 0 0, L_0xaf2bc1860;  1 drivers
v0xaf2a71180_0 .net "naCin", 0 0, L_0xaf2bc93b0;  1 drivers
v0xaf2a71220_0 .net "nab", 0 0, L_0xaf2bc9340;  1 drivers
v0xaf2a712c0_0 .net "nbCin", 0 0, L_0xaf2bc9420;  1 drivers
S_0xaf2a6b000 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12b00 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a6b180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4dd00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dd40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc9500/d .functor XOR 1, L_0xaf2bc1680, L_0xaf2bc19a0, C4<0>, C4<0>;
L_0xaf2bc9500 .delay 1 (1,1,1) L_0xaf2bc9500/d;
L_0xaf2bc9570/d .functor XOR 1, L_0xaf2bc9500, L_0xaf2bc1a40, C4<0>, C4<0>;
L_0xaf2bc9570 .delay 1 (1,1,1) L_0xaf2bc9570/d;
L_0xaf2bc95e0/d .functor NAND 1, L_0xaf2bc1680, L_0xaf2bc19a0, C4<1>, C4<1>;
L_0xaf2bc95e0 .delay 1 (1,1,1) L_0xaf2bc95e0/d;
L_0xaf2bc9650/d .functor NAND 1, L_0xaf2bc1680, L_0xaf2bc1a40, C4<1>, C4<1>;
L_0xaf2bc9650 .delay 1 (1,1,1) L_0xaf2bc9650/d;
L_0xaf2bc96c0/d .functor NAND 1, L_0xaf2bc19a0, L_0xaf2bc1a40, C4<1>, C4<1>;
L_0xaf2bc96c0 .delay 1 (1,1,1) L_0xaf2bc96c0/d;
L_0xaf2bc9730/d .functor NAND 1, L_0xaf2bc95e0, L_0xaf2bc9650, L_0xaf2bc96c0, C4<1>;
L_0xaf2bc9730 .delay 1 (1,1,1) L_0xaf2bc9730/d;
v0xaf2a71360_0 .net "Cin", 0 0, L_0xaf2bc1a40;  1 drivers
v0xaf2a71400_0 .net "Cout", 0 0, L_0xaf2bc9730;  1 drivers
v0xaf2a714a0_0 .net "P", 0 0, L_0xaf2bc9500;  1 drivers
v0xaf2a71540_0 .net "S", 0 0, L_0xaf2bc9570;  1 drivers
v0xaf2a715e0_0 .net "a", 0 0, L_0xaf2bc1680;  1 drivers
v0xaf2a71680_0 .net "b", 0 0, L_0xaf2bc19a0;  1 drivers
v0xaf2a71720_0 .net "naCin", 0 0, L_0xaf2bc9650;  1 drivers
v0xaf2a717c0_0 .net "nab", 0 0, L_0xaf2bc95e0;  1 drivers
v0xaf2a71860_0 .net "nbCin", 0 0, L_0xaf2bc96c0;  1 drivers
S_0xaf2a6b300 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12a00 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a6b480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4de00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4de40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc97a0/d .functor XOR 1, L_0xaf2bc1ae0, L_0xaf2bc1b80, C4<0>, C4<0>;
L_0xaf2bc97a0 .delay 1 (1,1,1) L_0xaf2bc97a0/d;
L_0xaf2bc9810/d .functor XOR 1, L_0xaf2bc97a0, L_0xaf2bc1c20, C4<0>, C4<0>;
L_0xaf2bc9810 .delay 1 (1,1,1) L_0xaf2bc9810/d;
L_0xaf2bc9880/d .functor NAND 1, L_0xaf2bc1ae0, L_0xaf2bc1b80, C4<1>, C4<1>;
L_0xaf2bc9880 .delay 1 (1,1,1) L_0xaf2bc9880/d;
L_0xaf2bc98f0/d .functor NAND 1, L_0xaf2bc1ae0, L_0xaf2bc1c20, C4<1>, C4<1>;
L_0xaf2bc98f0 .delay 1 (1,1,1) L_0xaf2bc98f0/d;
L_0xaf2bc9960/d .functor NAND 1, L_0xaf2bc1b80, L_0xaf2bc1c20, C4<1>, C4<1>;
L_0xaf2bc9960 .delay 1 (1,1,1) L_0xaf2bc9960/d;
L_0xaf2bc99d0/d .functor NAND 1, L_0xaf2bc9880, L_0xaf2bc98f0, L_0xaf2bc9960, C4<1>;
L_0xaf2bc99d0 .delay 1 (1,1,1) L_0xaf2bc99d0/d;
v0xaf2a71900_0 .net "Cin", 0 0, L_0xaf2bc1c20;  1 drivers
v0xaf2a719a0_0 .net "Cout", 0 0, L_0xaf2bc99d0;  1 drivers
v0xaf2a71a40_0 .net "P", 0 0, L_0xaf2bc97a0;  1 drivers
v0xaf2a71ae0_0 .net "S", 0 0, L_0xaf2bc9810;  1 drivers
v0xaf2a71b80_0 .net "a", 0 0, L_0xaf2bc1ae0;  1 drivers
v0xaf2a71c20_0 .net "b", 0 0, L_0xaf2bc1b80;  1 drivers
v0xaf2a71cc0_0 .net "naCin", 0 0, L_0xaf2bc98f0;  1 drivers
v0xaf2a71d60_0 .net "nab", 0 0, L_0xaf2bc9880;  1 drivers
v0xaf2a71e00_0 .net "nbCin", 0 0, L_0xaf2bc9960;  1 drivers
S_0xaf2a6b600 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12b40 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a6b780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4de80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc9a40/d .functor XOR 1, L_0xaf2bc1cc0, L_0xaf2bc1d60, C4<0>, C4<0>;
L_0xaf2bc9a40 .delay 1 (1,1,1) L_0xaf2bc9a40/d;
L_0xaf2bc9ab0/d .functor XOR 1, L_0xaf2bc9a40, L_0xaf2bc1e00, C4<0>, C4<0>;
L_0xaf2bc9ab0 .delay 1 (1,1,1) L_0xaf2bc9ab0/d;
L_0xaf2bc9b20/d .functor NAND 1, L_0xaf2bc1cc0, L_0xaf2bc1d60, C4<1>, C4<1>;
L_0xaf2bc9b20 .delay 1 (1,1,1) L_0xaf2bc9b20/d;
L_0xaf2bc9b90/d .functor NAND 1, L_0xaf2bc1cc0, L_0xaf2bc1e00, C4<1>, C4<1>;
L_0xaf2bc9b90 .delay 1 (1,1,1) L_0xaf2bc9b90/d;
L_0xaf2bc9c00/d .functor NAND 1, L_0xaf2bc1d60, L_0xaf2bc1e00, C4<1>, C4<1>;
L_0xaf2bc9c00 .delay 1 (1,1,1) L_0xaf2bc9c00/d;
L_0xaf2bc9c70/d .functor NAND 1, L_0xaf2bc9b20, L_0xaf2bc9b90, L_0xaf2bc9c00, C4<1>;
L_0xaf2bc9c70 .delay 1 (1,1,1) L_0xaf2bc9c70/d;
v0xaf2a71ea0_0 .net "Cin", 0 0, L_0xaf2bc1e00;  1 drivers
v0xaf2a71f40_0 .net "Cout", 0 0, L_0xaf2bc9c70;  1 drivers
v0xaf2a71fe0_0 .net "P", 0 0, L_0xaf2bc9a40;  1 drivers
v0xaf2a72080_0 .net "S", 0 0, L_0xaf2bc9ab0;  1 drivers
v0xaf2a72120_0 .net "a", 0 0, L_0xaf2bc1cc0;  1 drivers
v0xaf2a721c0_0 .net "b", 0 0, L_0xaf2bc1d60;  1 drivers
v0xaf2a72260_0 .net "naCin", 0 0, L_0xaf2bc9b90;  1 drivers
v0xaf2a72300_0 .net "nab", 0 0, L_0xaf2bc9b20;  1 drivers
v0xaf2a723a0_0 .net "nbCin", 0 0, L_0xaf2bc9c00;  1 drivers
S_0xaf2a6b900 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12b80 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a6ba80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4df00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4df40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc9ce0/d .functor XOR 1, L_0xaf2bc1ea0, L_0xaf2bc1f40, C4<0>, C4<0>;
L_0xaf2bc9ce0 .delay 1 (1,1,1) L_0xaf2bc9ce0/d;
L_0xaf2bc9d50/d .functor XOR 1, L_0xaf2bc9ce0, L_0xaf2bc1fe0, C4<0>, C4<0>;
L_0xaf2bc9d50 .delay 1 (1,1,1) L_0xaf2bc9d50/d;
L_0xaf2bc9dc0/d .functor NAND 1, L_0xaf2bc1ea0, L_0xaf2bc1f40, C4<1>, C4<1>;
L_0xaf2bc9dc0 .delay 1 (1,1,1) L_0xaf2bc9dc0/d;
L_0xaf2bc9e30/d .functor NAND 1, L_0xaf2bc1ea0, L_0xaf2bc1fe0, C4<1>, C4<1>;
L_0xaf2bc9e30 .delay 1 (1,1,1) L_0xaf2bc9e30/d;
L_0xaf2bc9ea0/d .functor NAND 1, L_0xaf2bc1f40, L_0xaf2bc1fe0, C4<1>, C4<1>;
L_0xaf2bc9ea0 .delay 1 (1,1,1) L_0xaf2bc9ea0/d;
L_0xaf2bc9f10/d .functor NAND 1, L_0xaf2bc9dc0, L_0xaf2bc9e30, L_0xaf2bc9ea0, C4<1>;
L_0xaf2bc9f10 .delay 1 (1,1,1) L_0xaf2bc9f10/d;
v0xaf2a72440_0 .net "Cin", 0 0, L_0xaf2bc1fe0;  1 drivers
v0xaf2a724e0_0 .net "Cout", 0 0, L_0xaf2bc9f10;  1 drivers
v0xaf2a72580_0 .net "P", 0 0, L_0xaf2bc9ce0;  1 drivers
v0xaf2a72620_0 .net "S", 0 0, L_0xaf2bc9d50;  1 drivers
v0xaf2a726c0_0 .net "a", 0 0, L_0xaf2bc1ea0;  1 drivers
v0xaf2a72760_0 .net "b", 0 0, L_0xaf2bc1f40;  1 drivers
v0xaf2a72800_0 .net "naCin", 0 0, L_0xaf2bc9e30;  1 drivers
v0xaf2a728a0_0 .net "nab", 0 0, L_0xaf2bc9dc0;  1 drivers
v0xaf2a72940_0 .net "nbCin", 0 0, L_0xaf2bc9ea0;  1 drivers
S_0xaf2a6bc00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12bc0 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a6bd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a6bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4df80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4dfc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bc9f80/d .functor XOR 1, L_0xaf2bc2080, L_0xaf2bc2120, C4<0>, C4<0>;
L_0xaf2bc9f80 .delay 1 (1,1,1) L_0xaf2bc9f80/d;
L_0xaf2bc9ff0/d .functor XOR 1, L_0xaf2bc9f80, L_0xaf2bc21c0, C4<0>, C4<0>;
L_0xaf2bc9ff0 .delay 1 (1,1,1) L_0xaf2bc9ff0/d;
L_0xaf2bca060/d .functor NAND 1, L_0xaf2bc2080, L_0xaf2bc2120, C4<1>, C4<1>;
L_0xaf2bca060 .delay 1 (1,1,1) L_0xaf2bca060/d;
L_0xaf2bca0d0/d .functor NAND 1, L_0xaf2bc2080, L_0xaf2bc21c0, C4<1>, C4<1>;
L_0xaf2bca0d0 .delay 1 (1,1,1) L_0xaf2bca0d0/d;
L_0xaf2bca140/d .functor NAND 1, L_0xaf2bc2120, L_0xaf2bc21c0, C4<1>, C4<1>;
L_0xaf2bca140 .delay 1 (1,1,1) L_0xaf2bca140/d;
L_0xaf2bca1b0/d .functor NAND 1, L_0xaf2bca060, L_0xaf2bca0d0, L_0xaf2bca140, C4<1>;
L_0xaf2bca1b0 .delay 1 (1,1,1) L_0xaf2bca1b0/d;
v0xaf2a729e0_0 .net "Cin", 0 0, L_0xaf2bc21c0;  1 drivers
v0xaf2a72a80_0 .net "Cout", 0 0, L_0xaf2bca1b0;  1 drivers
v0xaf2a72b20_0 .net "P", 0 0, L_0xaf2bc9f80;  1 drivers
v0xaf2a72bc0_0 .net "S", 0 0, L_0xaf2bc9ff0;  1 drivers
v0xaf2a72c60_0 .net "a", 0 0, L_0xaf2bc2080;  1 drivers
v0xaf2a72d00_0 .net "b", 0 0, L_0xaf2bc2120;  1 drivers
v0xaf2a72da0_0 .net "naCin", 0 0, L_0xaf2bca0d0;  1 drivers
v0xaf2a72e40_0 .net "nab", 0 0, L_0xaf2bca060;  1 drivers
v0xaf2a72ee0_0 .net "nbCin", 0 0, L_0xaf2bca140;  1 drivers
S_0xaf2a74000 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12c00 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a74180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bca220/d .functor XOR 1, L_0xaf2bc2260, L_0xaf2bc2300, C4<0>, C4<0>;
L_0xaf2bca220 .delay 1 (1,1,1) L_0xaf2bca220/d;
L_0xaf2bca290/d .functor XOR 1, L_0xaf2bca220, L_0xaf2bc23a0, C4<0>, C4<0>;
L_0xaf2bca290 .delay 1 (1,1,1) L_0xaf2bca290/d;
L_0xaf2bca300/d .functor NAND 1, L_0xaf2bc2260, L_0xaf2bc2300, C4<1>, C4<1>;
L_0xaf2bca300 .delay 1 (1,1,1) L_0xaf2bca300/d;
L_0xaf2bca370/d .functor NAND 1, L_0xaf2bc2260, L_0xaf2bc23a0, C4<1>, C4<1>;
L_0xaf2bca370 .delay 1 (1,1,1) L_0xaf2bca370/d;
L_0xaf2bca3e0/d .functor NAND 1, L_0xaf2bc2300, L_0xaf2bc23a0, C4<1>, C4<1>;
L_0xaf2bca3e0 .delay 1 (1,1,1) L_0xaf2bca3e0/d;
L_0xaf2bca450/d .functor NAND 1, L_0xaf2bca300, L_0xaf2bca370, L_0xaf2bca3e0, C4<1>;
L_0xaf2bca450 .delay 1 (1,1,1) L_0xaf2bca450/d;
v0xaf2a72f80_0 .net "Cin", 0 0, L_0xaf2bc23a0;  1 drivers
v0xaf2a73020_0 .net "Cout", 0 0, L_0xaf2bca450;  1 drivers
v0xaf2a730c0_0 .net "P", 0 0, L_0xaf2bca220;  1 drivers
v0xaf2a73160_0 .net "S", 0 0, L_0xaf2bca290;  1 drivers
v0xaf2a73200_0 .net "a", 0 0, L_0xaf2bc2260;  1 drivers
v0xaf2a732a0_0 .net "b", 0 0, L_0xaf2bc2300;  1 drivers
v0xaf2a73340_0 .net "naCin", 0 0, L_0xaf2bca370;  1 drivers
v0xaf2a733e0_0 .net "nab", 0 0, L_0xaf2bca300;  1 drivers
v0xaf2a73480_0 .net "nbCin", 0 0, L_0xaf2bca3e0;  1 drivers
S_0xaf2a74300 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12c40 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a74480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e0c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bca4c0/d .functor XOR 1, L_0xaf2bc2440, L_0xaf2bc24e0, C4<0>, C4<0>;
L_0xaf2bca4c0 .delay 1 (1,1,1) L_0xaf2bca4c0/d;
L_0xaf2bca530/d .functor XOR 1, L_0xaf2bca4c0, L_0xaf2bc2580, C4<0>, C4<0>;
L_0xaf2bca530 .delay 1 (1,1,1) L_0xaf2bca530/d;
L_0xaf2bca5a0/d .functor NAND 1, L_0xaf2bc2440, L_0xaf2bc24e0, C4<1>, C4<1>;
L_0xaf2bca5a0 .delay 1 (1,1,1) L_0xaf2bca5a0/d;
L_0xaf2bca610/d .functor NAND 1, L_0xaf2bc2440, L_0xaf2bc2580, C4<1>, C4<1>;
L_0xaf2bca610 .delay 1 (1,1,1) L_0xaf2bca610/d;
L_0xaf2bca680/d .functor NAND 1, L_0xaf2bc24e0, L_0xaf2bc2580, C4<1>, C4<1>;
L_0xaf2bca680 .delay 1 (1,1,1) L_0xaf2bca680/d;
L_0xaf2bca6f0/d .functor NAND 1, L_0xaf2bca5a0, L_0xaf2bca610, L_0xaf2bca680, C4<1>;
L_0xaf2bca6f0 .delay 1 (1,1,1) L_0xaf2bca6f0/d;
v0xaf2a73520_0 .net "Cin", 0 0, L_0xaf2bc2580;  1 drivers
v0xaf2a735c0_0 .net "Cout", 0 0, L_0xaf2bca6f0;  1 drivers
v0xaf2a73660_0 .net "P", 0 0, L_0xaf2bca4c0;  1 drivers
v0xaf2a73700_0 .net "S", 0 0, L_0xaf2bca530;  1 drivers
v0xaf2a737a0_0 .net "a", 0 0, L_0xaf2bc2440;  1 drivers
v0xaf2a73840_0 .net "b", 0 0, L_0xaf2bc24e0;  1 drivers
v0xaf2a738e0_0 .net "naCin", 0 0, L_0xaf2bca610;  1 drivers
v0xaf2a73980_0 .net "nab", 0 0, L_0xaf2bca5a0;  1 drivers
v0xaf2a73a20_0 .net "nbCin", 0 0, L_0xaf2bca680;  1 drivers
S_0xaf2a74600 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12c80 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a74780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bca760/d .functor XOR 1, L_0xaf2bc2620, L_0xaf2bc26c0, C4<0>, C4<0>;
L_0xaf2bca760 .delay 1 (1,1,1) L_0xaf2bca760/d;
L_0xaf2bca7d0/d .functor XOR 1, L_0xaf2bca760, L_0xaf2bc2760, C4<0>, C4<0>;
L_0xaf2bca7d0 .delay 1 (1,1,1) L_0xaf2bca7d0/d;
L_0xaf2bca840/d .functor NAND 1, L_0xaf2bc2620, L_0xaf2bc26c0, C4<1>, C4<1>;
L_0xaf2bca840 .delay 1 (1,1,1) L_0xaf2bca840/d;
L_0xaf2bca8b0/d .functor NAND 1, L_0xaf2bc2620, L_0xaf2bc2760, C4<1>, C4<1>;
L_0xaf2bca8b0 .delay 1 (1,1,1) L_0xaf2bca8b0/d;
L_0xaf2bca920/d .functor NAND 1, L_0xaf2bc26c0, L_0xaf2bc2760, C4<1>, C4<1>;
L_0xaf2bca920 .delay 1 (1,1,1) L_0xaf2bca920/d;
L_0xaf2bca990/d .functor NAND 1, L_0xaf2bca840, L_0xaf2bca8b0, L_0xaf2bca920, C4<1>;
L_0xaf2bca990 .delay 1 (1,1,1) L_0xaf2bca990/d;
v0xaf2a73ac0_0 .net "Cin", 0 0, L_0xaf2bc2760;  1 drivers
v0xaf2a73b60_0 .net "Cout", 0 0, L_0xaf2bca990;  1 drivers
v0xaf2a73c00_0 .net "P", 0 0, L_0xaf2bca760;  1 drivers
v0xaf2a73ca0_0 .net "S", 0 0, L_0xaf2bca7d0;  1 drivers
v0xaf2a73d40_0 .net "a", 0 0, L_0xaf2bc2620;  1 drivers
v0xaf2a73de0_0 .net "b", 0 0, L_0xaf2bc26c0;  1 drivers
v0xaf2a73e80_0 .net "naCin", 0 0, L_0xaf2bca8b0;  1 drivers
v0xaf2a73f20_0 .net "nab", 0 0, L_0xaf2bca840;  1 drivers
v0xaf2a78000_0 .net "nbCin", 0 0, L_0xaf2bca920;  1 drivers
S_0xaf2a74900 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12cc0 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a74a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e1c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcaa00/d .functor XOR 1, L_0xaf2bc2800, L_0xaf2bc28a0, C4<0>, C4<0>;
L_0xaf2bcaa00 .delay 1 (1,1,1) L_0xaf2bcaa00/d;
L_0xaf2bcaa70/d .functor XOR 1, L_0xaf2bcaa00, L_0xaf2bc2940, C4<0>, C4<0>;
L_0xaf2bcaa70 .delay 1 (1,1,1) L_0xaf2bcaa70/d;
L_0xaf2bcaae0/d .functor NAND 1, L_0xaf2bc2800, L_0xaf2bc28a0, C4<1>, C4<1>;
L_0xaf2bcaae0 .delay 1 (1,1,1) L_0xaf2bcaae0/d;
L_0xaf2bcab50/d .functor NAND 1, L_0xaf2bc2800, L_0xaf2bc2940, C4<1>, C4<1>;
L_0xaf2bcab50 .delay 1 (1,1,1) L_0xaf2bcab50/d;
L_0xaf2bcabc0/d .functor NAND 1, L_0xaf2bc28a0, L_0xaf2bc2940, C4<1>, C4<1>;
L_0xaf2bcabc0 .delay 1 (1,1,1) L_0xaf2bcabc0/d;
L_0xaf2bcac30/d .functor NAND 1, L_0xaf2bcaae0, L_0xaf2bcab50, L_0xaf2bcabc0, C4<1>;
L_0xaf2bcac30 .delay 1 (1,1,1) L_0xaf2bcac30/d;
v0xaf2a780a0_0 .net "Cin", 0 0, L_0xaf2bc2940;  1 drivers
v0xaf2a78140_0 .net "Cout", 0 0, L_0xaf2bcac30;  1 drivers
v0xaf2a781e0_0 .net "P", 0 0, L_0xaf2bcaa00;  1 drivers
v0xaf2a78280_0 .net "S", 0 0, L_0xaf2bcaa70;  1 drivers
v0xaf2a78320_0 .net "a", 0 0, L_0xaf2bc2800;  1 drivers
v0xaf2a783c0_0 .net "b", 0 0, L_0xaf2bc28a0;  1 drivers
v0xaf2a78460_0 .net "naCin", 0 0, L_0xaf2bcab50;  1 drivers
v0xaf2a78500_0 .net "nab", 0 0, L_0xaf2bcaae0;  1 drivers
v0xaf2a785a0_0 .net "nbCin", 0 0, L_0xaf2bcabc0;  1 drivers
S_0xaf2a74c00 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12d00 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2a74d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4dd80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ddc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcaca0/d .functor XOR 1, L_0xaf2bc29e0, L_0xaf2bc2a80, C4<0>, C4<0>;
L_0xaf2bcaca0 .delay 1 (1,1,1) L_0xaf2bcaca0/d;
L_0xaf2bcad10/d .functor XOR 1, L_0xaf2bcaca0, L_0xaf2bc2b20, C4<0>, C4<0>;
L_0xaf2bcad10 .delay 1 (1,1,1) L_0xaf2bcad10/d;
L_0xaf2bcad80/d .functor NAND 1, L_0xaf2bc29e0, L_0xaf2bc2a80, C4<1>, C4<1>;
L_0xaf2bcad80 .delay 1 (1,1,1) L_0xaf2bcad80/d;
L_0xaf2bcadf0/d .functor NAND 1, L_0xaf2bc29e0, L_0xaf2bc2b20, C4<1>, C4<1>;
L_0xaf2bcadf0 .delay 1 (1,1,1) L_0xaf2bcadf0/d;
L_0xaf2bcae60/d .functor NAND 1, L_0xaf2bc2a80, L_0xaf2bc2b20, C4<1>, C4<1>;
L_0xaf2bcae60 .delay 1 (1,1,1) L_0xaf2bcae60/d;
L_0xaf2bcaed0/d .functor NAND 1, L_0xaf2bcad80, L_0xaf2bcadf0, L_0xaf2bcae60, C4<1>;
L_0xaf2bcaed0 .delay 1 (1,1,1) L_0xaf2bcaed0/d;
v0xaf2a78640_0 .net "Cin", 0 0, L_0xaf2bc2b20;  1 drivers
v0xaf2a786e0_0 .net "Cout", 0 0, L_0xaf2bcaed0;  1 drivers
v0xaf2a78780_0 .net "P", 0 0, L_0xaf2bcaca0;  1 drivers
v0xaf2a78820_0 .net "S", 0 0, L_0xaf2bcad10;  1 drivers
v0xaf2a788c0_0 .net "a", 0 0, L_0xaf2bc29e0;  1 drivers
v0xaf2a78960_0 .net "b", 0 0, L_0xaf2bc2a80;  1 drivers
v0xaf2a78a00_0 .net "naCin", 0 0, L_0xaf2bcadf0;  1 drivers
v0xaf2a78aa0_0 .net "nab", 0 0, L_0xaf2bcad80;  1 drivers
v0xaf2a78b40_0 .net "nbCin", 0 0, L_0xaf2bcae60;  1 drivers
S_0xaf2a74f00 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2a69980;
 .timescale -9 -9;
P_0xaf2a12d40 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2a75080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a74f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcaf40/d .functor XOR 1, L_0xaf2bc2bc0, L_0xaf2bc2c60, C4<0>, C4<0>;
L_0xaf2bcaf40 .delay 1 (1,1,1) L_0xaf2bcaf40/d;
L_0xaf2bcafb0/d .functor XOR 1, L_0xaf2bcaf40, L_0xaf2bc2d00, C4<0>, C4<0>;
L_0xaf2bcafb0 .delay 1 (1,1,1) L_0xaf2bcafb0/d;
L_0xaf2bcb020/d .functor NAND 1, L_0xaf2bc2bc0, L_0xaf2bc2c60, C4<1>, C4<1>;
L_0xaf2bcb020 .delay 1 (1,1,1) L_0xaf2bcb020/d;
L_0xaf2bcb090/d .functor NAND 1, L_0xaf2bc2bc0, L_0xaf2bc2d00, C4<1>, C4<1>;
L_0xaf2bcb090 .delay 1 (1,1,1) L_0xaf2bcb090/d;
L_0xaf2bcb100/d .functor NAND 1, L_0xaf2bc2c60, L_0xaf2bc2d00, C4<1>, C4<1>;
L_0xaf2bcb100 .delay 1 (1,1,1) L_0xaf2bcb100/d;
L_0xaf2bcb170/d .functor NAND 1, L_0xaf2bcb020, L_0xaf2bcb090, L_0xaf2bcb100, C4<1>;
L_0xaf2bcb170 .delay 1 (1,1,1) L_0xaf2bcb170/d;
v0xaf2a78be0_0 .net "Cin", 0 0, L_0xaf2bc2d00;  1 drivers
v0xaf2a78c80_0 .net "Cout", 0 0, L_0xaf2bcb170;  1 drivers
v0xaf2a78d20_0 .net "P", 0 0, L_0xaf2bcaf40;  1 drivers
v0xaf2a78dc0_0 .net "S", 0 0, L_0xaf2bcafb0;  1 drivers
v0xaf2a78e60_0 .net "a", 0 0, L_0xaf2bc2bc0;  1 drivers
v0xaf2a78f00_0 .net "b", 0 0, L_0xaf2bc2c60;  1 drivers
v0xaf2a78fa0_0 .net "naCin", 0 0, L_0xaf2bcb090;  1 drivers
v0xaf2a79040_0 .net "nab", 0 0, L_0xaf2bcb020;  1 drivers
v0xaf2a790e0_0 .net "nbCin", 0 0, L_0xaf2bcb100;  1 drivers
S_0xaf2a75200 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a69980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e2c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcb1e0/d .functor XOR 1, L_0xaf2bc2da0, L_0xaf2bc2e40, C4<0>, C4<0>;
L_0xaf2bcb1e0 .delay 1 (1,1,1) L_0xaf2bcb1e0/d;
L_0xaf2bcb250/d .functor XOR 1, L_0xaf2bcb1e0, v0xaf2a79cc0_0, C4<0>, C4<0>;
L_0xaf2bcb250 .delay 1 (1,1,1) L_0xaf2bcb250/d;
L_0xaf2bcb2c0/d .functor NAND 1, L_0xaf2bc2da0, L_0xaf2bc2e40, C4<1>, C4<1>;
L_0xaf2bcb2c0 .delay 1 (1,1,1) L_0xaf2bcb2c0/d;
L_0xaf2bcb330/d .functor NAND 1, L_0xaf2bc2da0, v0xaf2a79cc0_0, C4<1>, C4<1>;
L_0xaf2bcb330 .delay 1 (1,1,1) L_0xaf2bcb330/d;
L_0xaf2bcb3a0/d .functor NAND 1, L_0xaf2bc2e40, v0xaf2a79cc0_0, C4<1>, C4<1>;
L_0xaf2bcb3a0 .delay 1 (1,1,1) L_0xaf2bcb3a0/d;
L_0xaf2bcb410/d .functor NAND 1, L_0xaf2bcb2c0, L_0xaf2bcb330, L_0xaf2bcb3a0, C4<1>;
L_0xaf2bcb410 .delay 1 (1,1,1) L_0xaf2bcb410/d;
v0xaf2a79180_0 .net "Cin", 0 0, v0xaf2a79cc0_0;  alias, 1 drivers
v0xaf2a79220_0 .net "Cout", 0 0, L_0xaf2bcb410;  1 drivers
v0xaf2a792c0_0 .net "P", 0 0, L_0xaf2bcb1e0;  1 drivers
v0xaf2a79360_0 .net "S", 0 0, L_0xaf2bcb250;  1 drivers
v0xaf2a79400_0 .net "a", 0 0, L_0xaf2bc2da0;  1 drivers
v0xaf2a794a0_0 .net "b", 0 0, L_0xaf2bc2e40;  1 drivers
v0xaf2a79540_0 .net "naCin", 0 0, L_0xaf2bcb330;  1 drivers
v0xaf2a795e0_0 .net "nab", 0 0, L_0xaf2bcb2c0;  1 drivers
v0xaf2a79680_0 .net "nbCin", 0 0, L_0xaf2bcb3a0;  1 drivers
S_0xaf2a75380 .scope generate, "WIDTH_TEST[20]" "WIDTH_TEST[20]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a12dc0 .param/l "w" 1 3 21, +C4<010100>;
v0xaf2a85540_0 .var "A", 19 0;
v0xaf2a855e0_0 .var "B", 19 0;
v0xaf2a85680_0 .var "Cin", 0 0;
v0xaf2a85720_0 .net "Cout", 0 0, L_0xaf2bd54a0;  1 drivers
v0xaf2a857c0_0 .net "P", 19 0, L_0xaf3162260;  1 drivers
v0xaf2a85860_0 .net "S", 19 0, L_0xaf3162300;  1 drivers
v0xaf2a85900_0 .var "expected_sum", 20 0;
S_0xaf2a75500 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a75380;
 .timescale -9 -9;
    .port_info 0 /INPUT 20 "A";
    .port_info 1 /INPUT 20 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 20 "P";
    .port_info 5 /OUTPUT 20 "S";
P_0xaf2a12e00 .param/l "N" 0 4 4, +C4<00000000000000000000000000010100>;
v0xaf2a850e0_0 .net "A", 19 0, v0xaf2a85540_0;  1 drivers
v0xaf2a85180_0 .net "B", 19 0, v0xaf2a855e0_0;  1 drivers
v0xaf2a85220_0 .net "C", 19 0, L_0xaf31621c0;  1 drivers
v0xaf2a852c0_0 .net "Cin", 0 0, v0xaf2a85680_0;  1 drivers
v0xaf2a85360_0 .net "Cout", 0 0, L_0xaf2bd54a0;  alias, 1 drivers
v0xaf2a85400_0 .net "P", 19 0, L_0xaf3162260;  alias, 1 drivers
v0xaf2a854a0_0 .net "S", 19 0, L_0xaf3162300;  alias, 1 drivers
L_0xaf2bc2f80 .part v0xaf2a85540_0, 1, 1;
L_0xaf2bc3020 .part v0xaf2a855e0_0, 1, 1;
L_0xaf2bc30c0 .part L_0xaf31621c0, 0, 1;
L_0xaf2bc3160 .part v0xaf2a85540_0, 2, 1;
L_0xaf2bc3200 .part v0xaf2a855e0_0, 2, 1;
L_0xaf2bc32a0 .part L_0xaf31621c0, 1, 1;
L_0xaf2bc3340 .part v0xaf2a85540_0, 3, 1;
L_0xaf2bc33e0 .part v0xaf2a855e0_0, 3, 1;
L_0xaf2bc3480 .part L_0xaf31621c0, 2, 1;
L_0xaf2bc3520 .part v0xaf2a85540_0, 4, 1;
L_0xaf2bc35c0 .part v0xaf2a855e0_0, 4, 1;
L_0xaf2bc3660 .part L_0xaf31621c0, 3, 1;
L_0xaf2bc3700 .part v0xaf2a85540_0, 5, 1;
L_0xaf2bc37a0 .part v0xaf2a855e0_0, 5, 1;
L_0xaf2bc3840 .part L_0xaf31621c0, 4, 1;
L_0xaf2bc38e0 .part v0xaf2a85540_0, 6, 1;
L_0xaf2bc3980 .part v0xaf2a855e0_0, 6, 1;
L_0xaf2bc3ac0 .part L_0xaf31621c0, 5, 1;
L_0xaf2bc3b60 .part v0xaf2a85540_0, 7, 1;
L_0xaf2bc3c00 .part v0xaf2a855e0_0, 7, 1;
L_0xaf2bc3ca0 .part L_0xaf31621c0, 6, 1;
L_0xaf2bc3a20 .part v0xaf2a85540_0, 8, 1;
L_0xaf2bc3d40 .part v0xaf2a855e0_0, 8, 1;
L_0xaf2bc3de0 .part L_0xaf31621c0, 7, 1;
L_0xaf2bc3e80 .part v0xaf2a85540_0, 9, 1;
L_0xaf2bc3f20 .part v0xaf2a855e0_0, 9, 1;
L_0xaf2bd4000 .part L_0xaf31621c0, 8, 1;
L_0xaf2bd40a0 .part v0xaf2a85540_0, 10, 1;
L_0xaf2bd4140 .part v0xaf2a855e0_0, 10, 1;
L_0xaf2bd41e0 .part L_0xaf31621c0, 9, 1;
L_0xaf2bd4280 .part v0xaf2a85540_0, 11, 1;
L_0xaf2bd4320 .part v0xaf2a855e0_0, 11, 1;
L_0xaf2bd43c0 .part L_0xaf31621c0, 10, 1;
L_0xaf2bd4460 .part v0xaf2a85540_0, 12, 1;
L_0xaf2bd4500 .part v0xaf2a855e0_0, 12, 1;
L_0xaf2bd45a0 .part L_0xaf31621c0, 11, 1;
L_0xaf2bd4640 .part v0xaf2a85540_0, 13, 1;
L_0xaf2bd46e0 .part v0xaf2a855e0_0, 13, 1;
L_0xaf2bd4780 .part L_0xaf31621c0, 12, 1;
L_0xaf2bd4820 .part v0xaf2a85540_0, 14, 1;
L_0xaf2bd48c0 .part v0xaf2a855e0_0, 14, 1;
L_0xaf2bd4960 .part L_0xaf31621c0, 13, 1;
L_0xaf2bd4a00 .part v0xaf2a85540_0, 15, 1;
L_0xaf2bd4aa0 .part v0xaf2a855e0_0, 15, 1;
L_0xaf2bd4b40 .part L_0xaf31621c0, 14, 1;
L_0xaf2bd4be0 .part v0xaf2a85540_0, 16, 1;
L_0xaf2bd4c80 .part v0xaf2a855e0_0, 16, 1;
L_0xaf2bd4d20 .part L_0xaf31621c0, 15, 1;
L_0xaf2bd4dc0 .part v0xaf2a85540_0, 17, 1;
L_0xaf2bd4e60 .part v0xaf2a855e0_0, 17, 1;
L_0xaf2bd4f00 .part L_0xaf31621c0, 16, 1;
L_0xaf2bd4fa0 .part v0xaf2a85540_0, 18, 1;
L_0xaf2bd5040 .part v0xaf2a855e0_0, 18, 1;
L_0xaf2bd50e0 .part L_0xaf31621c0, 17, 1;
L_0xaf2bd5180 .part v0xaf2a85540_0, 19, 1;
L_0xaf2bd5220 .part v0xaf2a855e0_0, 19, 1;
L_0xaf2bd52c0 .part L_0xaf31621c0, 18, 1;
L_0xaf2bd5360 .part v0xaf2a85540_0, 0, 1;
L_0xaf2bd5400 .part v0xaf2a855e0_0, 0, 1;
LS_0xaf31621c0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bd28b0, L_0xaf2bcb6b0, L_0xaf2bcb950, L_0xaf2bcbbf0;
LS_0xaf31621c0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bcbe90, L_0xaf2bd0150, L_0xaf2bd03f0, L_0xaf2bd0690;
LS_0xaf31621c0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd0930, L_0xaf2bd0bd0, L_0xaf2bd0e70, L_0xaf2bd1110;
LS_0xaf31621c0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bd13b0, L_0xaf2bd1650, L_0xaf2bd18f0, L_0xaf2bd1b90;
LS_0xaf31621c0_0_16 .concat8 [ 1 1 1 1], L_0xaf2bd1e30, L_0xaf2bd20d0, L_0xaf2bd2370, L_0xaf2bd2610;
LS_0xaf31621c0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31621c0_0_0, LS_0xaf31621c0_0_4, LS_0xaf31621c0_0_8, LS_0xaf31621c0_0_12;
LS_0xaf31621c0_1_4 .concat8 [ 4 0 0 0], LS_0xaf31621c0_0_16;
L_0xaf31621c0 .concat8 [ 16 4 0 0], LS_0xaf31621c0_1_0, LS_0xaf31621c0_1_4;
LS_0xaf3162260_0_0 .concat8 [ 1 1 1 1], L_0xaf2bd2680, L_0xaf2bcb480, L_0xaf2bcb720, L_0xaf2bcb9c0;
LS_0xaf3162260_0_4 .concat8 [ 1 1 1 1], L_0xaf2bcbc60, L_0xaf2bcbf00, L_0xaf2bd01c0, L_0xaf2bd0460;
LS_0xaf3162260_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd0700, L_0xaf2bd09a0, L_0xaf2bd0c40, L_0xaf2bd0ee0;
LS_0xaf3162260_0_12 .concat8 [ 1 1 1 1], L_0xaf2bd1180, L_0xaf2bd1420, L_0xaf2bd16c0, L_0xaf2bd1960;
LS_0xaf3162260_0_16 .concat8 [ 1 1 1 1], L_0xaf2bd1c00, L_0xaf2bd1ea0, L_0xaf2bd2140, L_0xaf2bd23e0;
LS_0xaf3162260_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162260_0_0, LS_0xaf3162260_0_4, LS_0xaf3162260_0_8, LS_0xaf3162260_0_12;
LS_0xaf3162260_1_4 .concat8 [ 4 0 0 0], LS_0xaf3162260_0_16;
L_0xaf3162260 .concat8 [ 16 4 0 0], LS_0xaf3162260_1_0, LS_0xaf3162260_1_4;
LS_0xaf3162300_0_0 .concat8 [ 1 1 1 1], L_0xaf2bd26f0, L_0xaf2bcb4f0, L_0xaf2bcb790, L_0xaf2bcba30;
LS_0xaf3162300_0_4 .concat8 [ 1 1 1 1], L_0xaf2bcbcd0, L_0xaf2bcbf70, L_0xaf2bd0230, L_0xaf2bd04d0;
LS_0xaf3162300_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd0770, L_0xaf2bd0a10, L_0xaf2bd0cb0, L_0xaf2bd0f50;
LS_0xaf3162300_0_12 .concat8 [ 1 1 1 1], L_0xaf2bd11f0, L_0xaf2bd1490, L_0xaf2bd1730, L_0xaf2bd19d0;
LS_0xaf3162300_0_16 .concat8 [ 1 1 1 1], L_0xaf2bd1c70, L_0xaf2bd1f10, L_0xaf2bd21b0, L_0xaf2bd2450;
LS_0xaf3162300_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162300_0_0, LS_0xaf3162300_0_4, LS_0xaf3162300_0_8, LS_0xaf3162300_0_12;
LS_0xaf3162300_1_4 .concat8 [ 4 0 0 0], LS_0xaf3162300_0_16;
L_0xaf3162300 .concat8 [ 16 4 0 0], LS_0xaf3162300_1_0, LS_0xaf3162300_1_4;
L_0xaf2bd54a0 .part L_0xaf31621c0, 19, 1;
S_0xaf2a75680 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12e40 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a75800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a75680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcb480/d .functor XOR 1, L_0xaf2bc2f80, L_0xaf2bc3020, C4<0>, C4<0>;
L_0xaf2bcb480 .delay 1 (1,1,1) L_0xaf2bcb480/d;
L_0xaf2bcb4f0/d .functor XOR 1, L_0xaf2bcb480, L_0xaf2bc30c0, C4<0>, C4<0>;
L_0xaf2bcb4f0 .delay 1 (1,1,1) L_0xaf2bcb4f0/d;
L_0xaf2bcb560/d .functor NAND 1, L_0xaf2bc2f80, L_0xaf2bc3020, C4<1>, C4<1>;
L_0xaf2bcb560 .delay 1 (1,1,1) L_0xaf2bcb560/d;
L_0xaf2bcb5d0/d .functor NAND 1, L_0xaf2bc2f80, L_0xaf2bc30c0, C4<1>, C4<1>;
L_0xaf2bcb5d0 .delay 1 (1,1,1) L_0xaf2bcb5d0/d;
L_0xaf2bcb640/d .functor NAND 1, L_0xaf2bc3020, L_0xaf2bc30c0, C4<1>, C4<1>;
L_0xaf2bcb640 .delay 1 (1,1,1) L_0xaf2bcb640/d;
L_0xaf2bcb6b0/d .functor NAND 1, L_0xaf2bcb560, L_0xaf2bcb5d0, L_0xaf2bcb640, C4<1>;
L_0xaf2bcb6b0 .delay 1 (1,1,1) L_0xaf2bcb6b0/d;
v0xaf2a79fe0_0 .net "Cin", 0 0, L_0xaf2bc30c0;  1 drivers
v0xaf2a7a080_0 .net "Cout", 0 0, L_0xaf2bcb6b0;  1 drivers
v0xaf2a7a120_0 .net "P", 0 0, L_0xaf2bcb480;  1 drivers
v0xaf2a7a1c0_0 .net "S", 0 0, L_0xaf2bcb4f0;  1 drivers
v0xaf2a7a260_0 .net "a", 0 0, L_0xaf2bc2f80;  1 drivers
v0xaf2a7a300_0 .net "b", 0 0, L_0xaf2bc3020;  1 drivers
v0xaf2a7a3a0_0 .net "naCin", 0 0, L_0xaf2bcb5d0;  1 drivers
v0xaf2a7a440_0 .net "nab", 0 0, L_0xaf2bcb560;  1 drivers
v0xaf2a7a4e0_0 .net "nbCin", 0 0, L_0xaf2bcb640;  1 drivers
S_0xaf2a75980 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12e80 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a75b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a75980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e3c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcb720/d .functor XOR 1, L_0xaf2bc3160, L_0xaf2bc3200, C4<0>, C4<0>;
L_0xaf2bcb720 .delay 1 (1,1,1) L_0xaf2bcb720/d;
L_0xaf2bcb790/d .functor XOR 1, L_0xaf2bcb720, L_0xaf2bc32a0, C4<0>, C4<0>;
L_0xaf2bcb790 .delay 1 (1,1,1) L_0xaf2bcb790/d;
L_0xaf2bcb800/d .functor NAND 1, L_0xaf2bc3160, L_0xaf2bc3200, C4<1>, C4<1>;
L_0xaf2bcb800 .delay 1 (1,1,1) L_0xaf2bcb800/d;
L_0xaf2bcb870/d .functor NAND 1, L_0xaf2bc3160, L_0xaf2bc32a0, C4<1>, C4<1>;
L_0xaf2bcb870 .delay 1 (1,1,1) L_0xaf2bcb870/d;
L_0xaf2bcb8e0/d .functor NAND 1, L_0xaf2bc3200, L_0xaf2bc32a0, C4<1>, C4<1>;
L_0xaf2bcb8e0 .delay 1 (1,1,1) L_0xaf2bcb8e0/d;
L_0xaf2bcb950/d .functor NAND 1, L_0xaf2bcb800, L_0xaf2bcb870, L_0xaf2bcb8e0, C4<1>;
L_0xaf2bcb950 .delay 1 (1,1,1) L_0xaf2bcb950/d;
v0xaf2a7a580_0 .net "Cin", 0 0, L_0xaf2bc32a0;  1 drivers
v0xaf2a7a620_0 .net "Cout", 0 0, L_0xaf2bcb950;  1 drivers
v0xaf2a7a6c0_0 .net "P", 0 0, L_0xaf2bcb720;  1 drivers
v0xaf2a7a760_0 .net "S", 0 0, L_0xaf2bcb790;  1 drivers
v0xaf2a7a800_0 .net "a", 0 0, L_0xaf2bc3160;  1 drivers
v0xaf2a7a8a0_0 .net "b", 0 0, L_0xaf2bc3200;  1 drivers
v0xaf2a7a940_0 .net "naCin", 0 0, L_0xaf2bcb870;  1 drivers
v0xaf2a7a9e0_0 .net "nab", 0 0, L_0xaf2bcb800;  1 drivers
v0xaf2a7aa80_0 .net "nbCin", 0 0, L_0xaf2bcb8e0;  1 drivers
S_0xaf2a75c80 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12ec0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a75e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a75c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcb9c0/d .functor XOR 1, L_0xaf2bc3340, L_0xaf2bc33e0, C4<0>, C4<0>;
L_0xaf2bcb9c0 .delay 1 (1,1,1) L_0xaf2bcb9c0/d;
L_0xaf2bcba30/d .functor XOR 1, L_0xaf2bcb9c0, L_0xaf2bc3480, C4<0>, C4<0>;
L_0xaf2bcba30 .delay 1 (1,1,1) L_0xaf2bcba30/d;
L_0xaf2bcbaa0/d .functor NAND 1, L_0xaf2bc3340, L_0xaf2bc33e0, C4<1>, C4<1>;
L_0xaf2bcbaa0 .delay 1 (1,1,1) L_0xaf2bcbaa0/d;
L_0xaf2bcbb10/d .functor NAND 1, L_0xaf2bc3340, L_0xaf2bc3480, C4<1>, C4<1>;
L_0xaf2bcbb10 .delay 1 (1,1,1) L_0xaf2bcbb10/d;
L_0xaf2bcbb80/d .functor NAND 1, L_0xaf2bc33e0, L_0xaf2bc3480, C4<1>, C4<1>;
L_0xaf2bcbb80 .delay 1 (1,1,1) L_0xaf2bcbb80/d;
L_0xaf2bcbbf0/d .functor NAND 1, L_0xaf2bcbaa0, L_0xaf2bcbb10, L_0xaf2bcbb80, C4<1>;
L_0xaf2bcbbf0 .delay 1 (1,1,1) L_0xaf2bcbbf0/d;
v0xaf2a7ab20_0 .net "Cin", 0 0, L_0xaf2bc3480;  1 drivers
v0xaf2a7abc0_0 .net "Cout", 0 0, L_0xaf2bcbbf0;  1 drivers
v0xaf2a7ac60_0 .net "P", 0 0, L_0xaf2bcb9c0;  1 drivers
v0xaf2a7ad00_0 .net "S", 0 0, L_0xaf2bcba30;  1 drivers
v0xaf2a7ada0_0 .net "a", 0 0, L_0xaf2bc3340;  1 drivers
v0xaf2a7ae40_0 .net "b", 0 0, L_0xaf2bc33e0;  1 drivers
v0xaf2a7aee0_0 .net "naCin", 0 0, L_0xaf2bcbb10;  1 drivers
v0xaf2a7af80_0 .net "nab", 0 0, L_0xaf2bcbaa0;  1 drivers
v0xaf2a7b020_0 .net "nbCin", 0 0, L_0xaf2bcbb80;  1 drivers
S_0xaf2a75f80 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12f00 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a76100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a75f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e4c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcbc60/d .functor XOR 1, L_0xaf2bc3520, L_0xaf2bc35c0, C4<0>, C4<0>;
L_0xaf2bcbc60 .delay 1 (1,1,1) L_0xaf2bcbc60/d;
L_0xaf2bcbcd0/d .functor XOR 1, L_0xaf2bcbc60, L_0xaf2bc3660, C4<0>, C4<0>;
L_0xaf2bcbcd0 .delay 1 (1,1,1) L_0xaf2bcbcd0/d;
L_0xaf2bcbd40/d .functor NAND 1, L_0xaf2bc3520, L_0xaf2bc35c0, C4<1>, C4<1>;
L_0xaf2bcbd40 .delay 1 (1,1,1) L_0xaf2bcbd40/d;
L_0xaf2bcbdb0/d .functor NAND 1, L_0xaf2bc3520, L_0xaf2bc3660, C4<1>, C4<1>;
L_0xaf2bcbdb0 .delay 1 (1,1,1) L_0xaf2bcbdb0/d;
L_0xaf2bcbe20/d .functor NAND 1, L_0xaf2bc35c0, L_0xaf2bc3660, C4<1>, C4<1>;
L_0xaf2bcbe20 .delay 1 (1,1,1) L_0xaf2bcbe20/d;
L_0xaf2bcbe90/d .functor NAND 1, L_0xaf2bcbd40, L_0xaf2bcbdb0, L_0xaf2bcbe20, C4<1>;
L_0xaf2bcbe90 .delay 1 (1,1,1) L_0xaf2bcbe90/d;
v0xaf2a7b0c0_0 .net "Cin", 0 0, L_0xaf2bc3660;  1 drivers
v0xaf2a7b160_0 .net "Cout", 0 0, L_0xaf2bcbe90;  1 drivers
v0xaf2a7b200_0 .net "P", 0 0, L_0xaf2bcbc60;  1 drivers
v0xaf2a7b2a0_0 .net "S", 0 0, L_0xaf2bcbcd0;  1 drivers
v0xaf2a7b340_0 .net "a", 0 0, L_0xaf2bc3520;  1 drivers
v0xaf2a7b3e0_0 .net "b", 0 0, L_0xaf2bc35c0;  1 drivers
v0xaf2a7b480_0 .net "naCin", 0 0, L_0xaf2bcbdb0;  1 drivers
v0xaf2a7b520_0 .net "nab", 0 0, L_0xaf2bcbd40;  1 drivers
v0xaf2a7b5c0_0 .net "nbCin", 0 0, L_0xaf2bcbe20;  1 drivers
S_0xaf2a76280 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12f80 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a76400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a76280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bcbf00/d .functor XOR 1, L_0xaf2bc3700, L_0xaf2bc37a0, C4<0>, C4<0>;
L_0xaf2bcbf00 .delay 1 (1,1,1) L_0xaf2bcbf00/d;
L_0xaf2bcbf70/d .functor XOR 1, L_0xaf2bcbf00, L_0xaf2bc3840, C4<0>, C4<0>;
L_0xaf2bcbf70 .delay 1 (1,1,1) L_0xaf2bcbf70/d;
L_0xaf2bd0000/d .functor NAND 1, L_0xaf2bc3700, L_0xaf2bc37a0, C4<1>, C4<1>;
L_0xaf2bd0000 .delay 1 (1,1,1) L_0xaf2bd0000/d;
L_0xaf2bd0070/d .functor NAND 1, L_0xaf2bc3700, L_0xaf2bc3840, C4<1>, C4<1>;
L_0xaf2bd0070 .delay 1 (1,1,1) L_0xaf2bd0070/d;
L_0xaf2bd00e0/d .functor NAND 1, L_0xaf2bc37a0, L_0xaf2bc3840, C4<1>, C4<1>;
L_0xaf2bd00e0 .delay 1 (1,1,1) L_0xaf2bd00e0/d;
L_0xaf2bd0150/d .functor NAND 1, L_0xaf2bd0000, L_0xaf2bd0070, L_0xaf2bd00e0, C4<1>;
L_0xaf2bd0150 .delay 1 (1,1,1) L_0xaf2bd0150/d;
v0xaf2a7b660_0 .net "Cin", 0 0, L_0xaf2bc3840;  1 drivers
v0xaf2a7b700_0 .net "Cout", 0 0, L_0xaf2bd0150;  1 drivers
v0xaf2a7b7a0_0 .net "P", 0 0, L_0xaf2bcbf00;  1 drivers
v0xaf2a7b840_0 .net "S", 0 0, L_0xaf2bcbf70;  1 drivers
v0xaf2a7b8e0_0 .net "a", 0 0, L_0xaf2bc3700;  1 drivers
v0xaf2a7b980_0 .net "b", 0 0, L_0xaf2bc37a0;  1 drivers
v0xaf2a7ba20_0 .net "naCin", 0 0, L_0xaf2bd0070;  1 drivers
v0xaf2a7bac0_0 .net "nab", 0 0, L_0xaf2bd0000;  1 drivers
v0xaf2a7bb60_0 .net "nbCin", 0 0, L_0xaf2bd00e0;  1 drivers
S_0xaf2a76580 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12fc0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a76700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a76580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e5c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd01c0/d .functor XOR 1, L_0xaf2bc38e0, L_0xaf2bc3980, C4<0>, C4<0>;
L_0xaf2bd01c0 .delay 1 (1,1,1) L_0xaf2bd01c0/d;
L_0xaf2bd0230/d .functor XOR 1, L_0xaf2bd01c0, L_0xaf2bc3ac0, C4<0>, C4<0>;
L_0xaf2bd0230 .delay 1 (1,1,1) L_0xaf2bd0230/d;
L_0xaf2bd02a0/d .functor NAND 1, L_0xaf2bc38e0, L_0xaf2bc3980, C4<1>, C4<1>;
L_0xaf2bd02a0 .delay 1 (1,1,1) L_0xaf2bd02a0/d;
L_0xaf2bd0310/d .functor NAND 1, L_0xaf2bc38e0, L_0xaf2bc3ac0, C4<1>, C4<1>;
L_0xaf2bd0310 .delay 1 (1,1,1) L_0xaf2bd0310/d;
L_0xaf2bd0380/d .functor NAND 1, L_0xaf2bc3980, L_0xaf2bc3ac0, C4<1>, C4<1>;
L_0xaf2bd0380 .delay 1 (1,1,1) L_0xaf2bd0380/d;
L_0xaf2bd03f0/d .functor NAND 1, L_0xaf2bd02a0, L_0xaf2bd0310, L_0xaf2bd0380, C4<1>;
L_0xaf2bd03f0 .delay 1 (1,1,1) L_0xaf2bd03f0/d;
v0xaf2a7bc00_0 .net "Cin", 0 0, L_0xaf2bc3ac0;  1 drivers
v0xaf2a7bca0_0 .net "Cout", 0 0, L_0xaf2bd03f0;  1 drivers
v0xaf2a7bd40_0 .net "P", 0 0, L_0xaf2bd01c0;  1 drivers
v0xaf2a7bde0_0 .net "S", 0 0, L_0xaf2bd0230;  1 drivers
v0xaf2a7be80_0 .net "a", 0 0, L_0xaf2bc38e0;  1 drivers
v0xaf2a7bf20_0 .net "b", 0 0, L_0xaf2bc3980;  1 drivers
v0xaf2a7c000_0 .net "naCin", 0 0, L_0xaf2bd0310;  1 drivers
v0xaf2a7c0a0_0 .net "nab", 0 0, L_0xaf2bd02a0;  1 drivers
v0xaf2a7c140_0 .net "nbCin", 0 0, L_0xaf2bd0380;  1 drivers
S_0xaf2a76880 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13000 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a76a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a76880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd0460/d .functor XOR 1, L_0xaf2bc3b60, L_0xaf2bc3c00, C4<0>, C4<0>;
L_0xaf2bd0460 .delay 1 (1,1,1) L_0xaf2bd0460/d;
L_0xaf2bd04d0/d .functor XOR 1, L_0xaf2bd0460, L_0xaf2bc3ca0, C4<0>, C4<0>;
L_0xaf2bd04d0 .delay 1 (1,1,1) L_0xaf2bd04d0/d;
L_0xaf2bd0540/d .functor NAND 1, L_0xaf2bc3b60, L_0xaf2bc3c00, C4<1>, C4<1>;
L_0xaf2bd0540 .delay 1 (1,1,1) L_0xaf2bd0540/d;
L_0xaf2bd05b0/d .functor NAND 1, L_0xaf2bc3b60, L_0xaf2bc3ca0, C4<1>, C4<1>;
L_0xaf2bd05b0 .delay 1 (1,1,1) L_0xaf2bd05b0/d;
L_0xaf2bd0620/d .functor NAND 1, L_0xaf2bc3c00, L_0xaf2bc3ca0, C4<1>, C4<1>;
L_0xaf2bd0620 .delay 1 (1,1,1) L_0xaf2bd0620/d;
L_0xaf2bd0690/d .functor NAND 1, L_0xaf2bd0540, L_0xaf2bd05b0, L_0xaf2bd0620, C4<1>;
L_0xaf2bd0690 .delay 1 (1,1,1) L_0xaf2bd0690/d;
v0xaf2a7c1e0_0 .net "Cin", 0 0, L_0xaf2bc3ca0;  1 drivers
v0xaf2a7c280_0 .net "Cout", 0 0, L_0xaf2bd0690;  1 drivers
v0xaf2a7c320_0 .net "P", 0 0, L_0xaf2bd0460;  1 drivers
v0xaf2a7c3c0_0 .net "S", 0 0, L_0xaf2bd04d0;  1 drivers
v0xaf2a7c460_0 .net "a", 0 0, L_0xaf2bc3b60;  1 drivers
v0xaf2a7c500_0 .net "b", 0 0, L_0xaf2bc3c00;  1 drivers
v0xaf2a7c5a0_0 .net "naCin", 0 0, L_0xaf2bd05b0;  1 drivers
v0xaf2a7c640_0 .net "nab", 0 0, L_0xaf2bd0540;  1 drivers
v0xaf2a7c6e0_0 .net "nbCin", 0 0, L_0xaf2bd0620;  1 drivers
S_0xaf2a76b80 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13040 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a76d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a76b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e6c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd0700/d .functor XOR 1, L_0xaf2bc3a20, L_0xaf2bc3d40, C4<0>, C4<0>;
L_0xaf2bd0700 .delay 1 (1,1,1) L_0xaf2bd0700/d;
L_0xaf2bd0770/d .functor XOR 1, L_0xaf2bd0700, L_0xaf2bc3de0, C4<0>, C4<0>;
L_0xaf2bd0770 .delay 1 (1,1,1) L_0xaf2bd0770/d;
L_0xaf2bd07e0/d .functor NAND 1, L_0xaf2bc3a20, L_0xaf2bc3d40, C4<1>, C4<1>;
L_0xaf2bd07e0 .delay 1 (1,1,1) L_0xaf2bd07e0/d;
L_0xaf2bd0850/d .functor NAND 1, L_0xaf2bc3a20, L_0xaf2bc3de0, C4<1>, C4<1>;
L_0xaf2bd0850 .delay 1 (1,1,1) L_0xaf2bd0850/d;
L_0xaf2bd08c0/d .functor NAND 1, L_0xaf2bc3d40, L_0xaf2bc3de0, C4<1>, C4<1>;
L_0xaf2bd08c0 .delay 1 (1,1,1) L_0xaf2bd08c0/d;
L_0xaf2bd0930/d .functor NAND 1, L_0xaf2bd07e0, L_0xaf2bd0850, L_0xaf2bd08c0, C4<1>;
L_0xaf2bd0930 .delay 1 (1,1,1) L_0xaf2bd0930/d;
v0xaf2a7c780_0 .net "Cin", 0 0, L_0xaf2bc3de0;  1 drivers
v0xaf2a7c820_0 .net "Cout", 0 0, L_0xaf2bd0930;  1 drivers
v0xaf2a7c8c0_0 .net "P", 0 0, L_0xaf2bd0700;  1 drivers
v0xaf2a7c960_0 .net "S", 0 0, L_0xaf2bd0770;  1 drivers
v0xaf2a7ca00_0 .net "a", 0 0, L_0xaf2bc3a20;  1 drivers
v0xaf2a7caa0_0 .net "b", 0 0, L_0xaf2bc3d40;  1 drivers
v0xaf2a7cb40_0 .net "naCin", 0 0, L_0xaf2bd0850;  1 drivers
v0xaf2a7cbe0_0 .net "nab", 0 0, L_0xaf2bd07e0;  1 drivers
v0xaf2a7cc80_0 .net "nbCin", 0 0, L_0xaf2bd08c0;  1 drivers
S_0xaf2a76e80 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a12f40 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a77000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a76e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e7c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd09a0/d .functor XOR 1, L_0xaf2bc3e80, L_0xaf2bc3f20, C4<0>, C4<0>;
L_0xaf2bd09a0 .delay 1 (1,1,1) L_0xaf2bd09a0/d;
L_0xaf2bd0a10/d .functor XOR 1, L_0xaf2bd09a0, L_0xaf2bd4000, C4<0>, C4<0>;
L_0xaf2bd0a10 .delay 1 (1,1,1) L_0xaf2bd0a10/d;
L_0xaf2bd0a80/d .functor NAND 1, L_0xaf2bc3e80, L_0xaf2bc3f20, C4<1>, C4<1>;
L_0xaf2bd0a80 .delay 1 (1,1,1) L_0xaf2bd0a80/d;
L_0xaf2bd0af0/d .functor NAND 1, L_0xaf2bc3e80, L_0xaf2bd4000, C4<1>, C4<1>;
L_0xaf2bd0af0 .delay 1 (1,1,1) L_0xaf2bd0af0/d;
L_0xaf2bd0b60/d .functor NAND 1, L_0xaf2bc3f20, L_0xaf2bd4000, C4<1>, C4<1>;
L_0xaf2bd0b60 .delay 1 (1,1,1) L_0xaf2bd0b60/d;
L_0xaf2bd0bd0/d .functor NAND 1, L_0xaf2bd0a80, L_0xaf2bd0af0, L_0xaf2bd0b60, C4<1>;
L_0xaf2bd0bd0 .delay 1 (1,1,1) L_0xaf2bd0bd0/d;
v0xaf2a7cd20_0 .net "Cin", 0 0, L_0xaf2bd4000;  1 drivers
v0xaf2a7cdc0_0 .net "Cout", 0 0, L_0xaf2bd0bd0;  1 drivers
v0xaf2a7ce60_0 .net "P", 0 0, L_0xaf2bd09a0;  1 drivers
v0xaf2a7cf00_0 .net "S", 0 0, L_0xaf2bd0a10;  1 drivers
v0xaf2a7cfa0_0 .net "a", 0 0, L_0xaf2bc3e80;  1 drivers
v0xaf2a7d040_0 .net "b", 0 0, L_0xaf2bc3f20;  1 drivers
v0xaf2a7d0e0_0 .net "naCin", 0 0, L_0xaf2bd0af0;  1 drivers
v0xaf2a7d180_0 .net "nab", 0 0, L_0xaf2bd0a80;  1 drivers
v0xaf2a7d220_0 .net "nbCin", 0 0, L_0xaf2bd0b60;  1 drivers
S_0xaf2a77180 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13080 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a77300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a77180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd0c40/d .functor XOR 1, L_0xaf2bd40a0, L_0xaf2bd4140, C4<0>, C4<0>;
L_0xaf2bd0c40 .delay 1 (1,1,1) L_0xaf2bd0c40/d;
L_0xaf2bd0cb0/d .functor XOR 1, L_0xaf2bd0c40, L_0xaf2bd41e0, C4<0>, C4<0>;
L_0xaf2bd0cb0 .delay 1 (1,1,1) L_0xaf2bd0cb0/d;
L_0xaf2bd0d20/d .functor NAND 1, L_0xaf2bd40a0, L_0xaf2bd4140, C4<1>, C4<1>;
L_0xaf2bd0d20 .delay 1 (1,1,1) L_0xaf2bd0d20/d;
L_0xaf2bd0d90/d .functor NAND 1, L_0xaf2bd40a0, L_0xaf2bd41e0, C4<1>, C4<1>;
L_0xaf2bd0d90 .delay 1 (1,1,1) L_0xaf2bd0d90/d;
L_0xaf2bd0e00/d .functor NAND 1, L_0xaf2bd4140, L_0xaf2bd41e0, C4<1>, C4<1>;
L_0xaf2bd0e00 .delay 1 (1,1,1) L_0xaf2bd0e00/d;
L_0xaf2bd0e70/d .functor NAND 1, L_0xaf2bd0d20, L_0xaf2bd0d90, L_0xaf2bd0e00, C4<1>;
L_0xaf2bd0e70 .delay 1 (1,1,1) L_0xaf2bd0e70/d;
v0xaf2a7d2c0_0 .net "Cin", 0 0, L_0xaf2bd41e0;  1 drivers
v0xaf2a7d360_0 .net "Cout", 0 0, L_0xaf2bd0e70;  1 drivers
v0xaf2a7d400_0 .net "P", 0 0, L_0xaf2bd0c40;  1 drivers
v0xaf2a7d4a0_0 .net "S", 0 0, L_0xaf2bd0cb0;  1 drivers
v0xaf2a7d540_0 .net "a", 0 0, L_0xaf2bd40a0;  1 drivers
v0xaf2a7d5e0_0 .net "b", 0 0, L_0xaf2bd4140;  1 drivers
v0xaf2a7d680_0 .net "naCin", 0 0, L_0xaf2bd0d90;  1 drivers
v0xaf2a7d720_0 .net "nab", 0 0, L_0xaf2bd0d20;  1 drivers
v0xaf2a7d7c0_0 .net "nbCin", 0 0, L_0xaf2bd0e00;  1 drivers
S_0xaf2a77480 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a130c0 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a77600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a77480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e8c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd0ee0/d .functor XOR 1, L_0xaf2bd4280, L_0xaf2bd4320, C4<0>, C4<0>;
L_0xaf2bd0ee0 .delay 1 (1,1,1) L_0xaf2bd0ee0/d;
L_0xaf2bd0f50/d .functor XOR 1, L_0xaf2bd0ee0, L_0xaf2bd43c0, C4<0>, C4<0>;
L_0xaf2bd0f50 .delay 1 (1,1,1) L_0xaf2bd0f50/d;
L_0xaf2bd0fc0/d .functor NAND 1, L_0xaf2bd4280, L_0xaf2bd4320, C4<1>, C4<1>;
L_0xaf2bd0fc0 .delay 1 (1,1,1) L_0xaf2bd0fc0/d;
L_0xaf2bd1030/d .functor NAND 1, L_0xaf2bd4280, L_0xaf2bd43c0, C4<1>, C4<1>;
L_0xaf2bd1030 .delay 1 (1,1,1) L_0xaf2bd1030/d;
L_0xaf2bd10a0/d .functor NAND 1, L_0xaf2bd4320, L_0xaf2bd43c0, C4<1>, C4<1>;
L_0xaf2bd10a0 .delay 1 (1,1,1) L_0xaf2bd10a0/d;
L_0xaf2bd1110/d .functor NAND 1, L_0xaf2bd0fc0, L_0xaf2bd1030, L_0xaf2bd10a0, C4<1>;
L_0xaf2bd1110 .delay 1 (1,1,1) L_0xaf2bd1110/d;
v0xaf2a7d860_0 .net "Cin", 0 0, L_0xaf2bd43c0;  1 drivers
v0xaf2a7d900_0 .net "Cout", 0 0, L_0xaf2bd1110;  1 drivers
v0xaf2a7d9a0_0 .net "P", 0 0, L_0xaf2bd0ee0;  1 drivers
v0xaf2a7da40_0 .net "S", 0 0, L_0xaf2bd0f50;  1 drivers
v0xaf2a7dae0_0 .net "a", 0 0, L_0xaf2bd4280;  1 drivers
v0xaf2a7db80_0 .net "b", 0 0, L_0xaf2bd4320;  1 drivers
v0xaf2a7dc20_0 .net "naCin", 0 0, L_0xaf2bd1030;  1 drivers
v0xaf2a7dcc0_0 .net "nab", 0 0, L_0xaf2bd0fc0;  1 drivers
v0xaf2a7dd60_0 .net "nbCin", 0 0, L_0xaf2bd10a0;  1 drivers
S_0xaf2a77780 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13100 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a77900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a77780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd1180/d .functor XOR 1, L_0xaf2bd4460, L_0xaf2bd4500, C4<0>, C4<0>;
L_0xaf2bd1180 .delay 1 (1,1,1) L_0xaf2bd1180/d;
L_0xaf2bd11f0/d .functor XOR 1, L_0xaf2bd1180, L_0xaf2bd45a0, C4<0>, C4<0>;
L_0xaf2bd11f0 .delay 1 (1,1,1) L_0xaf2bd11f0/d;
L_0xaf2bd1260/d .functor NAND 1, L_0xaf2bd4460, L_0xaf2bd4500, C4<1>, C4<1>;
L_0xaf2bd1260 .delay 1 (1,1,1) L_0xaf2bd1260/d;
L_0xaf2bd12d0/d .functor NAND 1, L_0xaf2bd4460, L_0xaf2bd45a0, C4<1>, C4<1>;
L_0xaf2bd12d0 .delay 1 (1,1,1) L_0xaf2bd12d0/d;
L_0xaf2bd1340/d .functor NAND 1, L_0xaf2bd4500, L_0xaf2bd45a0, C4<1>, C4<1>;
L_0xaf2bd1340 .delay 1 (1,1,1) L_0xaf2bd1340/d;
L_0xaf2bd13b0/d .functor NAND 1, L_0xaf2bd1260, L_0xaf2bd12d0, L_0xaf2bd1340, C4<1>;
L_0xaf2bd13b0 .delay 1 (1,1,1) L_0xaf2bd13b0/d;
v0xaf2a7de00_0 .net "Cin", 0 0, L_0xaf2bd45a0;  1 drivers
v0xaf2a7dea0_0 .net "Cout", 0 0, L_0xaf2bd13b0;  1 drivers
v0xaf2a7df40_0 .net "P", 0 0, L_0xaf2bd1180;  1 drivers
v0xaf2a7dfe0_0 .net "S", 0 0, L_0xaf2bd11f0;  1 drivers
v0xaf2a7e080_0 .net "a", 0 0, L_0xaf2bd4460;  1 drivers
v0xaf2a7e120_0 .net "b", 0 0, L_0xaf2bd4500;  1 drivers
v0xaf2a7e1c0_0 .net "naCin", 0 0, L_0xaf2bd12d0;  1 drivers
v0xaf2a7e260_0 .net "nab", 0 0, L_0xaf2bd1260;  1 drivers
v0xaf2a7e300_0 .net "nbCin", 0 0, L_0xaf2bd1340;  1 drivers
S_0xaf2a77a80 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13140 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a77c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a77a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e9c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd1420/d .functor XOR 1, L_0xaf2bd4640, L_0xaf2bd46e0, C4<0>, C4<0>;
L_0xaf2bd1420 .delay 1 (1,1,1) L_0xaf2bd1420/d;
L_0xaf2bd1490/d .functor XOR 1, L_0xaf2bd1420, L_0xaf2bd4780, C4<0>, C4<0>;
L_0xaf2bd1490 .delay 1 (1,1,1) L_0xaf2bd1490/d;
L_0xaf2bd1500/d .functor NAND 1, L_0xaf2bd4640, L_0xaf2bd46e0, C4<1>, C4<1>;
L_0xaf2bd1500 .delay 1 (1,1,1) L_0xaf2bd1500/d;
L_0xaf2bd1570/d .functor NAND 1, L_0xaf2bd4640, L_0xaf2bd4780, C4<1>, C4<1>;
L_0xaf2bd1570 .delay 1 (1,1,1) L_0xaf2bd1570/d;
L_0xaf2bd15e0/d .functor NAND 1, L_0xaf2bd46e0, L_0xaf2bd4780, C4<1>, C4<1>;
L_0xaf2bd15e0 .delay 1 (1,1,1) L_0xaf2bd15e0/d;
L_0xaf2bd1650/d .functor NAND 1, L_0xaf2bd1500, L_0xaf2bd1570, L_0xaf2bd15e0, C4<1>;
L_0xaf2bd1650 .delay 1 (1,1,1) L_0xaf2bd1650/d;
v0xaf2a7e3a0_0 .net "Cin", 0 0, L_0xaf2bd4780;  1 drivers
v0xaf2a7e440_0 .net "Cout", 0 0, L_0xaf2bd1650;  1 drivers
v0xaf2a7e4e0_0 .net "P", 0 0, L_0xaf2bd1420;  1 drivers
v0xaf2a7e580_0 .net "S", 0 0, L_0xaf2bd1490;  1 drivers
v0xaf2a7e620_0 .net "a", 0 0, L_0xaf2bd4640;  1 drivers
v0xaf2a7e6c0_0 .net "b", 0 0, L_0xaf2bd46e0;  1 drivers
v0xaf2a7e760_0 .net "naCin", 0 0, L_0xaf2bd1570;  1 drivers
v0xaf2a7e800_0 .net "nab", 0 0, L_0xaf2bd1500;  1 drivers
v0xaf2a7e8a0_0 .net "nbCin", 0 0, L_0xaf2bd15e0;  1 drivers
S_0xaf2a77d80 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13180 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a80000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a77d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ea00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ea40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd16c0/d .functor XOR 1, L_0xaf2bd4820, L_0xaf2bd48c0, C4<0>, C4<0>;
L_0xaf2bd16c0 .delay 1 (1,1,1) L_0xaf2bd16c0/d;
L_0xaf2bd1730/d .functor XOR 1, L_0xaf2bd16c0, L_0xaf2bd4960, C4<0>, C4<0>;
L_0xaf2bd1730 .delay 1 (1,1,1) L_0xaf2bd1730/d;
L_0xaf2bd17a0/d .functor NAND 1, L_0xaf2bd4820, L_0xaf2bd48c0, C4<1>, C4<1>;
L_0xaf2bd17a0 .delay 1 (1,1,1) L_0xaf2bd17a0/d;
L_0xaf2bd1810/d .functor NAND 1, L_0xaf2bd4820, L_0xaf2bd4960, C4<1>, C4<1>;
L_0xaf2bd1810 .delay 1 (1,1,1) L_0xaf2bd1810/d;
L_0xaf2bd1880/d .functor NAND 1, L_0xaf2bd48c0, L_0xaf2bd4960, C4<1>, C4<1>;
L_0xaf2bd1880 .delay 1 (1,1,1) L_0xaf2bd1880/d;
L_0xaf2bd18f0/d .functor NAND 1, L_0xaf2bd17a0, L_0xaf2bd1810, L_0xaf2bd1880, C4<1>;
L_0xaf2bd18f0 .delay 1 (1,1,1) L_0xaf2bd18f0/d;
v0xaf2a7e940_0 .net "Cin", 0 0, L_0xaf2bd4960;  1 drivers
v0xaf2a7e9e0_0 .net "Cout", 0 0, L_0xaf2bd18f0;  1 drivers
v0xaf2a7ea80_0 .net "P", 0 0, L_0xaf2bd16c0;  1 drivers
v0xaf2a7eb20_0 .net "S", 0 0, L_0xaf2bd1730;  1 drivers
v0xaf2a7ebc0_0 .net "a", 0 0, L_0xaf2bd4820;  1 drivers
v0xaf2a7ec60_0 .net "b", 0 0, L_0xaf2bd48c0;  1 drivers
v0xaf2a7ed00_0 .net "naCin", 0 0, L_0xaf2bd1810;  1 drivers
v0xaf2a7eda0_0 .net "nab", 0 0, L_0xaf2bd17a0;  1 drivers
v0xaf2a7ee40_0 .net "nbCin", 0 0, L_0xaf2bd1880;  1 drivers
S_0xaf2a80180 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a131c0 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a80300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a80180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ea80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4eac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd1960/d .functor XOR 1, L_0xaf2bd4a00, L_0xaf2bd4aa0, C4<0>, C4<0>;
L_0xaf2bd1960 .delay 1 (1,1,1) L_0xaf2bd1960/d;
L_0xaf2bd19d0/d .functor XOR 1, L_0xaf2bd1960, L_0xaf2bd4b40, C4<0>, C4<0>;
L_0xaf2bd19d0 .delay 1 (1,1,1) L_0xaf2bd19d0/d;
L_0xaf2bd1a40/d .functor NAND 1, L_0xaf2bd4a00, L_0xaf2bd4aa0, C4<1>, C4<1>;
L_0xaf2bd1a40 .delay 1 (1,1,1) L_0xaf2bd1a40/d;
L_0xaf2bd1ab0/d .functor NAND 1, L_0xaf2bd4a00, L_0xaf2bd4b40, C4<1>, C4<1>;
L_0xaf2bd1ab0 .delay 1 (1,1,1) L_0xaf2bd1ab0/d;
L_0xaf2bd1b20/d .functor NAND 1, L_0xaf2bd4aa0, L_0xaf2bd4b40, C4<1>, C4<1>;
L_0xaf2bd1b20 .delay 1 (1,1,1) L_0xaf2bd1b20/d;
L_0xaf2bd1b90/d .functor NAND 1, L_0xaf2bd1a40, L_0xaf2bd1ab0, L_0xaf2bd1b20, C4<1>;
L_0xaf2bd1b90 .delay 1 (1,1,1) L_0xaf2bd1b90/d;
v0xaf2a7eee0_0 .net "Cin", 0 0, L_0xaf2bd4b40;  1 drivers
v0xaf2a7ef80_0 .net "Cout", 0 0, L_0xaf2bd1b90;  1 drivers
v0xaf2a7f020_0 .net "P", 0 0, L_0xaf2bd1960;  1 drivers
v0xaf2a7f0c0_0 .net "S", 0 0, L_0xaf2bd19d0;  1 drivers
v0xaf2a7f160_0 .net "a", 0 0, L_0xaf2bd4a00;  1 drivers
v0xaf2a7f200_0 .net "b", 0 0, L_0xaf2bd4aa0;  1 drivers
v0xaf2a7f2a0_0 .net "naCin", 0 0, L_0xaf2bd1ab0;  1 drivers
v0xaf2a7f340_0 .net "nab", 0 0, L_0xaf2bd1a40;  1 drivers
v0xaf2a7f3e0_0 .net "nbCin", 0 0, L_0xaf2bd1b20;  1 drivers
S_0xaf2a80480 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13200 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a80600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a80480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4eb00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4eb40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd1c00/d .functor XOR 1, L_0xaf2bd4be0, L_0xaf2bd4c80, C4<0>, C4<0>;
L_0xaf2bd1c00 .delay 1 (1,1,1) L_0xaf2bd1c00/d;
L_0xaf2bd1c70/d .functor XOR 1, L_0xaf2bd1c00, L_0xaf2bd4d20, C4<0>, C4<0>;
L_0xaf2bd1c70 .delay 1 (1,1,1) L_0xaf2bd1c70/d;
L_0xaf2bd1ce0/d .functor NAND 1, L_0xaf2bd4be0, L_0xaf2bd4c80, C4<1>, C4<1>;
L_0xaf2bd1ce0 .delay 1 (1,1,1) L_0xaf2bd1ce0/d;
L_0xaf2bd1d50/d .functor NAND 1, L_0xaf2bd4be0, L_0xaf2bd4d20, C4<1>, C4<1>;
L_0xaf2bd1d50 .delay 1 (1,1,1) L_0xaf2bd1d50/d;
L_0xaf2bd1dc0/d .functor NAND 1, L_0xaf2bd4c80, L_0xaf2bd4d20, C4<1>, C4<1>;
L_0xaf2bd1dc0 .delay 1 (1,1,1) L_0xaf2bd1dc0/d;
L_0xaf2bd1e30/d .functor NAND 1, L_0xaf2bd1ce0, L_0xaf2bd1d50, L_0xaf2bd1dc0, C4<1>;
L_0xaf2bd1e30 .delay 1 (1,1,1) L_0xaf2bd1e30/d;
v0xaf2a7f480_0 .net "Cin", 0 0, L_0xaf2bd4d20;  1 drivers
v0xaf2a7f520_0 .net "Cout", 0 0, L_0xaf2bd1e30;  1 drivers
v0xaf2a7f5c0_0 .net "P", 0 0, L_0xaf2bd1c00;  1 drivers
v0xaf2a7f660_0 .net "S", 0 0, L_0xaf2bd1c70;  1 drivers
v0xaf2a7f700_0 .net "a", 0 0, L_0xaf2bd4be0;  1 drivers
v0xaf2a7f7a0_0 .net "b", 0 0, L_0xaf2bd4c80;  1 drivers
v0xaf2a7f840_0 .net "naCin", 0 0, L_0xaf2bd1d50;  1 drivers
v0xaf2a7f8e0_0 .net "nab", 0 0, L_0xaf2bd1ce0;  1 drivers
v0xaf2a7f980_0 .net "nbCin", 0 0, L_0xaf2bd1dc0;  1 drivers
S_0xaf2a80780 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13240 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2a80900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a80780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4e700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4e740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd1ea0/d .functor XOR 1, L_0xaf2bd4dc0, L_0xaf2bd4e60, C4<0>, C4<0>;
L_0xaf2bd1ea0 .delay 1 (1,1,1) L_0xaf2bd1ea0/d;
L_0xaf2bd1f10/d .functor XOR 1, L_0xaf2bd1ea0, L_0xaf2bd4f00, C4<0>, C4<0>;
L_0xaf2bd1f10 .delay 1 (1,1,1) L_0xaf2bd1f10/d;
L_0xaf2bd1f80/d .functor NAND 1, L_0xaf2bd4dc0, L_0xaf2bd4e60, C4<1>, C4<1>;
L_0xaf2bd1f80 .delay 1 (1,1,1) L_0xaf2bd1f80/d;
L_0xaf2bd1ff0/d .functor NAND 1, L_0xaf2bd4dc0, L_0xaf2bd4f00, C4<1>, C4<1>;
L_0xaf2bd1ff0 .delay 1 (1,1,1) L_0xaf2bd1ff0/d;
L_0xaf2bd2060/d .functor NAND 1, L_0xaf2bd4e60, L_0xaf2bd4f00, C4<1>, C4<1>;
L_0xaf2bd2060 .delay 1 (1,1,1) L_0xaf2bd2060/d;
L_0xaf2bd20d0/d .functor NAND 1, L_0xaf2bd1f80, L_0xaf2bd1ff0, L_0xaf2bd2060, C4<1>;
L_0xaf2bd20d0 .delay 1 (1,1,1) L_0xaf2bd20d0/d;
v0xaf2a7fa20_0 .net "Cin", 0 0, L_0xaf2bd4f00;  1 drivers
v0xaf2a7fac0_0 .net "Cout", 0 0, L_0xaf2bd20d0;  1 drivers
v0xaf2a7fb60_0 .net "P", 0 0, L_0xaf2bd1ea0;  1 drivers
v0xaf2a7fc00_0 .net "S", 0 0, L_0xaf2bd1f10;  1 drivers
v0xaf2a7fca0_0 .net "a", 0 0, L_0xaf2bd4dc0;  1 drivers
v0xaf2a7fd40_0 .net "b", 0 0, L_0xaf2bd4e60;  1 drivers
v0xaf2a7fde0_0 .net "naCin", 0 0, L_0xaf2bd1ff0;  1 drivers
v0xaf2a7fe80_0 .net "nab", 0 0, L_0xaf2bd1f80;  1 drivers
v0xaf2a7ff20_0 .net "nbCin", 0 0, L_0xaf2bd2060;  1 drivers
S_0xaf2a80a80 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a13280 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2a80c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a80a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4eb80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ebc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd2140/d .functor XOR 1, L_0xaf2bd4fa0, L_0xaf2bd5040, C4<0>, C4<0>;
L_0xaf2bd2140 .delay 1 (1,1,1) L_0xaf2bd2140/d;
L_0xaf2bd21b0/d .functor XOR 1, L_0xaf2bd2140, L_0xaf2bd50e0, C4<0>, C4<0>;
L_0xaf2bd21b0 .delay 1 (1,1,1) L_0xaf2bd21b0/d;
L_0xaf2bd2220/d .functor NAND 1, L_0xaf2bd4fa0, L_0xaf2bd5040, C4<1>, C4<1>;
L_0xaf2bd2220 .delay 1 (1,1,1) L_0xaf2bd2220/d;
L_0xaf2bd2290/d .functor NAND 1, L_0xaf2bd4fa0, L_0xaf2bd50e0, C4<1>, C4<1>;
L_0xaf2bd2290 .delay 1 (1,1,1) L_0xaf2bd2290/d;
L_0xaf2bd2300/d .functor NAND 1, L_0xaf2bd5040, L_0xaf2bd50e0, C4<1>, C4<1>;
L_0xaf2bd2300 .delay 1 (1,1,1) L_0xaf2bd2300/d;
L_0xaf2bd2370/d .functor NAND 1, L_0xaf2bd2220, L_0xaf2bd2290, L_0xaf2bd2300, C4<1>;
L_0xaf2bd2370 .delay 1 (1,1,1) L_0xaf2bd2370/d;
v0xaf2a84000_0 .net "Cin", 0 0, L_0xaf2bd50e0;  1 drivers
v0xaf2a840a0_0 .net "Cout", 0 0, L_0xaf2bd2370;  1 drivers
v0xaf2a84140_0 .net "P", 0 0, L_0xaf2bd2140;  1 drivers
v0xaf2a841e0_0 .net "S", 0 0, L_0xaf2bd21b0;  1 drivers
v0xaf2a84280_0 .net "a", 0 0, L_0xaf2bd4fa0;  1 drivers
v0xaf2a84320_0 .net "b", 0 0, L_0xaf2bd5040;  1 drivers
v0xaf2a843c0_0 .net "naCin", 0 0, L_0xaf2bd2290;  1 drivers
v0xaf2a84460_0 .net "nab", 0 0, L_0xaf2bd2220;  1 drivers
v0xaf2a84500_0 .net "nbCin", 0 0, L_0xaf2bd2300;  1 drivers
S_0xaf2a80d80 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2a75500;
 .timescale -9 -9;
P_0xaf2a132c0 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2a80f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a80d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ec00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ec40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd23e0/d .functor XOR 1, L_0xaf2bd5180, L_0xaf2bd5220, C4<0>, C4<0>;
L_0xaf2bd23e0 .delay 1 (1,1,1) L_0xaf2bd23e0/d;
L_0xaf2bd2450/d .functor XOR 1, L_0xaf2bd23e0, L_0xaf2bd52c0, C4<0>, C4<0>;
L_0xaf2bd2450 .delay 1 (1,1,1) L_0xaf2bd2450/d;
L_0xaf2bd24c0/d .functor NAND 1, L_0xaf2bd5180, L_0xaf2bd5220, C4<1>, C4<1>;
L_0xaf2bd24c0 .delay 1 (1,1,1) L_0xaf2bd24c0/d;
L_0xaf2bd2530/d .functor NAND 1, L_0xaf2bd5180, L_0xaf2bd52c0, C4<1>, C4<1>;
L_0xaf2bd2530 .delay 1 (1,1,1) L_0xaf2bd2530/d;
L_0xaf2bd25a0/d .functor NAND 1, L_0xaf2bd5220, L_0xaf2bd52c0, C4<1>, C4<1>;
L_0xaf2bd25a0 .delay 1 (1,1,1) L_0xaf2bd25a0/d;
L_0xaf2bd2610/d .functor NAND 1, L_0xaf2bd24c0, L_0xaf2bd2530, L_0xaf2bd25a0, C4<1>;
L_0xaf2bd2610 .delay 1 (1,1,1) L_0xaf2bd2610/d;
v0xaf2a845a0_0 .net "Cin", 0 0, L_0xaf2bd52c0;  1 drivers
v0xaf2a84640_0 .net "Cout", 0 0, L_0xaf2bd2610;  1 drivers
v0xaf2a846e0_0 .net "P", 0 0, L_0xaf2bd23e0;  1 drivers
v0xaf2a84780_0 .net "S", 0 0, L_0xaf2bd2450;  1 drivers
v0xaf2a84820_0 .net "a", 0 0, L_0xaf2bd5180;  1 drivers
v0xaf2a848c0_0 .net "b", 0 0, L_0xaf2bd5220;  1 drivers
v0xaf2a84960_0 .net "naCin", 0 0, L_0xaf2bd2530;  1 drivers
v0xaf2a84a00_0 .net "nab", 0 0, L_0xaf2bd24c0;  1 drivers
v0xaf2a84aa0_0 .net "nbCin", 0 0, L_0xaf2bd25a0;  1 drivers
S_0xaf2a81080 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a75500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ec80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ecc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd2680/d .functor XOR 1, L_0xaf2bd5360, L_0xaf2bd5400, C4<0>, C4<0>;
L_0xaf2bd2680 .delay 1 (1,1,1) L_0xaf2bd2680/d;
L_0xaf2bd26f0/d .functor XOR 1, L_0xaf2bd2680, v0xaf2a85680_0, C4<0>, C4<0>;
L_0xaf2bd26f0 .delay 1 (1,1,1) L_0xaf2bd26f0/d;
L_0xaf2bd2760/d .functor NAND 1, L_0xaf2bd5360, L_0xaf2bd5400, C4<1>, C4<1>;
L_0xaf2bd2760 .delay 1 (1,1,1) L_0xaf2bd2760/d;
L_0xaf2bd27d0/d .functor NAND 1, L_0xaf2bd5360, v0xaf2a85680_0, C4<1>, C4<1>;
L_0xaf2bd27d0 .delay 1 (1,1,1) L_0xaf2bd27d0/d;
L_0xaf2bd2840/d .functor NAND 1, L_0xaf2bd5400, v0xaf2a85680_0, C4<1>, C4<1>;
L_0xaf2bd2840 .delay 1 (1,1,1) L_0xaf2bd2840/d;
L_0xaf2bd28b0/d .functor NAND 1, L_0xaf2bd2760, L_0xaf2bd27d0, L_0xaf2bd2840, C4<1>;
L_0xaf2bd28b0 .delay 1 (1,1,1) L_0xaf2bd28b0/d;
v0xaf2a84b40_0 .net "Cin", 0 0, v0xaf2a85680_0;  alias, 1 drivers
v0xaf2a84be0_0 .net "Cout", 0 0, L_0xaf2bd28b0;  1 drivers
v0xaf2a84c80_0 .net "P", 0 0, L_0xaf2bd2680;  1 drivers
v0xaf2a84d20_0 .net "S", 0 0, L_0xaf2bd26f0;  1 drivers
v0xaf2a84dc0_0 .net "a", 0 0, L_0xaf2bd5360;  1 drivers
v0xaf2a84e60_0 .net "b", 0 0, L_0xaf2bd5400;  1 drivers
v0xaf2a84f00_0 .net "naCin", 0 0, L_0xaf2bd27d0;  1 drivers
v0xaf2a84fa0_0 .net "nab", 0 0, L_0xaf2bd2760;  1 drivers
v0xaf2a85040_0 .net "nbCin", 0 0, L_0xaf2bd2840;  1 drivers
S_0xaf2a81200 .scope generate, "WIDTH_TEST[21]" "WIDTH_TEST[21]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a13340 .param/l "w" 1 3 21, +C4<010101>;
v0xaf2a914a0_0 .var "A", 20 0;
v0xaf2a91540_0 .var "B", 20 0;
v0xaf2a915e0_0 .var "Cin", 0 0;
v0xaf2a91680_0 .net "Cout", 0 0, L_0xaf2bd7c00;  1 drivers
v0xaf2a91720_0 .net "P", 20 0, L_0xaf3162440;  1 drivers
v0xaf2a917c0_0 .net "S", 20 0, L_0xaf31624e0;  1 drivers
v0xaf2a91860_0 .var "expected_sum", 21 0;
S_0xaf2a81380 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a81200;
 .timescale -9 -9;
    .port_info 0 /INPUT 21 "A";
    .port_info 1 /INPUT 21 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 21 "P";
    .port_info 5 /OUTPUT 21 "S";
P_0xaf2a13380 .param/l "N" 0 4 4, +C4<00000000000000000000000000010101>;
v0xaf2a91040_0 .net "A", 20 0, v0xaf2a914a0_0;  1 drivers
v0xaf2a910e0_0 .net "B", 20 0, v0xaf2a91540_0;  1 drivers
v0xaf2a91180_0 .net "C", 20 0, L_0xaf31623a0;  1 drivers
v0xaf2a91220_0 .net "Cin", 0 0, v0xaf2a915e0_0;  1 drivers
v0xaf2a912c0_0 .net "Cout", 0 0, L_0xaf2bd7c00;  alias, 1 drivers
v0xaf2a91360_0 .net "P", 20 0, L_0xaf3162440;  alias, 1 drivers
v0xaf2a91400_0 .net "S", 20 0, L_0xaf31624e0;  alias, 1 drivers
L_0xaf2bd5540 .part v0xaf2a914a0_0, 1, 1;
L_0xaf2bd55e0 .part v0xaf2a91540_0, 1, 1;
L_0xaf2bd5680 .part L_0xaf31623a0, 0, 1;
L_0xaf2bd5720 .part v0xaf2a914a0_0, 2, 1;
L_0xaf2bd57c0 .part v0xaf2a91540_0, 2, 1;
L_0xaf2bd5860 .part L_0xaf31623a0, 1, 1;
L_0xaf2bd5900 .part v0xaf2a914a0_0, 3, 1;
L_0xaf2bd59a0 .part v0xaf2a91540_0, 3, 1;
L_0xaf2bd5a40 .part L_0xaf31623a0, 2, 1;
L_0xaf2bd5ae0 .part v0xaf2a914a0_0, 4, 1;
L_0xaf2bd5b80 .part v0xaf2a91540_0, 4, 1;
L_0xaf2bd5c20 .part L_0xaf31623a0, 3, 1;
L_0xaf2bd5cc0 .part v0xaf2a914a0_0, 5, 1;
L_0xaf2bd5d60 .part v0xaf2a91540_0, 5, 1;
L_0xaf2bd5e00 .part L_0xaf31623a0, 4, 1;
L_0xaf2bd5ea0 .part v0xaf2a914a0_0, 6, 1;
L_0xaf2bd5f40 .part v0xaf2a91540_0, 6, 1;
L_0xaf2bd6080 .part L_0xaf31623a0, 5, 1;
L_0xaf2bd6120 .part v0xaf2a914a0_0, 7, 1;
L_0xaf2bd61c0 .part v0xaf2a91540_0, 7, 1;
L_0xaf2bd6260 .part L_0xaf31623a0, 6, 1;
L_0xaf2bd5fe0 .part v0xaf2a914a0_0, 8, 1;
L_0xaf2bd6300 .part v0xaf2a91540_0, 8, 1;
L_0xaf2bd63a0 .part L_0xaf31623a0, 7, 1;
L_0xaf2bd6440 .part v0xaf2a914a0_0, 9, 1;
L_0xaf2bd64e0 .part v0xaf2a91540_0, 9, 1;
L_0xaf2bd6580 .part L_0xaf31623a0, 8, 1;
L_0xaf2bd6620 .part v0xaf2a914a0_0, 10, 1;
L_0xaf2bd66c0 .part v0xaf2a91540_0, 10, 1;
L_0xaf2bd6760 .part L_0xaf31623a0, 9, 1;
L_0xaf2bd6800 .part v0xaf2a914a0_0, 11, 1;
L_0xaf2bd68a0 .part v0xaf2a91540_0, 11, 1;
L_0xaf2bd6940 .part L_0xaf31623a0, 10, 1;
L_0xaf2bd69e0 .part v0xaf2a914a0_0, 12, 1;
L_0xaf2bd6a80 .part v0xaf2a91540_0, 12, 1;
L_0xaf2bd6b20 .part L_0xaf31623a0, 11, 1;
L_0xaf2bd6bc0 .part v0xaf2a914a0_0, 13, 1;
L_0xaf2bd6c60 .part v0xaf2a91540_0, 13, 1;
L_0xaf2bd6d00 .part L_0xaf31623a0, 12, 1;
L_0xaf2bd6da0 .part v0xaf2a914a0_0, 14, 1;
L_0xaf2bd6e40 .part v0xaf2a91540_0, 14, 1;
L_0xaf2bd6ee0 .part L_0xaf31623a0, 13, 1;
L_0xaf2bd6f80 .part v0xaf2a914a0_0, 15, 1;
L_0xaf2bd7020 .part v0xaf2a91540_0, 15, 1;
L_0xaf2bd70c0 .part L_0xaf31623a0, 14, 1;
L_0xaf2bd7160 .part v0xaf2a914a0_0, 16, 1;
L_0xaf2bd7200 .part v0xaf2a91540_0, 16, 1;
L_0xaf2bd72a0 .part L_0xaf31623a0, 15, 1;
L_0xaf2bd7340 .part v0xaf2a914a0_0, 17, 1;
L_0xaf2bd73e0 .part v0xaf2a91540_0, 17, 1;
L_0xaf2bd7480 .part L_0xaf31623a0, 16, 1;
L_0xaf2bd7520 .part v0xaf2a914a0_0, 18, 1;
L_0xaf2bd75c0 .part v0xaf2a91540_0, 18, 1;
L_0xaf2bd7660 .part L_0xaf31623a0, 17, 1;
L_0xaf2bd7700 .part v0xaf2a914a0_0, 19, 1;
L_0xaf2bd77a0 .part v0xaf2a91540_0, 19, 1;
L_0xaf2bd7840 .part L_0xaf31623a0, 18, 1;
L_0xaf2bd78e0 .part v0xaf2a914a0_0, 20, 1;
L_0xaf2bd7980 .part v0xaf2a91540_0, 20, 1;
L_0xaf2bd7a20 .part L_0xaf31623a0, 19, 1;
L_0xaf2bd7ac0 .part v0xaf2a914a0_0, 0, 1;
L_0xaf2bd7b60 .part v0xaf2a91540_0, 0, 1;
LS_0xaf31623a0_0_0 .concat8 [ 1 1 1 1], L_0xaf2be1ff0, L_0xaf2bd2b50, L_0xaf2bd2df0, L_0xaf2bd3090;
LS_0xaf31623a0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bd3330, L_0xaf2bd35d0, L_0xaf2bd3870, L_0xaf2bd3b10;
LS_0xaf31623a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd3db0, L_0xaf2be0070, L_0xaf2be0310, L_0xaf2be05b0;
LS_0xaf31623a0_0_12 .concat8 [ 1 1 1 1], L_0xaf2be0850, L_0xaf2be0af0, L_0xaf2be0d90, L_0xaf2be1030;
LS_0xaf31623a0_0_16 .concat8 [ 1 1 1 1], L_0xaf2be12d0, L_0xaf2be1570, L_0xaf2be1810, L_0xaf2be1ab0;
LS_0xaf31623a0_0_20 .concat8 [ 1 0 0 0], L_0xaf2be1d50;
LS_0xaf31623a0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31623a0_0_0, LS_0xaf31623a0_0_4, LS_0xaf31623a0_0_8, LS_0xaf31623a0_0_12;
LS_0xaf31623a0_1_4 .concat8 [ 4 1 0 0], LS_0xaf31623a0_0_16, LS_0xaf31623a0_0_20;
L_0xaf31623a0 .concat8 [ 16 5 0 0], LS_0xaf31623a0_1_0, LS_0xaf31623a0_1_4;
LS_0xaf3162440_0_0 .concat8 [ 1 1 1 1], L_0xaf2be1dc0, L_0xaf2bd2920, L_0xaf2bd2bc0, L_0xaf2bd2e60;
LS_0xaf3162440_0_4 .concat8 [ 1 1 1 1], L_0xaf2bd3100, L_0xaf2bd33a0, L_0xaf2bd3640, L_0xaf2bd38e0;
LS_0xaf3162440_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd3b80, L_0xaf2bd3e20, L_0xaf2be00e0, L_0xaf2be0380;
LS_0xaf3162440_0_12 .concat8 [ 1 1 1 1], L_0xaf2be0620, L_0xaf2be08c0, L_0xaf2be0b60, L_0xaf2be0e00;
LS_0xaf3162440_0_16 .concat8 [ 1 1 1 1], L_0xaf2be10a0, L_0xaf2be1340, L_0xaf2be15e0, L_0xaf2be1880;
LS_0xaf3162440_0_20 .concat8 [ 1 0 0 0], L_0xaf2be1b20;
LS_0xaf3162440_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162440_0_0, LS_0xaf3162440_0_4, LS_0xaf3162440_0_8, LS_0xaf3162440_0_12;
LS_0xaf3162440_1_4 .concat8 [ 4 1 0 0], LS_0xaf3162440_0_16, LS_0xaf3162440_0_20;
L_0xaf3162440 .concat8 [ 16 5 0 0], LS_0xaf3162440_1_0, LS_0xaf3162440_1_4;
LS_0xaf31624e0_0_0 .concat8 [ 1 1 1 1], L_0xaf2be1e30, L_0xaf2bd2990, L_0xaf2bd2c30, L_0xaf2bd2ed0;
LS_0xaf31624e0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bd3170, L_0xaf2bd3410, L_0xaf2bd36b0, L_0xaf2bd3950;
LS_0xaf31624e0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bd3bf0, L_0xaf2bd3e90, L_0xaf2be0150, L_0xaf2be03f0;
LS_0xaf31624e0_0_12 .concat8 [ 1 1 1 1], L_0xaf2be0690, L_0xaf2be0930, L_0xaf2be0bd0, L_0xaf2be0e70;
LS_0xaf31624e0_0_16 .concat8 [ 1 1 1 1], L_0xaf2be1110, L_0xaf2be13b0, L_0xaf2be1650, L_0xaf2be18f0;
LS_0xaf31624e0_0_20 .concat8 [ 1 0 0 0], L_0xaf2be1b90;
LS_0xaf31624e0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31624e0_0_0, LS_0xaf31624e0_0_4, LS_0xaf31624e0_0_8, LS_0xaf31624e0_0_12;
LS_0xaf31624e0_1_4 .concat8 [ 4 1 0 0], LS_0xaf31624e0_0_16, LS_0xaf31624e0_0_20;
L_0xaf31624e0 .concat8 [ 16 5 0 0], LS_0xaf31624e0_1_0, LS_0xaf31624e0_1_4;
L_0xaf2bd7c00 .part L_0xaf31623a0, 20, 1;
S_0xaf2a81500 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a133c0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a81680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a81500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ed00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ed40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd2920/d .functor XOR 1, L_0xaf2bd5540, L_0xaf2bd55e0, C4<0>, C4<0>;
L_0xaf2bd2920 .delay 1 (1,1,1) L_0xaf2bd2920/d;
L_0xaf2bd2990/d .functor XOR 1, L_0xaf2bd2920, L_0xaf2bd5680, C4<0>, C4<0>;
L_0xaf2bd2990 .delay 1 (1,1,1) L_0xaf2bd2990/d;
L_0xaf2bd2a00/d .functor NAND 1, L_0xaf2bd5540, L_0xaf2bd55e0, C4<1>, C4<1>;
L_0xaf2bd2a00 .delay 1 (1,1,1) L_0xaf2bd2a00/d;
L_0xaf2bd2a70/d .functor NAND 1, L_0xaf2bd5540, L_0xaf2bd5680, C4<1>, C4<1>;
L_0xaf2bd2a70 .delay 1 (1,1,1) L_0xaf2bd2a70/d;
L_0xaf2bd2ae0/d .functor NAND 1, L_0xaf2bd55e0, L_0xaf2bd5680, C4<1>, C4<1>;
L_0xaf2bd2ae0 .delay 1 (1,1,1) L_0xaf2bd2ae0/d;
L_0xaf2bd2b50/d .functor NAND 1, L_0xaf2bd2a00, L_0xaf2bd2a70, L_0xaf2bd2ae0, C4<1>;
L_0xaf2bd2b50 .delay 1 (1,1,1) L_0xaf2bd2b50/d;
v0xaf2a859a0_0 .net "Cin", 0 0, L_0xaf2bd5680;  1 drivers
v0xaf2a85a40_0 .net "Cout", 0 0, L_0xaf2bd2b50;  1 drivers
v0xaf2a85ae0_0 .net "P", 0 0, L_0xaf2bd2920;  1 drivers
v0xaf2a85b80_0 .net "S", 0 0, L_0xaf2bd2990;  1 drivers
v0xaf2a85c20_0 .net "a", 0 0, L_0xaf2bd5540;  1 drivers
v0xaf2a85cc0_0 .net "b", 0 0, L_0xaf2bd55e0;  1 drivers
v0xaf2a85d60_0 .net "naCin", 0 0, L_0xaf2bd2a70;  1 drivers
v0xaf2a85e00_0 .net "nab", 0 0, L_0xaf2bd2a00;  1 drivers
v0xaf2a85ea0_0 .net "nbCin", 0 0, L_0xaf2bd2ae0;  1 drivers
S_0xaf2a81800 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13400 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a81980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a81800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ed80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4edc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd2bc0/d .functor XOR 1, L_0xaf2bd5720, L_0xaf2bd57c0, C4<0>, C4<0>;
L_0xaf2bd2bc0 .delay 1 (1,1,1) L_0xaf2bd2bc0/d;
L_0xaf2bd2c30/d .functor XOR 1, L_0xaf2bd2bc0, L_0xaf2bd5860, C4<0>, C4<0>;
L_0xaf2bd2c30 .delay 1 (1,1,1) L_0xaf2bd2c30/d;
L_0xaf2bd2ca0/d .functor NAND 1, L_0xaf2bd5720, L_0xaf2bd57c0, C4<1>, C4<1>;
L_0xaf2bd2ca0 .delay 1 (1,1,1) L_0xaf2bd2ca0/d;
L_0xaf2bd2d10/d .functor NAND 1, L_0xaf2bd5720, L_0xaf2bd5860, C4<1>, C4<1>;
L_0xaf2bd2d10 .delay 1 (1,1,1) L_0xaf2bd2d10/d;
L_0xaf2bd2d80/d .functor NAND 1, L_0xaf2bd57c0, L_0xaf2bd5860, C4<1>, C4<1>;
L_0xaf2bd2d80 .delay 1 (1,1,1) L_0xaf2bd2d80/d;
L_0xaf2bd2df0/d .functor NAND 1, L_0xaf2bd2ca0, L_0xaf2bd2d10, L_0xaf2bd2d80, C4<1>;
L_0xaf2bd2df0 .delay 1 (1,1,1) L_0xaf2bd2df0/d;
v0xaf2a85f40_0 .net "Cin", 0 0, L_0xaf2bd5860;  1 drivers
v0xaf2a85fe0_0 .net "Cout", 0 0, L_0xaf2bd2df0;  1 drivers
v0xaf2a86080_0 .net "P", 0 0, L_0xaf2bd2bc0;  1 drivers
v0xaf2a86120_0 .net "S", 0 0, L_0xaf2bd2c30;  1 drivers
v0xaf2a861c0_0 .net "a", 0 0, L_0xaf2bd5720;  1 drivers
v0xaf2a86260_0 .net "b", 0 0, L_0xaf2bd57c0;  1 drivers
v0xaf2a86300_0 .net "naCin", 0 0, L_0xaf2bd2d10;  1 drivers
v0xaf2a863a0_0 .net "nab", 0 0, L_0xaf2bd2ca0;  1 drivers
v0xaf2a86440_0 .net "nbCin", 0 0, L_0xaf2bd2d80;  1 drivers
S_0xaf2a81b00 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13440 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a81c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a81b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ee00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ee40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd2e60/d .functor XOR 1, L_0xaf2bd5900, L_0xaf2bd59a0, C4<0>, C4<0>;
L_0xaf2bd2e60 .delay 1 (1,1,1) L_0xaf2bd2e60/d;
L_0xaf2bd2ed0/d .functor XOR 1, L_0xaf2bd2e60, L_0xaf2bd5a40, C4<0>, C4<0>;
L_0xaf2bd2ed0 .delay 1 (1,1,1) L_0xaf2bd2ed0/d;
L_0xaf2bd2f40/d .functor NAND 1, L_0xaf2bd5900, L_0xaf2bd59a0, C4<1>, C4<1>;
L_0xaf2bd2f40 .delay 1 (1,1,1) L_0xaf2bd2f40/d;
L_0xaf2bd2fb0/d .functor NAND 1, L_0xaf2bd5900, L_0xaf2bd5a40, C4<1>, C4<1>;
L_0xaf2bd2fb0 .delay 1 (1,1,1) L_0xaf2bd2fb0/d;
L_0xaf2bd3020/d .functor NAND 1, L_0xaf2bd59a0, L_0xaf2bd5a40, C4<1>, C4<1>;
L_0xaf2bd3020 .delay 1 (1,1,1) L_0xaf2bd3020/d;
L_0xaf2bd3090/d .functor NAND 1, L_0xaf2bd2f40, L_0xaf2bd2fb0, L_0xaf2bd3020, C4<1>;
L_0xaf2bd3090 .delay 1 (1,1,1) L_0xaf2bd3090/d;
v0xaf2a864e0_0 .net "Cin", 0 0, L_0xaf2bd5a40;  1 drivers
v0xaf2a86580_0 .net "Cout", 0 0, L_0xaf2bd3090;  1 drivers
v0xaf2a86620_0 .net "P", 0 0, L_0xaf2bd2e60;  1 drivers
v0xaf2a866c0_0 .net "S", 0 0, L_0xaf2bd2ed0;  1 drivers
v0xaf2a86760_0 .net "a", 0 0, L_0xaf2bd5900;  1 drivers
v0xaf2a86800_0 .net "b", 0 0, L_0xaf2bd59a0;  1 drivers
v0xaf2a868a0_0 .net "naCin", 0 0, L_0xaf2bd2fb0;  1 drivers
v0xaf2a86940_0 .net "nab", 0 0, L_0xaf2bd2f40;  1 drivers
v0xaf2a869e0_0 .net "nbCin", 0 0, L_0xaf2bd3020;  1 drivers
S_0xaf2a81e00 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13480 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a81f80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a81e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ee80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4eec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd3100/d .functor XOR 1, L_0xaf2bd5ae0, L_0xaf2bd5b80, C4<0>, C4<0>;
L_0xaf2bd3100 .delay 1 (1,1,1) L_0xaf2bd3100/d;
L_0xaf2bd3170/d .functor XOR 1, L_0xaf2bd3100, L_0xaf2bd5c20, C4<0>, C4<0>;
L_0xaf2bd3170 .delay 1 (1,1,1) L_0xaf2bd3170/d;
L_0xaf2bd31e0/d .functor NAND 1, L_0xaf2bd5ae0, L_0xaf2bd5b80, C4<1>, C4<1>;
L_0xaf2bd31e0 .delay 1 (1,1,1) L_0xaf2bd31e0/d;
L_0xaf2bd3250/d .functor NAND 1, L_0xaf2bd5ae0, L_0xaf2bd5c20, C4<1>, C4<1>;
L_0xaf2bd3250 .delay 1 (1,1,1) L_0xaf2bd3250/d;
L_0xaf2bd32c0/d .functor NAND 1, L_0xaf2bd5b80, L_0xaf2bd5c20, C4<1>, C4<1>;
L_0xaf2bd32c0 .delay 1 (1,1,1) L_0xaf2bd32c0/d;
L_0xaf2bd3330/d .functor NAND 1, L_0xaf2bd31e0, L_0xaf2bd3250, L_0xaf2bd32c0, C4<1>;
L_0xaf2bd3330 .delay 1 (1,1,1) L_0xaf2bd3330/d;
v0xaf2a86a80_0 .net "Cin", 0 0, L_0xaf2bd5c20;  1 drivers
v0xaf2a86b20_0 .net "Cout", 0 0, L_0xaf2bd3330;  1 drivers
v0xaf2a86bc0_0 .net "P", 0 0, L_0xaf2bd3100;  1 drivers
v0xaf2a86c60_0 .net "S", 0 0, L_0xaf2bd3170;  1 drivers
v0xaf2a86d00_0 .net "a", 0 0, L_0xaf2bd5ae0;  1 drivers
v0xaf2a86da0_0 .net "b", 0 0, L_0xaf2bd5b80;  1 drivers
v0xaf2a86e40_0 .net "naCin", 0 0, L_0xaf2bd3250;  1 drivers
v0xaf2a86ee0_0 .net "nab", 0 0, L_0xaf2bd31e0;  1 drivers
v0xaf2a86f80_0 .net "nbCin", 0 0, L_0xaf2bd32c0;  1 drivers
S_0xaf2a82100 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13500 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a82280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a82100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ef00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ef40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd33a0/d .functor XOR 1, L_0xaf2bd5cc0, L_0xaf2bd5d60, C4<0>, C4<0>;
L_0xaf2bd33a0 .delay 1 (1,1,1) L_0xaf2bd33a0/d;
L_0xaf2bd3410/d .functor XOR 1, L_0xaf2bd33a0, L_0xaf2bd5e00, C4<0>, C4<0>;
L_0xaf2bd3410 .delay 1 (1,1,1) L_0xaf2bd3410/d;
L_0xaf2bd3480/d .functor NAND 1, L_0xaf2bd5cc0, L_0xaf2bd5d60, C4<1>, C4<1>;
L_0xaf2bd3480 .delay 1 (1,1,1) L_0xaf2bd3480/d;
L_0xaf2bd34f0/d .functor NAND 1, L_0xaf2bd5cc0, L_0xaf2bd5e00, C4<1>, C4<1>;
L_0xaf2bd34f0 .delay 1 (1,1,1) L_0xaf2bd34f0/d;
L_0xaf2bd3560/d .functor NAND 1, L_0xaf2bd5d60, L_0xaf2bd5e00, C4<1>, C4<1>;
L_0xaf2bd3560 .delay 1 (1,1,1) L_0xaf2bd3560/d;
L_0xaf2bd35d0/d .functor NAND 1, L_0xaf2bd3480, L_0xaf2bd34f0, L_0xaf2bd3560, C4<1>;
L_0xaf2bd35d0 .delay 1 (1,1,1) L_0xaf2bd35d0/d;
v0xaf2a87020_0 .net "Cin", 0 0, L_0xaf2bd5e00;  1 drivers
v0xaf2a870c0_0 .net "Cout", 0 0, L_0xaf2bd35d0;  1 drivers
v0xaf2a87160_0 .net "P", 0 0, L_0xaf2bd33a0;  1 drivers
v0xaf2a87200_0 .net "S", 0 0, L_0xaf2bd3410;  1 drivers
v0xaf2a872a0_0 .net "a", 0 0, L_0xaf2bd5cc0;  1 drivers
v0xaf2a87340_0 .net "b", 0 0, L_0xaf2bd5d60;  1 drivers
v0xaf2a873e0_0 .net "naCin", 0 0, L_0xaf2bd34f0;  1 drivers
v0xaf2a87480_0 .net "nab", 0 0, L_0xaf2bd3480;  1 drivers
v0xaf2a87520_0 .net "nbCin", 0 0, L_0xaf2bd3560;  1 drivers
S_0xaf2a82400 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13540 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a82580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a82400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ef80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4efc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd3640/d .functor XOR 1, L_0xaf2bd5ea0, L_0xaf2bd5f40, C4<0>, C4<0>;
L_0xaf2bd3640 .delay 1 (1,1,1) L_0xaf2bd3640/d;
L_0xaf2bd36b0/d .functor XOR 1, L_0xaf2bd3640, L_0xaf2bd6080, C4<0>, C4<0>;
L_0xaf2bd36b0 .delay 1 (1,1,1) L_0xaf2bd36b0/d;
L_0xaf2bd3720/d .functor NAND 1, L_0xaf2bd5ea0, L_0xaf2bd5f40, C4<1>, C4<1>;
L_0xaf2bd3720 .delay 1 (1,1,1) L_0xaf2bd3720/d;
L_0xaf2bd3790/d .functor NAND 1, L_0xaf2bd5ea0, L_0xaf2bd6080, C4<1>, C4<1>;
L_0xaf2bd3790 .delay 1 (1,1,1) L_0xaf2bd3790/d;
L_0xaf2bd3800/d .functor NAND 1, L_0xaf2bd5f40, L_0xaf2bd6080, C4<1>, C4<1>;
L_0xaf2bd3800 .delay 1 (1,1,1) L_0xaf2bd3800/d;
L_0xaf2bd3870/d .functor NAND 1, L_0xaf2bd3720, L_0xaf2bd3790, L_0xaf2bd3800, C4<1>;
L_0xaf2bd3870 .delay 1 (1,1,1) L_0xaf2bd3870/d;
v0xaf2a875c0_0 .net "Cin", 0 0, L_0xaf2bd6080;  1 drivers
v0xaf2a87660_0 .net "Cout", 0 0, L_0xaf2bd3870;  1 drivers
v0xaf2a87700_0 .net "P", 0 0, L_0xaf2bd3640;  1 drivers
v0xaf2a877a0_0 .net "S", 0 0, L_0xaf2bd36b0;  1 drivers
v0xaf2a87840_0 .net "a", 0 0, L_0xaf2bd5ea0;  1 drivers
v0xaf2a878e0_0 .net "b", 0 0, L_0xaf2bd5f40;  1 drivers
v0xaf2a87980_0 .net "naCin", 0 0, L_0xaf2bd3790;  1 drivers
v0xaf2a87a20_0 .net "nab", 0 0, L_0xaf2bd3720;  1 drivers
v0xaf2a87ac0_0 .net "nbCin", 0 0, L_0xaf2bd3800;  1 drivers
S_0xaf2a82700 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13580 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a82880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a82700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd38e0/d .functor XOR 1, L_0xaf2bd6120, L_0xaf2bd61c0, C4<0>, C4<0>;
L_0xaf2bd38e0 .delay 1 (1,1,1) L_0xaf2bd38e0/d;
L_0xaf2bd3950/d .functor XOR 1, L_0xaf2bd38e0, L_0xaf2bd6260, C4<0>, C4<0>;
L_0xaf2bd3950 .delay 1 (1,1,1) L_0xaf2bd3950/d;
L_0xaf2bd39c0/d .functor NAND 1, L_0xaf2bd6120, L_0xaf2bd61c0, C4<1>, C4<1>;
L_0xaf2bd39c0 .delay 1 (1,1,1) L_0xaf2bd39c0/d;
L_0xaf2bd3a30/d .functor NAND 1, L_0xaf2bd6120, L_0xaf2bd6260, C4<1>, C4<1>;
L_0xaf2bd3a30 .delay 1 (1,1,1) L_0xaf2bd3a30/d;
L_0xaf2bd3aa0/d .functor NAND 1, L_0xaf2bd61c0, L_0xaf2bd6260, C4<1>, C4<1>;
L_0xaf2bd3aa0 .delay 1 (1,1,1) L_0xaf2bd3aa0/d;
L_0xaf2bd3b10/d .functor NAND 1, L_0xaf2bd39c0, L_0xaf2bd3a30, L_0xaf2bd3aa0, C4<1>;
L_0xaf2bd3b10 .delay 1 (1,1,1) L_0xaf2bd3b10/d;
v0xaf2a87b60_0 .net "Cin", 0 0, L_0xaf2bd6260;  1 drivers
v0xaf2a87c00_0 .net "Cout", 0 0, L_0xaf2bd3b10;  1 drivers
v0xaf2a87ca0_0 .net "P", 0 0, L_0xaf2bd38e0;  1 drivers
v0xaf2a87d40_0 .net "S", 0 0, L_0xaf2bd3950;  1 drivers
v0xaf2a87de0_0 .net "a", 0 0, L_0xaf2bd6120;  1 drivers
v0xaf2a87e80_0 .net "b", 0 0, L_0xaf2bd61c0;  1 drivers
v0xaf2a87f20_0 .net "naCin", 0 0, L_0xaf2bd3a30;  1 drivers
v0xaf2a88000_0 .net "nab", 0 0, L_0xaf2bd39c0;  1 drivers
v0xaf2a880a0_0 .net "nbCin", 0 0, L_0xaf2bd3aa0;  1 drivers
S_0xaf2a82a00 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a135c0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a82b80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a82a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f0c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd3b80/d .functor XOR 1, L_0xaf2bd5fe0, L_0xaf2bd6300, C4<0>, C4<0>;
L_0xaf2bd3b80 .delay 1 (1,1,1) L_0xaf2bd3b80/d;
L_0xaf2bd3bf0/d .functor XOR 1, L_0xaf2bd3b80, L_0xaf2bd63a0, C4<0>, C4<0>;
L_0xaf2bd3bf0 .delay 1 (1,1,1) L_0xaf2bd3bf0/d;
L_0xaf2bd3c60/d .functor NAND 1, L_0xaf2bd5fe0, L_0xaf2bd6300, C4<1>, C4<1>;
L_0xaf2bd3c60 .delay 1 (1,1,1) L_0xaf2bd3c60/d;
L_0xaf2bd3cd0/d .functor NAND 1, L_0xaf2bd5fe0, L_0xaf2bd63a0, C4<1>, C4<1>;
L_0xaf2bd3cd0 .delay 1 (1,1,1) L_0xaf2bd3cd0/d;
L_0xaf2bd3d40/d .functor NAND 1, L_0xaf2bd6300, L_0xaf2bd63a0, C4<1>, C4<1>;
L_0xaf2bd3d40 .delay 1 (1,1,1) L_0xaf2bd3d40/d;
L_0xaf2bd3db0/d .functor NAND 1, L_0xaf2bd3c60, L_0xaf2bd3cd0, L_0xaf2bd3d40, C4<1>;
L_0xaf2bd3db0 .delay 1 (1,1,1) L_0xaf2bd3db0/d;
v0xaf2a88140_0 .net "Cin", 0 0, L_0xaf2bd63a0;  1 drivers
v0xaf2a881e0_0 .net "Cout", 0 0, L_0xaf2bd3db0;  1 drivers
v0xaf2a88280_0 .net "P", 0 0, L_0xaf2bd3b80;  1 drivers
v0xaf2a88320_0 .net "S", 0 0, L_0xaf2bd3bf0;  1 drivers
v0xaf2a883c0_0 .net "a", 0 0, L_0xaf2bd5fe0;  1 drivers
v0xaf2a88460_0 .net "b", 0 0, L_0xaf2bd6300;  1 drivers
v0xaf2a88500_0 .net "naCin", 0 0, L_0xaf2bd3cd0;  1 drivers
v0xaf2a885a0_0 .net "nab", 0 0, L_0xaf2bd3c60;  1 drivers
v0xaf2a88640_0 .net "nbCin", 0 0, L_0xaf2bd3d40;  1 drivers
S_0xaf2a82d00 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a134c0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a82e80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a82d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f1c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bd3e20/d .functor XOR 1, L_0xaf2bd6440, L_0xaf2bd64e0, C4<0>, C4<0>;
L_0xaf2bd3e20 .delay 1 (1,1,1) L_0xaf2bd3e20/d;
L_0xaf2bd3e90/d .functor XOR 1, L_0xaf2bd3e20, L_0xaf2bd6580, C4<0>, C4<0>;
L_0xaf2bd3e90 .delay 1 (1,1,1) L_0xaf2bd3e90/d;
L_0xaf2bd3f00/d .functor NAND 1, L_0xaf2bd6440, L_0xaf2bd64e0, C4<1>, C4<1>;
L_0xaf2bd3f00 .delay 1 (1,1,1) L_0xaf2bd3f00/d;
L_0xaf2bd3f70/d .functor NAND 1, L_0xaf2bd6440, L_0xaf2bd6580, C4<1>, C4<1>;
L_0xaf2bd3f70 .delay 1 (1,1,1) L_0xaf2bd3f70/d;
L_0xaf2be0000/d .functor NAND 1, L_0xaf2bd64e0, L_0xaf2bd6580, C4<1>, C4<1>;
L_0xaf2be0000 .delay 1 (1,1,1) L_0xaf2be0000/d;
L_0xaf2be0070/d .functor NAND 1, L_0xaf2bd3f00, L_0xaf2bd3f70, L_0xaf2be0000, C4<1>;
L_0xaf2be0070 .delay 1 (1,1,1) L_0xaf2be0070/d;
v0xaf2a886e0_0 .net "Cin", 0 0, L_0xaf2bd6580;  1 drivers
v0xaf2a88780_0 .net "Cout", 0 0, L_0xaf2be0070;  1 drivers
v0xaf2a88820_0 .net "P", 0 0, L_0xaf2bd3e20;  1 drivers
v0xaf2a888c0_0 .net "S", 0 0, L_0xaf2bd3e90;  1 drivers
v0xaf2a88960_0 .net "a", 0 0, L_0xaf2bd6440;  1 drivers
v0xaf2a88a00_0 .net "b", 0 0, L_0xaf2bd64e0;  1 drivers
v0xaf2a88aa0_0 .net "naCin", 0 0, L_0xaf2bd3f70;  1 drivers
v0xaf2a88b40_0 .net "nab", 0 0, L_0xaf2bd3f00;  1 drivers
v0xaf2a88be0_0 .net "nbCin", 0 0, L_0xaf2be0000;  1 drivers
S_0xaf2a83000 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13600 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a83180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a83000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be00e0/d .functor XOR 1, L_0xaf2bd6620, L_0xaf2bd66c0, C4<0>, C4<0>;
L_0xaf2be00e0 .delay 1 (1,1,1) L_0xaf2be00e0/d;
L_0xaf2be0150/d .functor XOR 1, L_0xaf2be00e0, L_0xaf2bd6760, C4<0>, C4<0>;
L_0xaf2be0150 .delay 1 (1,1,1) L_0xaf2be0150/d;
L_0xaf2be01c0/d .functor NAND 1, L_0xaf2bd6620, L_0xaf2bd66c0, C4<1>, C4<1>;
L_0xaf2be01c0 .delay 1 (1,1,1) L_0xaf2be01c0/d;
L_0xaf2be0230/d .functor NAND 1, L_0xaf2bd6620, L_0xaf2bd6760, C4<1>, C4<1>;
L_0xaf2be0230 .delay 1 (1,1,1) L_0xaf2be0230/d;
L_0xaf2be02a0/d .functor NAND 1, L_0xaf2bd66c0, L_0xaf2bd6760, C4<1>, C4<1>;
L_0xaf2be02a0 .delay 1 (1,1,1) L_0xaf2be02a0/d;
L_0xaf2be0310/d .functor NAND 1, L_0xaf2be01c0, L_0xaf2be0230, L_0xaf2be02a0, C4<1>;
L_0xaf2be0310 .delay 1 (1,1,1) L_0xaf2be0310/d;
v0xaf2a88c80_0 .net "Cin", 0 0, L_0xaf2bd6760;  1 drivers
v0xaf2a88d20_0 .net "Cout", 0 0, L_0xaf2be0310;  1 drivers
v0xaf2a88dc0_0 .net "P", 0 0, L_0xaf2be00e0;  1 drivers
v0xaf2a88e60_0 .net "S", 0 0, L_0xaf2be0150;  1 drivers
v0xaf2a88f00_0 .net "a", 0 0, L_0xaf2bd6620;  1 drivers
v0xaf2a88fa0_0 .net "b", 0 0, L_0xaf2bd66c0;  1 drivers
v0xaf2a89040_0 .net "naCin", 0 0, L_0xaf2be0230;  1 drivers
v0xaf2a890e0_0 .net "nab", 0 0, L_0xaf2be01c0;  1 drivers
v0xaf2a89180_0 .net "nbCin", 0 0, L_0xaf2be02a0;  1 drivers
S_0xaf2a83300 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13640 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a83480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a83300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f2c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be0380/d .functor XOR 1, L_0xaf2bd6800, L_0xaf2bd68a0, C4<0>, C4<0>;
L_0xaf2be0380 .delay 1 (1,1,1) L_0xaf2be0380/d;
L_0xaf2be03f0/d .functor XOR 1, L_0xaf2be0380, L_0xaf2bd6940, C4<0>, C4<0>;
L_0xaf2be03f0 .delay 1 (1,1,1) L_0xaf2be03f0/d;
L_0xaf2be0460/d .functor NAND 1, L_0xaf2bd6800, L_0xaf2bd68a0, C4<1>, C4<1>;
L_0xaf2be0460 .delay 1 (1,1,1) L_0xaf2be0460/d;
L_0xaf2be04d0/d .functor NAND 1, L_0xaf2bd6800, L_0xaf2bd6940, C4<1>, C4<1>;
L_0xaf2be04d0 .delay 1 (1,1,1) L_0xaf2be04d0/d;
L_0xaf2be0540/d .functor NAND 1, L_0xaf2bd68a0, L_0xaf2bd6940, C4<1>, C4<1>;
L_0xaf2be0540 .delay 1 (1,1,1) L_0xaf2be0540/d;
L_0xaf2be05b0/d .functor NAND 1, L_0xaf2be0460, L_0xaf2be04d0, L_0xaf2be0540, C4<1>;
L_0xaf2be05b0 .delay 1 (1,1,1) L_0xaf2be05b0/d;
v0xaf2a89220_0 .net "Cin", 0 0, L_0xaf2bd6940;  1 drivers
v0xaf2a892c0_0 .net "Cout", 0 0, L_0xaf2be05b0;  1 drivers
v0xaf2a89360_0 .net "P", 0 0, L_0xaf2be0380;  1 drivers
v0xaf2a89400_0 .net "S", 0 0, L_0xaf2be03f0;  1 drivers
v0xaf2a894a0_0 .net "a", 0 0, L_0xaf2bd6800;  1 drivers
v0xaf2a89540_0 .net "b", 0 0, L_0xaf2bd68a0;  1 drivers
v0xaf2a895e0_0 .net "naCin", 0 0, L_0xaf2be04d0;  1 drivers
v0xaf2a89680_0 .net "nab", 0 0, L_0xaf2be0460;  1 drivers
v0xaf2a89720_0 .net "nbCin", 0 0, L_0xaf2be0540;  1 drivers
S_0xaf2a83600 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13680 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a83780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a83600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be0620/d .functor XOR 1, L_0xaf2bd69e0, L_0xaf2bd6a80, C4<0>, C4<0>;
L_0xaf2be0620 .delay 1 (1,1,1) L_0xaf2be0620/d;
L_0xaf2be0690/d .functor XOR 1, L_0xaf2be0620, L_0xaf2bd6b20, C4<0>, C4<0>;
L_0xaf2be0690 .delay 1 (1,1,1) L_0xaf2be0690/d;
L_0xaf2be0700/d .functor NAND 1, L_0xaf2bd69e0, L_0xaf2bd6a80, C4<1>, C4<1>;
L_0xaf2be0700 .delay 1 (1,1,1) L_0xaf2be0700/d;
L_0xaf2be0770/d .functor NAND 1, L_0xaf2bd69e0, L_0xaf2bd6b20, C4<1>, C4<1>;
L_0xaf2be0770 .delay 1 (1,1,1) L_0xaf2be0770/d;
L_0xaf2be07e0/d .functor NAND 1, L_0xaf2bd6a80, L_0xaf2bd6b20, C4<1>, C4<1>;
L_0xaf2be07e0 .delay 1 (1,1,1) L_0xaf2be07e0/d;
L_0xaf2be0850/d .functor NAND 1, L_0xaf2be0700, L_0xaf2be0770, L_0xaf2be07e0, C4<1>;
L_0xaf2be0850 .delay 1 (1,1,1) L_0xaf2be0850/d;
v0xaf2a897c0_0 .net "Cin", 0 0, L_0xaf2bd6b20;  1 drivers
v0xaf2a89860_0 .net "Cout", 0 0, L_0xaf2be0850;  1 drivers
v0xaf2a89900_0 .net "P", 0 0, L_0xaf2be0620;  1 drivers
v0xaf2a899a0_0 .net "S", 0 0, L_0xaf2be0690;  1 drivers
v0xaf2a89a40_0 .net "a", 0 0, L_0xaf2bd69e0;  1 drivers
v0xaf2a89ae0_0 .net "b", 0 0, L_0xaf2bd6a80;  1 drivers
v0xaf2a89b80_0 .net "naCin", 0 0, L_0xaf2be0770;  1 drivers
v0xaf2a89c20_0 .net "nab", 0 0, L_0xaf2be0700;  1 drivers
v0xaf2a89cc0_0 .net "nbCin", 0 0, L_0xaf2be07e0;  1 drivers
S_0xaf2a83900 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a136c0 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a83a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a83900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f3c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be08c0/d .functor XOR 1, L_0xaf2bd6bc0, L_0xaf2bd6c60, C4<0>, C4<0>;
L_0xaf2be08c0 .delay 1 (1,1,1) L_0xaf2be08c0/d;
L_0xaf2be0930/d .functor XOR 1, L_0xaf2be08c0, L_0xaf2bd6d00, C4<0>, C4<0>;
L_0xaf2be0930 .delay 1 (1,1,1) L_0xaf2be0930/d;
L_0xaf2be09a0/d .functor NAND 1, L_0xaf2bd6bc0, L_0xaf2bd6c60, C4<1>, C4<1>;
L_0xaf2be09a0 .delay 1 (1,1,1) L_0xaf2be09a0/d;
L_0xaf2be0a10/d .functor NAND 1, L_0xaf2bd6bc0, L_0xaf2bd6d00, C4<1>, C4<1>;
L_0xaf2be0a10 .delay 1 (1,1,1) L_0xaf2be0a10/d;
L_0xaf2be0a80/d .functor NAND 1, L_0xaf2bd6c60, L_0xaf2bd6d00, C4<1>, C4<1>;
L_0xaf2be0a80 .delay 1 (1,1,1) L_0xaf2be0a80/d;
L_0xaf2be0af0/d .functor NAND 1, L_0xaf2be09a0, L_0xaf2be0a10, L_0xaf2be0a80, C4<1>;
L_0xaf2be0af0 .delay 1 (1,1,1) L_0xaf2be0af0/d;
v0xaf2a89d60_0 .net "Cin", 0 0, L_0xaf2bd6d00;  1 drivers
v0xaf2a89e00_0 .net "Cout", 0 0, L_0xaf2be0af0;  1 drivers
v0xaf2a89ea0_0 .net "P", 0 0, L_0xaf2be08c0;  1 drivers
v0xaf2a89f40_0 .net "S", 0 0, L_0xaf2be0930;  1 drivers
v0xaf2a89fe0_0 .net "a", 0 0, L_0xaf2bd6bc0;  1 drivers
v0xaf2a8a080_0 .net "b", 0 0, L_0xaf2bd6c60;  1 drivers
v0xaf2a8a120_0 .net "naCin", 0 0, L_0xaf2be0a10;  1 drivers
v0xaf2a8a1c0_0 .net "nab", 0 0, L_0xaf2be09a0;  1 drivers
v0xaf2a8a260_0 .net "nbCin", 0 0, L_0xaf2be0a80;  1 drivers
S_0xaf2a83c00 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13700 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a83d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a83c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be0b60/d .functor XOR 1, L_0xaf2bd6da0, L_0xaf2bd6e40, C4<0>, C4<0>;
L_0xaf2be0b60 .delay 1 (1,1,1) L_0xaf2be0b60/d;
L_0xaf2be0bd0/d .functor XOR 1, L_0xaf2be0b60, L_0xaf2bd6ee0, C4<0>, C4<0>;
L_0xaf2be0bd0 .delay 1 (1,1,1) L_0xaf2be0bd0/d;
L_0xaf2be0c40/d .functor NAND 1, L_0xaf2bd6da0, L_0xaf2bd6e40, C4<1>, C4<1>;
L_0xaf2be0c40 .delay 1 (1,1,1) L_0xaf2be0c40/d;
L_0xaf2be0cb0/d .functor NAND 1, L_0xaf2bd6da0, L_0xaf2bd6ee0, C4<1>, C4<1>;
L_0xaf2be0cb0 .delay 1 (1,1,1) L_0xaf2be0cb0/d;
L_0xaf2be0d20/d .functor NAND 1, L_0xaf2bd6e40, L_0xaf2bd6ee0, C4<1>, C4<1>;
L_0xaf2be0d20 .delay 1 (1,1,1) L_0xaf2be0d20/d;
L_0xaf2be0d90/d .functor NAND 1, L_0xaf2be0c40, L_0xaf2be0cb0, L_0xaf2be0d20, C4<1>;
L_0xaf2be0d90 .delay 1 (1,1,1) L_0xaf2be0d90/d;
v0xaf2a8a300_0 .net "Cin", 0 0, L_0xaf2bd6ee0;  1 drivers
v0xaf2a8a3a0_0 .net "Cout", 0 0, L_0xaf2be0d90;  1 drivers
v0xaf2a8a440_0 .net "P", 0 0, L_0xaf2be0b60;  1 drivers
v0xaf2a8a4e0_0 .net "S", 0 0, L_0xaf2be0bd0;  1 drivers
v0xaf2a8a580_0 .net "a", 0 0, L_0xaf2bd6da0;  1 drivers
v0xaf2a8a620_0 .net "b", 0 0, L_0xaf2bd6e40;  1 drivers
v0xaf2a8a6c0_0 .net "naCin", 0 0, L_0xaf2be0cb0;  1 drivers
v0xaf2a8a760_0 .net "nab", 0 0, L_0xaf2be0c40;  1 drivers
v0xaf2a8a800_0 .net "nbCin", 0 0, L_0xaf2be0d20;  1 drivers
S_0xaf2a8c000 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13740 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a8c180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f4c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be0e00/d .functor XOR 1, L_0xaf2bd6f80, L_0xaf2bd7020, C4<0>, C4<0>;
L_0xaf2be0e00 .delay 1 (1,1,1) L_0xaf2be0e00/d;
L_0xaf2be0e70/d .functor XOR 1, L_0xaf2be0e00, L_0xaf2bd70c0, C4<0>, C4<0>;
L_0xaf2be0e70 .delay 1 (1,1,1) L_0xaf2be0e70/d;
L_0xaf2be0ee0/d .functor NAND 1, L_0xaf2bd6f80, L_0xaf2bd7020, C4<1>, C4<1>;
L_0xaf2be0ee0 .delay 1 (1,1,1) L_0xaf2be0ee0/d;
L_0xaf2be0f50/d .functor NAND 1, L_0xaf2bd6f80, L_0xaf2bd70c0, C4<1>, C4<1>;
L_0xaf2be0f50 .delay 1 (1,1,1) L_0xaf2be0f50/d;
L_0xaf2be0fc0/d .functor NAND 1, L_0xaf2bd7020, L_0xaf2bd70c0, C4<1>, C4<1>;
L_0xaf2be0fc0 .delay 1 (1,1,1) L_0xaf2be0fc0/d;
L_0xaf2be1030/d .functor NAND 1, L_0xaf2be0ee0, L_0xaf2be0f50, L_0xaf2be0fc0, C4<1>;
L_0xaf2be1030 .delay 1 (1,1,1) L_0xaf2be1030/d;
v0xaf2a8a8a0_0 .net "Cin", 0 0, L_0xaf2bd70c0;  1 drivers
v0xaf2a8a940_0 .net "Cout", 0 0, L_0xaf2be1030;  1 drivers
v0xaf2a8a9e0_0 .net "P", 0 0, L_0xaf2be0e00;  1 drivers
v0xaf2a8aa80_0 .net "S", 0 0, L_0xaf2be0e70;  1 drivers
v0xaf2a8ab20_0 .net "a", 0 0, L_0xaf2bd6f80;  1 drivers
v0xaf2a8abc0_0 .net "b", 0 0, L_0xaf2bd7020;  1 drivers
v0xaf2a8ac60_0 .net "naCin", 0 0, L_0xaf2be0f50;  1 drivers
v0xaf2a8ad00_0 .net "nab", 0 0, L_0xaf2be0ee0;  1 drivers
v0xaf2a8ada0_0 .net "nbCin", 0 0, L_0xaf2be0fc0;  1 drivers
S_0xaf2a8c300 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13780 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a8c480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8c300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be10a0/d .functor XOR 1, L_0xaf2bd7160, L_0xaf2bd7200, C4<0>, C4<0>;
L_0xaf2be10a0 .delay 1 (1,1,1) L_0xaf2be10a0/d;
L_0xaf2be1110/d .functor XOR 1, L_0xaf2be10a0, L_0xaf2bd72a0, C4<0>, C4<0>;
L_0xaf2be1110 .delay 1 (1,1,1) L_0xaf2be1110/d;
L_0xaf2be1180/d .functor NAND 1, L_0xaf2bd7160, L_0xaf2bd7200, C4<1>, C4<1>;
L_0xaf2be1180 .delay 1 (1,1,1) L_0xaf2be1180/d;
L_0xaf2be11f0/d .functor NAND 1, L_0xaf2bd7160, L_0xaf2bd72a0, C4<1>, C4<1>;
L_0xaf2be11f0 .delay 1 (1,1,1) L_0xaf2be11f0/d;
L_0xaf2be1260/d .functor NAND 1, L_0xaf2bd7200, L_0xaf2bd72a0, C4<1>, C4<1>;
L_0xaf2be1260 .delay 1 (1,1,1) L_0xaf2be1260/d;
L_0xaf2be12d0/d .functor NAND 1, L_0xaf2be1180, L_0xaf2be11f0, L_0xaf2be1260, C4<1>;
L_0xaf2be12d0 .delay 1 (1,1,1) L_0xaf2be12d0/d;
v0xaf2a8ae40_0 .net "Cin", 0 0, L_0xaf2bd72a0;  1 drivers
v0xaf2a8aee0_0 .net "Cout", 0 0, L_0xaf2be12d0;  1 drivers
v0xaf2a8af80_0 .net "P", 0 0, L_0xaf2be10a0;  1 drivers
v0xaf2a8b020_0 .net "S", 0 0, L_0xaf2be1110;  1 drivers
v0xaf2a8b0c0_0 .net "a", 0 0, L_0xaf2bd7160;  1 drivers
v0xaf2a8b160_0 .net "b", 0 0, L_0xaf2bd7200;  1 drivers
v0xaf2a8b200_0 .net "naCin", 0 0, L_0xaf2be11f0;  1 drivers
v0xaf2a8b2a0_0 .net "nab", 0 0, L_0xaf2be1180;  1 drivers
v0xaf2a8b340_0 .net "nbCin", 0 0, L_0xaf2be1260;  1 drivers
S_0xaf2a8c600 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a137c0 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2a8c780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be1340/d .functor XOR 1, L_0xaf2bd7340, L_0xaf2bd73e0, C4<0>, C4<0>;
L_0xaf2be1340 .delay 1 (1,1,1) L_0xaf2be1340/d;
L_0xaf2be13b0/d .functor XOR 1, L_0xaf2be1340, L_0xaf2bd7480, C4<0>, C4<0>;
L_0xaf2be13b0 .delay 1 (1,1,1) L_0xaf2be13b0/d;
L_0xaf2be1420/d .functor NAND 1, L_0xaf2bd7340, L_0xaf2bd73e0, C4<1>, C4<1>;
L_0xaf2be1420 .delay 1 (1,1,1) L_0xaf2be1420/d;
L_0xaf2be1490/d .functor NAND 1, L_0xaf2bd7340, L_0xaf2bd7480, C4<1>, C4<1>;
L_0xaf2be1490 .delay 1 (1,1,1) L_0xaf2be1490/d;
L_0xaf2be1500/d .functor NAND 1, L_0xaf2bd73e0, L_0xaf2bd7480, C4<1>, C4<1>;
L_0xaf2be1500 .delay 1 (1,1,1) L_0xaf2be1500/d;
L_0xaf2be1570/d .functor NAND 1, L_0xaf2be1420, L_0xaf2be1490, L_0xaf2be1500, C4<1>;
L_0xaf2be1570 .delay 1 (1,1,1) L_0xaf2be1570/d;
v0xaf2a8b3e0_0 .net "Cin", 0 0, L_0xaf2bd7480;  1 drivers
v0xaf2a8b480_0 .net "Cout", 0 0, L_0xaf2be1570;  1 drivers
v0xaf2a8b520_0 .net "P", 0 0, L_0xaf2be1340;  1 drivers
v0xaf2a8b5c0_0 .net "S", 0 0, L_0xaf2be13b0;  1 drivers
v0xaf2a8b660_0 .net "a", 0 0, L_0xaf2bd7340;  1 drivers
v0xaf2a8b700_0 .net "b", 0 0, L_0xaf2bd73e0;  1 drivers
v0xaf2a8b7a0_0 .net "naCin", 0 0, L_0xaf2be1490;  1 drivers
v0xaf2a8b840_0 .net "nab", 0 0, L_0xaf2be1420;  1 drivers
v0xaf2a8b8e0_0 .net "nbCin", 0 0, L_0xaf2be1500;  1 drivers
S_0xaf2a8c900 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13800 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2a8ca80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f5c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be15e0/d .functor XOR 1, L_0xaf2bd7520, L_0xaf2bd75c0, C4<0>, C4<0>;
L_0xaf2be15e0 .delay 1 (1,1,1) L_0xaf2be15e0/d;
L_0xaf2be1650/d .functor XOR 1, L_0xaf2be15e0, L_0xaf2bd7660, C4<0>, C4<0>;
L_0xaf2be1650 .delay 1 (1,1,1) L_0xaf2be1650/d;
L_0xaf2be16c0/d .functor NAND 1, L_0xaf2bd7520, L_0xaf2bd75c0, C4<1>, C4<1>;
L_0xaf2be16c0 .delay 1 (1,1,1) L_0xaf2be16c0/d;
L_0xaf2be1730/d .functor NAND 1, L_0xaf2bd7520, L_0xaf2bd7660, C4<1>, C4<1>;
L_0xaf2be1730 .delay 1 (1,1,1) L_0xaf2be1730/d;
L_0xaf2be17a0/d .functor NAND 1, L_0xaf2bd75c0, L_0xaf2bd7660, C4<1>, C4<1>;
L_0xaf2be17a0 .delay 1 (1,1,1) L_0xaf2be17a0/d;
L_0xaf2be1810/d .functor NAND 1, L_0xaf2be16c0, L_0xaf2be1730, L_0xaf2be17a0, C4<1>;
L_0xaf2be1810 .delay 1 (1,1,1) L_0xaf2be1810/d;
v0xaf2a8b980_0 .net "Cin", 0 0, L_0xaf2bd7660;  1 drivers
v0xaf2a8ba20_0 .net "Cout", 0 0, L_0xaf2be1810;  1 drivers
v0xaf2a8bac0_0 .net "P", 0 0, L_0xaf2be15e0;  1 drivers
v0xaf2a8bb60_0 .net "S", 0 0, L_0xaf2be1650;  1 drivers
v0xaf2a8bc00_0 .net "a", 0 0, L_0xaf2bd7520;  1 drivers
v0xaf2a8bca0_0 .net "b", 0 0, L_0xaf2bd75c0;  1 drivers
v0xaf2a8bd40_0 .net "naCin", 0 0, L_0xaf2be1730;  1 drivers
v0xaf2a8bde0_0 .net "nab", 0 0, L_0xaf2be16c0;  1 drivers
v0xaf2a8be80_0 .net "nbCin", 0 0, L_0xaf2be17a0;  1 drivers
S_0xaf2a8cc00 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13840 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2a8cd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be1880/d .functor XOR 1, L_0xaf2bd7700, L_0xaf2bd77a0, C4<0>, C4<0>;
L_0xaf2be1880 .delay 1 (1,1,1) L_0xaf2be1880/d;
L_0xaf2be18f0/d .functor XOR 1, L_0xaf2be1880, L_0xaf2bd7840, C4<0>, C4<0>;
L_0xaf2be18f0 .delay 1 (1,1,1) L_0xaf2be18f0/d;
L_0xaf2be1960/d .functor NAND 1, L_0xaf2bd7700, L_0xaf2bd77a0, C4<1>, C4<1>;
L_0xaf2be1960 .delay 1 (1,1,1) L_0xaf2be1960/d;
L_0xaf2be19d0/d .functor NAND 1, L_0xaf2bd7700, L_0xaf2bd7840, C4<1>, C4<1>;
L_0xaf2be19d0 .delay 1 (1,1,1) L_0xaf2be19d0/d;
L_0xaf2be1a40/d .functor NAND 1, L_0xaf2bd77a0, L_0xaf2bd7840, C4<1>, C4<1>;
L_0xaf2be1a40 .delay 1 (1,1,1) L_0xaf2be1a40/d;
L_0xaf2be1ab0/d .functor NAND 1, L_0xaf2be1960, L_0xaf2be19d0, L_0xaf2be1a40, C4<1>;
L_0xaf2be1ab0 .delay 1 (1,1,1) L_0xaf2be1ab0/d;
v0xaf2a8bf20_0 .net "Cin", 0 0, L_0xaf2bd7840;  1 drivers
v0xaf2a90000_0 .net "Cout", 0 0, L_0xaf2be1ab0;  1 drivers
v0xaf2a900a0_0 .net "P", 0 0, L_0xaf2be1880;  1 drivers
v0xaf2a90140_0 .net "S", 0 0, L_0xaf2be18f0;  1 drivers
v0xaf2a901e0_0 .net "a", 0 0, L_0xaf2bd7700;  1 drivers
v0xaf2a90280_0 .net "b", 0 0, L_0xaf2bd77a0;  1 drivers
v0xaf2a90320_0 .net "naCin", 0 0, L_0xaf2be19d0;  1 drivers
v0xaf2a903c0_0 .net "nab", 0 0, L_0xaf2be1960;  1 drivers
v0xaf2a90460_0 .net "nbCin", 0 0, L_0xaf2be1a40;  1 drivers
S_0xaf2a8cf00 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2a81380;
 .timescale -9 -9;
P_0xaf2a13880 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2a8d080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f6c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be1b20/d .functor XOR 1, L_0xaf2bd78e0, L_0xaf2bd7980, C4<0>, C4<0>;
L_0xaf2be1b20 .delay 1 (1,1,1) L_0xaf2be1b20/d;
L_0xaf2be1b90/d .functor XOR 1, L_0xaf2be1b20, L_0xaf2bd7a20, C4<0>, C4<0>;
L_0xaf2be1b90 .delay 1 (1,1,1) L_0xaf2be1b90/d;
L_0xaf2be1c00/d .functor NAND 1, L_0xaf2bd78e0, L_0xaf2bd7980, C4<1>, C4<1>;
L_0xaf2be1c00 .delay 1 (1,1,1) L_0xaf2be1c00/d;
L_0xaf2be1c70/d .functor NAND 1, L_0xaf2bd78e0, L_0xaf2bd7a20, C4<1>, C4<1>;
L_0xaf2be1c70 .delay 1 (1,1,1) L_0xaf2be1c70/d;
L_0xaf2be1ce0/d .functor NAND 1, L_0xaf2bd7980, L_0xaf2bd7a20, C4<1>, C4<1>;
L_0xaf2be1ce0 .delay 1 (1,1,1) L_0xaf2be1ce0/d;
L_0xaf2be1d50/d .functor NAND 1, L_0xaf2be1c00, L_0xaf2be1c70, L_0xaf2be1ce0, C4<1>;
L_0xaf2be1d50 .delay 1 (1,1,1) L_0xaf2be1d50/d;
v0xaf2a90500_0 .net "Cin", 0 0, L_0xaf2bd7a20;  1 drivers
v0xaf2a905a0_0 .net "Cout", 0 0, L_0xaf2be1d50;  1 drivers
v0xaf2a90640_0 .net "P", 0 0, L_0xaf2be1b20;  1 drivers
v0xaf2a906e0_0 .net "S", 0 0, L_0xaf2be1b90;  1 drivers
v0xaf2a90780_0 .net "a", 0 0, L_0xaf2bd78e0;  1 drivers
v0xaf2a90820_0 .net "b", 0 0, L_0xaf2bd7980;  1 drivers
v0xaf2a908c0_0 .net "naCin", 0 0, L_0xaf2be1c70;  1 drivers
v0xaf2a90960_0 .net "nab", 0 0, L_0xaf2be1c00;  1 drivers
v0xaf2a90a00_0 .net "nbCin", 0 0, L_0xaf2be1ce0;  1 drivers
S_0xaf2a8d200 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a81380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be1dc0/d .functor XOR 1, L_0xaf2bd7ac0, L_0xaf2bd7b60, C4<0>, C4<0>;
L_0xaf2be1dc0 .delay 1 (1,1,1) L_0xaf2be1dc0/d;
L_0xaf2be1e30/d .functor XOR 1, L_0xaf2be1dc0, v0xaf2a915e0_0, C4<0>, C4<0>;
L_0xaf2be1e30 .delay 1 (1,1,1) L_0xaf2be1e30/d;
L_0xaf2be1ea0/d .functor NAND 1, L_0xaf2bd7ac0, L_0xaf2bd7b60, C4<1>, C4<1>;
L_0xaf2be1ea0 .delay 1 (1,1,1) L_0xaf2be1ea0/d;
L_0xaf2be1f10/d .functor NAND 1, L_0xaf2bd7ac0, v0xaf2a915e0_0, C4<1>, C4<1>;
L_0xaf2be1f10 .delay 1 (1,1,1) L_0xaf2be1f10/d;
L_0xaf2be1f80/d .functor NAND 1, L_0xaf2bd7b60, v0xaf2a915e0_0, C4<1>, C4<1>;
L_0xaf2be1f80 .delay 1 (1,1,1) L_0xaf2be1f80/d;
L_0xaf2be1ff0/d .functor NAND 1, L_0xaf2be1ea0, L_0xaf2be1f10, L_0xaf2be1f80, C4<1>;
L_0xaf2be1ff0 .delay 1 (1,1,1) L_0xaf2be1ff0/d;
v0xaf2a90aa0_0 .net "Cin", 0 0, v0xaf2a915e0_0;  alias, 1 drivers
v0xaf2a90b40_0 .net "Cout", 0 0, L_0xaf2be1ff0;  1 drivers
v0xaf2a90be0_0 .net "P", 0 0, L_0xaf2be1dc0;  1 drivers
v0xaf2a90c80_0 .net "S", 0 0, L_0xaf2be1e30;  1 drivers
v0xaf2a90d20_0 .net "a", 0 0, L_0xaf2bd7ac0;  1 drivers
v0xaf2a90dc0_0 .net "b", 0 0, L_0xaf2bd7b60;  1 drivers
v0xaf2a90e60_0 .net "naCin", 0 0, L_0xaf2be1f10;  1 drivers
v0xaf2a90f00_0 .net "nab", 0 0, L_0xaf2be1ea0;  1 drivers
v0xaf2a90fa0_0 .net "nbCin", 0 0, L_0xaf2be1f80;  1 drivers
S_0xaf2a8d380 .scope generate, "WIDTH_TEST[22]" "WIDTH_TEST[22]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a13900 .param/l "w" 1 3 21, +C4<010110>;
v0xaf2aa59a0_0 .var "A", 21 0;
v0xaf2aa5a40_0 .var "B", 21 0;
v0xaf2aa5ae0_0 .var "Cin", 0 0;
v0xaf2aa5b80_0 .net "Cout", 0 0, L_0xaf2bea580;  1 drivers
v0xaf2aa5c20_0 .net "P", 21 0, L_0xaf3162620;  1 drivers
v0xaf2aa5cc0_0 .net "S", 21 0, L_0xaf31626c0;  1 drivers
v0xaf2aa5d60_0 .var "expected_sum", 22 0;
S_0xaf2a8d500 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a8d380;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "A";
    .port_info 1 /INPUT 22 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 22 "P";
    .port_info 5 /OUTPUT 22 "S";
P_0xaf2a13940 .param/l "N" 0 4 4, +C4<00000000000000000000000000010110>;
v0xaf2aa5540_0 .net "A", 21 0, v0xaf2aa59a0_0;  1 drivers
v0xaf2aa55e0_0 .net "B", 21 0, v0xaf2aa5a40_0;  1 drivers
v0xaf2aa5680_0 .net "C", 21 0, L_0xaf3162580;  1 drivers
v0xaf2aa5720_0 .net "Cin", 0 0, v0xaf2aa5ae0_0;  1 drivers
v0xaf2aa57c0_0 .net "Cout", 0 0, L_0xaf2bea580;  alias, 1 drivers
v0xaf2aa5860_0 .net "P", 21 0, L_0xaf3162620;  alias, 1 drivers
v0xaf2aa5900_0 .net "S", 21 0, L_0xaf31626c0;  alias, 1 drivers
L_0xaf2bd7ca0 .part v0xaf2aa59a0_0, 1, 1;
L_0xaf2bd7d40 .part v0xaf2aa5a40_0, 1, 1;
L_0xaf2bd7de0 .part L_0xaf3162580, 0, 1;
L_0xaf2bd7e80 .part v0xaf2aa59a0_0, 2, 1;
L_0xaf2bd7f20 .part v0xaf2aa5a40_0, 2, 1;
L_0xaf2be8000 .part L_0xaf3162580, 1, 1;
L_0xaf2be80a0 .part v0xaf2aa59a0_0, 3, 1;
L_0xaf2be8140 .part v0xaf2aa5a40_0, 3, 1;
L_0xaf2be81e0 .part L_0xaf3162580, 2, 1;
L_0xaf2be8280 .part v0xaf2aa59a0_0, 4, 1;
L_0xaf2be8320 .part v0xaf2aa5a40_0, 4, 1;
L_0xaf2be83c0 .part L_0xaf3162580, 3, 1;
L_0xaf2be8460 .part v0xaf2aa59a0_0, 5, 1;
L_0xaf2be8500 .part v0xaf2aa5a40_0, 5, 1;
L_0xaf2be85a0 .part L_0xaf3162580, 4, 1;
L_0xaf2be8640 .part v0xaf2aa59a0_0, 6, 1;
L_0xaf2be86e0 .part v0xaf2aa5a40_0, 6, 1;
L_0xaf2be8820 .part L_0xaf3162580, 5, 1;
L_0xaf2be88c0 .part v0xaf2aa59a0_0, 7, 1;
L_0xaf2be8960 .part v0xaf2aa5a40_0, 7, 1;
L_0xaf2be8a00 .part L_0xaf3162580, 6, 1;
L_0xaf2be8780 .part v0xaf2aa59a0_0, 8, 1;
L_0xaf2be8aa0 .part v0xaf2aa5a40_0, 8, 1;
L_0xaf2be8b40 .part L_0xaf3162580, 7, 1;
L_0xaf2be8be0 .part v0xaf2aa59a0_0, 9, 1;
L_0xaf2be8c80 .part v0xaf2aa5a40_0, 9, 1;
L_0xaf2be8d20 .part L_0xaf3162580, 8, 1;
L_0xaf2be8dc0 .part v0xaf2aa59a0_0, 10, 1;
L_0xaf2be8e60 .part v0xaf2aa5a40_0, 10, 1;
L_0xaf2be8f00 .part L_0xaf3162580, 9, 1;
L_0xaf2be8fa0 .part v0xaf2aa59a0_0, 11, 1;
L_0xaf2be9040 .part v0xaf2aa5a40_0, 11, 1;
L_0xaf2be90e0 .part L_0xaf3162580, 10, 1;
L_0xaf2be9180 .part v0xaf2aa59a0_0, 12, 1;
L_0xaf2be9220 .part v0xaf2aa5a40_0, 12, 1;
L_0xaf2be92c0 .part L_0xaf3162580, 11, 1;
L_0xaf2be9360 .part v0xaf2aa59a0_0, 13, 1;
L_0xaf2be9400 .part v0xaf2aa5a40_0, 13, 1;
L_0xaf2be94a0 .part L_0xaf3162580, 12, 1;
L_0xaf2be9540 .part v0xaf2aa59a0_0, 14, 1;
L_0xaf2be95e0 .part v0xaf2aa5a40_0, 14, 1;
L_0xaf2be9680 .part L_0xaf3162580, 13, 1;
L_0xaf2be9720 .part v0xaf2aa59a0_0, 15, 1;
L_0xaf2be97c0 .part v0xaf2aa5a40_0, 15, 1;
L_0xaf2be9860 .part L_0xaf3162580, 14, 1;
L_0xaf2be9900 .part v0xaf2aa59a0_0, 16, 1;
L_0xaf2be99a0 .part v0xaf2aa5a40_0, 16, 1;
L_0xaf2be9a40 .part L_0xaf3162580, 15, 1;
L_0xaf2be9ae0 .part v0xaf2aa59a0_0, 17, 1;
L_0xaf2be9b80 .part v0xaf2aa5a40_0, 17, 1;
L_0xaf2be9c20 .part L_0xaf3162580, 16, 1;
L_0xaf2be9cc0 .part v0xaf2aa59a0_0, 18, 1;
L_0xaf2be9d60 .part v0xaf2aa5a40_0, 18, 1;
L_0xaf2be9e00 .part L_0xaf3162580, 17, 1;
L_0xaf2be9ea0 .part v0xaf2aa59a0_0, 19, 1;
L_0xaf2be9f40 .part v0xaf2aa5a40_0, 19, 1;
L_0xaf2be9fe0 .part L_0xaf3162580, 18, 1;
L_0xaf2bea080 .part v0xaf2aa59a0_0, 20, 1;
L_0xaf2bea120 .part v0xaf2aa5a40_0, 20, 1;
L_0xaf2bea1c0 .part L_0xaf3162580, 19, 1;
L_0xaf2bea260 .part v0xaf2aa59a0_0, 21, 1;
L_0xaf2bea300 .part v0xaf2aa5a40_0, 21, 1;
L_0xaf2bea3a0 .part L_0xaf3162580, 20, 1;
L_0xaf2bea440 .part v0xaf2aa59a0_0, 0, 1;
L_0xaf2bea4e0 .part v0xaf2aa5a40_0, 0, 1;
LS_0xaf3162580_0_0 .concat8 [ 1 1 1 1], L_0xaf2bed9d0, L_0xaf2be2290, L_0xaf2be2530, L_0xaf2be27d0;
LS_0xaf3162580_0_4 .concat8 [ 1 1 1 1], L_0xaf2be2a70, L_0xaf2be2d10, L_0xaf2be2fb0, L_0xaf2be3250;
LS_0xaf3162580_0_8 .concat8 [ 1 1 1 1], L_0xaf2be34f0, L_0xaf2be3790, L_0xaf2be3a30, L_0xaf2be3cd0;
LS_0xaf3162580_0_12 .concat8 [ 1 1 1 1], L_0xaf2be3f70, L_0xaf2bec230, L_0xaf2bec4d0, L_0xaf2bec770;
LS_0xaf3162580_0_16 .concat8 [ 1 1 1 1], L_0xaf2beca10, L_0xaf2beccb0, L_0xaf2becf50, L_0xaf2bed1f0;
LS_0xaf3162580_0_20 .concat8 [ 1 1 0 0], L_0xaf2bed490, L_0xaf2bed730;
LS_0xaf3162580_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162580_0_0, LS_0xaf3162580_0_4, LS_0xaf3162580_0_8, LS_0xaf3162580_0_12;
LS_0xaf3162580_1_4 .concat8 [ 4 2 0 0], LS_0xaf3162580_0_16, LS_0xaf3162580_0_20;
L_0xaf3162580 .concat8 [ 16 6 0 0], LS_0xaf3162580_1_0, LS_0xaf3162580_1_4;
LS_0xaf3162620_0_0 .concat8 [ 1 1 1 1], L_0xaf2bed7a0, L_0xaf2be2060, L_0xaf2be2300, L_0xaf2be25a0;
LS_0xaf3162620_0_4 .concat8 [ 1 1 1 1], L_0xaf2be2840, L_0xaf2be2ae0, L_0xaf2be2d80, L_0xaf2be3020;
LS_0xaf3162620_0_8 .concat8 [ 1 1 1 1], L_0xaf2be32c0, L_0xaf2be3560, L_0xaf2be3800, L_0xaf2be3aa0;
LS_0xaf3162620_0_12 .concat8 [ 1 1 1 1], L_0xaf2be3d40, L_0xaf2bec000, L_0xaf2bec2a0, L_0xaf2bec540;
LS_0xaf3162620_0_16 .concat8 [ 1 1 1 1], L_0xaf2bec7e0, L_0xaf2beca80, L_0xaf2becd20, L_0xaf2becfc0;
LS_0xaf3162620_0_20 .concat8 [ 1 1 0 0], L_0xaf2bed260, L_0xaf2bed500;
LS_0xaf3162620_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162620_0_0, LS_0xaf3162620_0_4, LS_0xaf3162620_0_8, LS_0xaf3162620_0_12;
LS_0xaf3162620_1_4 .concat8 [ 4 2 0 0], LS_0xaf3162620_0_16, LS_0xaf3162620_0_20;
L_0xaf3162620 .concat8 [ 16 6 0 0], LS_0xaf3162620_1_0, LS_0xaf3162620_1_4;
LS_0xaf31626c0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bed810, L_0xaf2be20d0, L_0xaf2be2370, L_0xaf2be2610;
LS_0xaf31626c0_0_4 .concat8 [ 1 1 1 1], L_0xaf2be28b0, L_0xaf2be2b50, L_0xaf2be2df0, L_0xaf2be3090;
LS_0xaf31626c0_0_8 .concat8 [ 1 1 1 1], L_0xaf2be3330, L_0xaf2be35d0, L_0xaf2be3870, L_0xaf2be3b10;
LS_0xaf31626c0_0_12 .concat8 [ 1 1 1 1], L_0xaf2be3db0, L_0xaf2bec070, L_0xaf2bec310, L_0xaf2bec5b0;
LS_0xaf31626c0_0_16 .concat8 [ 1 1 1 1], L_0xaf2bec850, L_0xaf2becaf0, L_0xaf2becd90, L_0xaf2bed030;
LS_0xaf31626c0_0_20 .concat8 [ 1 1 0 0], L_0xaf2bed2d0, L_0xaf2bed570;
LS_0xaf31626c0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31626c0_0_0, LS_0xaf31626c0_0_4, LS_0xaf31626c0_0_8, LS_0xaf31626c0_0_12;
LS_0xaf31626c0_1_4 .concat8 [ 4 2 0 0], LS_0xaf31626c0_0_16, LS_0xaf31626c0_0_20;
L_0xaf31626c0 .concat8 [ 16 6 0 0], LS_0xaf31626c0_1_0, LS_0xaf31626c0_1_4;
L_0xaf2bea580 .part L_0xaf3162580, 21, 1;
S_0xaf2a8d680 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13980 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a8d800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8d680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f7c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be2060/d .functor XOR 1, L_0xaf2bd7ca0, L_0xaf2bd7d40, C4<0>, C4<0>;
L_0xaf2be2060 .delay 1 (1,1,1) L_0xaf2be2060/d;
L_0xaf2be20d0/d .functor XOR 1, L_0xaf2be2060, L_0xaf2bd7de0, C4<0>, C4<0>;
L_0xaf2be20d0 .delay 1 (1,1,1) L_0xaf2be20d0/d;
L_0xaf2be2140/d .functor NAND 1, L_0xaf2bd7ca0, L_0xaf2bd7d40, C4<1>, C4<1>;
L_0xaf2be2140 .delay 1 (1,1,1) L_0xaf2be2140/d;
L_0xaf2be21b0/d .functor NAND 1, L_0xaf2bd7ca0, L_0xaf2bd7de0, C4<1>, C4<1>;
L_0xaf2be21b0 .delay 1 (1,1,1) L_0xaf2be21b0/d;
L_0xaf2be2220/d .functor NAND 1, L_0xaf2bd7d40, L_0xaf2bd7de0, C4<1>, C4<1>;
L_0xaf2be2220 .delay 1 (1,1,1) L_0xaf2be2220/d;
L_0xaf2be2290/d .functor NAND 1, L_0xaf2be2140, L_0xaf2be21b0, L_0xaf2be2220, C4<1>;
L_0xaf2be2290 .delay 1 (1,1,1) L_0xaf2be2290/d;
v0xaf2a91900_0 .net "Cin", 0 0, L_0xaf2bd7de0;  1 drivers
v0xaf2a919a0_0 .net "Cout", 0 0, L_0xaf2be2290;  1 drivers
v0xaf2a91a40_0 .net "P", 0 0, L_0xaf2be2060;  1 drivers
v0xaf2a91ae0_0 .net "S", 0 0, L_0xaf2be20d0;  1 drivers
v0xaf2a91b80_0 .net "a", 0 0, L_0xaf2bd7ca0;  1 drivers
v0xaf2a91c20_0 .net "b", 0 0, L_0xaf2bd7d40;  1 drivers
v0xaf2a91cc0_0 .net "naCin", 0 0, L_0xaf2be21b0;  1 drivers
v0xaf2a91d60_0 .net "nab", 0 0, L_0xaf2be2140;  1 drivers
v0xaf2a91e00_0 .net "nbCin", 0 0, L_0xaf2be2220;  1 drivers
S_0xaf2a8d980 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a139c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a8db00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be2300/d .functor XOR 1, L_0xaf2bd7e80, L_0xaf2bd7f20, C4<0>, C4<0>;
L_0xaf2be2300 .delay 1 (1,1,1) L_0xaf2be2300/d;
L_0xaf2be2370/d .functor XOR 1, L_0xaf2be2300, L_0xaf2be8000, C4<0>, C4<0>;
L_0xaf2be2370 .delay 1 (1,1,1) L_0xaf2be2370/d;
L_0xaf2be23e0/d .functor NAND 1, L_0xaf2bd7e80, L_0xaf2bd7f20, C4<1>, C4<1>;
L_0xaf2be23e0 .delay 1 (1,1,1) L_0xaf2be23e0/d;
L_0xaf2be2450/d .functor NAND 1, L_0xaf2bd7e80, L_0xaf2be8000, C4<1>, C4<1>;
L_0xaf2be2450 .delay 1 (1,1,1) L_0xaf2be2450/d;
L_0xaf2be24c0/d .functor NAND 1, L_0xaf2bd7f20, L_0xaf2be8000, C4<1>, C4<1>;
L_0xaf2be24c0 .delay 1 (1,1,1) L_0xaf2be24c0/d;
L_0xaf2be2530/d .functor NAND 1, L_0xaf2be23e0, L_0xaf2be2450, L_0xaf2be24c0, C4<1>;
L_0xaf2be2530 .delay 1 (1,1,1) L_0xaf2be2530/d;
v0xaf2a91ea0_0 .net "Cin", 0 0, L_0xaf2be8000;  1 drivers
v0xaf2a91f40_0 .net "Cout", 0 0, L_0xaf2be2530;  1 drivers
v0xaf2a91fe0_0 .net "P", 0 0, L_0xaf2be2300;  1 drivers
v0xaf2a92080_0 .net "S", 0 0, L_0xaf2be2370;  1 drivers
v0xaf2a92120_0 .net "a", 0 0, L_0xaf2bd7e80;  1 drivers
v0xaf2a921c0_0 .net "b", 0 0, L_0xaf2bd7f20;  1 drivers
v0xaf2a92260_0 .net "naCin", 0 0, L_0xaf2be2450;  1 drivers
v0xaf2a92300_0 .net "nab", 0 0, L_0xaf2be23e0;  1 drivers
v0xaf2a923a0_0 .net "nbCin", 0 0, L_0xaf2be24c0;  1 drivers
S_0xaf2a8dc80 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13a00 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a8de00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8dc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f8c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be25a0/d .functor XOR 1, L_0xaf2be80a0, L_0xaf2be8140, C4<0>, C4<0>;
L_0xaf2be25a0 .delay 1 (1,1,1) L_0xaf2be25a0/d;
L_0xaf2be2610/d .functor XOR 1, L_0xaf2be25a0, L_0xaf2be81e0, C4<0>, C4<0>;
L_0xaf2be2610 .delay 1 (1,1,1) L_0xaf2be2610/d;
L_0xaf2be2680/d .functor NAND 1, L_0xaf2be80a0, L_0xaf2be8140, C4<1>, C4<1>;
L_0xaf2be2680 .delay 1 (1,1,1) L_0xaf2be2680/d;
L_0xaf2be26f0/d .functor NAND 1, L_0xaf2be80a0, L_0xaf2be81e0, C4<1>, C4<1>;
L_0xaf2be26f0 .delay 1 (1,1,1) L_0xaf2be26f0/d;
L_0xaf2be2760/d .functor NAND 1, L_0xaf2be8140, L_0xaf2be81e0, C4<1>, C4<1>;
L_0xaf2be2760 .delay 1 (1,1,1) L_0xaf2be2760/d;
L_0xaf2be27d0/d .functor NAND 1, L_0xaf2be2680, L_0xaf2be26f0, L_0xaf2be2760, C4<1>;
L_0xaf2be27d0 .delay 1 (1,1,1) L_0xaf2be27d0/d;
v0xaf2a92440_0 .net "Cin", 0 0, L_0xaf2be81e0;  1 drivers
v0xaf2a924e0_0 .net "Cout", 0 0, L_0xaf2be27d0;  1 drivers
v0xaf2a92580_0 .net "P", 0 0, L_0xaf2be25a0;  1 drivers
v0xaf2a92620_0 .net "S", 0 0, L_0xaf2be2610;  1 drivers
v0xaf2a926c0_0 .net "a", 0 0, L_0xaf2be80a0;  1 drivers
v0xaf2a92760_0 .net "b", 0 0, L_0xaf2be8140;  1 drivers
v0xaf2a92800_0 .net "naCin", 0 0, L_0xaf2be26f0;  1 drivers
v0xaf2a928a0_0 .net "nab", 0 0, L_0xaf2be2680;  1 drivers
v0xaf2a92940_0 .net "nbCin", 0 0, L_0xaf2be2760;  1 drivers
S_0xaf2a8df80 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13a40 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a8e100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8df80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be2840/d .functor XOR 1, L_0xaf2be8280, L_0xaf2be8320, C4<0>, C4<0>;
L_0xaf2be2840 .delay 1 (1,1,1) L_0xaf2be2840/d;
L_0xaf2be28b0/d .functor XOR 1, L_0xaf2be2840, L_0xaf2be83c0, C4<0>, C4<0>;
L_0xaf2be28b0 .delay 1 (1,1,1) L_0xaf2be28b0/d;
L_0xaf2be2920/d .functor NAND 1, L_0xaf2be8280, L_0xaf2be8320, C4<1>, C4<1>;
L_0xaf2be2920 .delay 1 (1,1,1) L_0xaf2be2920/d;
L_0xaf2be2990/d .functor NAND 1, L_0xaf2be8280, L_0xaf2be83c0, C4<1>, C4<1>;
L_0xaf2be2990 .delay 1 (1,1,1) L_0xaf2be2990/d;
L_0xaf2be2a00/d .functor NAND 1, L_0xaf2be8320, L_0xaf2be83c0, C4<1>, C4<1>;
L_0xaf2be2a00 .delay 1 (1,1,1) L_0xaf2be2a00/d;
L_0xaf2be2a70/d .functor NAND 1, L_0xaf2be2920, L_0xaf2be2990, L_0xaf2be2a00, C4<1>;
L_0xaf2be2a70 .delay 1 (1,1,1) L_0xaf2be2a70/d;
v0xaf2a929e0_0 .net "Cin", 0 0, L_0xaf2be83c0;  1 drivers
v0xaf2a92a80_0 .net "Cout", 0 0, L_0xaf2be2a70;  1 drivers
v0xaf2a92b20_0 .net "P", 0 0, L_0xaf2be2840;  1 drivers
v0xaf2a92bc0_0 .net "S", 0 0, L_0xaf2be28b0;  1 drivers
v0xaf2a92c60_0 .net "a", 0 0, L_0xaf2be8280;  1 drivers
v0xaf2a92d00_0 .net "b", 0 0, L_0xaf2be8320;  1 drivers
v0xaf2a92da0_0 .net "naCin", 0 0, L_0xaf2be2990;  1 drivers
v0xaf2a92e40_0 .net "nab", 0 0, L_0xaf2be2920;  1 drivers
v0xaf2a92ee0_0 .net "nbCin", 0 0, L_0xaf2be2a00;  1 drivers
S_0xaf2a8e280 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13ac0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a8e400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8e280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4f980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4f9c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be2ae0/d .functor XOR 1, L_0xaf2be8460, L_0xaf2be8500, C4<0>, C4<0>;
L_0xaf2be2ae0 .delay 1 (1,1,1) L_0xaf2be2ae0/d;
L_0xaf2be2b50/d .functor XOR 1, L_0xaf2be2ae0, L_0xaf2be85a0, C4<0>, C4<0>;
L_0xaf2be2b50 .delay 1 (1,1,1) L_0xaf2be2b50/d;
L_0xaf2be2bc0/d .functor NAND 1, L_0xaf2be8460, L_0xaf2be8500, C4<1>, C4<1>;
L_0xaf2be2bc0 .delay 1 (1,1,1) L_0xaf2be2bc0/d;
L_0xaf2be2c30/d .functor NAND 1, L_0xaf2be8460, L_0xaf2be85a0, C4<1>, C4<1>;
L_0xaf2be2c30 .delay 1 (1,1,1) L_0xaf2be2c30/d;
L_0xaf2be2ca0/d .functor NAND 1, L_0xaf2be8500, L_0xaf2be85a0, C4<1>, C4<1>;
L_0xaf2be2ca0 .delay 1 (1,1,1) L_0xaf2be2ca0/d;
L_0xaf2be2d10/d .functor NAND 1, L_0xaf2be2bc0, L_0xaf2be2c30, L_0xaf2be2ca0, C4<1>;
L_0xaf2be2d10 .delay 1 (1,1,1) L_0xaf2be2d10/d;
v0xaf2a92f80_0 .net "Cin", 0 0, L_0xaf2be85a0;  1 drivers
v0xaf2a93020_0 .net "Cout", 0 0, L_0xaf2be2d10;  1 drivers
v0xaf2a930c0_0 .net "P", 0 0, L_0xaf2be2ae0;  1 drivers
v0xaf2a93160_0 .net "S", 0 0, L_0xaf2be2b50;  1 drivers
v0xaf2a93200_0 .net "a", 0 0, L_0xaf2be8460;  1 drivers
v0xaf2a932a0_0 .net "b", 0 0, L_0xaf2be8500;  1 drivers
v0xaf2a93340_0 .net "naCin", 0 0, L_0xaf2be2c30;  1 drivers
v0xaf2a933e0_0 .net "nab", 0 0, L_0xaf2be2bc0;  1 drivers
v0xaf2a93480_0 .net "nbCin", 0 0, L_0xaf2be2ca0;  1 drivers
S_0xaf2a8e580 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13b00 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a8e700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8e580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fa00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fa40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be2d80/d .functor XOR 1, L_0xaf2be8640, L_0xaf2be86e0, C4<0>, C4<0>;
L_0xaf2be2d80 .delay 1 (1,1,1) L_0xaf2be2d80/d;
L_0xaf2be2df0/d .functor XOR 1, L_0xaf2be2d80, L_0xaf2be8820, C4<0>, C4<0>;
L_0xaf2be2df0 .delay 1 (1,1,1) L_0xaf2be2df0/d;
L_0xaf2be2e60/d .functor NAND 1, L_0xaf2be8640, L_0xaf2be86e0, C4<1>, C4<1>;
L_0xaf2be2e60 .delay 1 (1,1,1) L_0xaf2be2e60/d;
L_0xaf2be2ed0/d .functor NAND 1, L_0xaf2be8640, L_0xaf2be8820, C4<1>, C4<1>;
L_0xaf2be2ed0 .delay 1 (1,1,1) L_0xaf2be2ed0/d;
L_0xaf2be2f40/d .functor NAND 1, L_0xaf2be86e0, L_0xaf2be8820, C4<1>, C4<1>;
L_0xaf2be2f40 .delay 1 (1,1,1) L_0xaf2be2f40/d;
L_0xaf2be2fb0/d .functor NAND 1, L_0xaf2be2e60, L_0xaf2be2ed0, L_0xaf2be2f40, C4<1>;
L_0xaf2be2fb0 .delay 1 (1,1,1) L_0xaf2be2fb0/d;
v0xaf2a93520_0 .net "Cin", 0 0, L_0xaf2be8820;  1 drivers
v0xaf2a935c0_0 .net "Cout", 0 0, L_0xaf2be2fb0;  1 drivers
v0xaf2a93660_0 .net "P", 0 0, L_0xaf2be2d80;  1 drivers
v0xaf2a93700_0 .net "S", 0 0, L_0xaf2be2df0;  1 drivers
v0xaf2a937a0_0 .net "a", 0 0, L_0xaf2be8640;  1 drivers
v0xaf2a93840_0 .net "b", 0 0, L_0xaf2be86e0;  1 drivers
v0xaf2a938e0_0 .net "naCin", 0 0, L_0xaf2be2ed0;  1 drivers
v0xaf2a93980_0 .net "nab", 0 0, L_0xaf2be2e60;  1 drivers
v0xaf2a93a20_0 .net "nbCin", 0 0, L_0xaf2be2f40;  1 drivers
S_0xaf2a8e880 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13b40 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a8ea00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8e880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fa80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be3020/d .functor XOR 1, L_0xaf2be88c0, L_0xaf2be8960, C4<0>, C4<0>;
L_0xaf2be3020 .delay 1 (1,1,1) L_0xaf2be3020/d;
L_0xaf2be3090/d .functor XOR 1, L_0xaf2be3020, L_0xaf2be8a00, C4<0>, C4<0>;
L_0xaf2be3090 .delay 1 (1,1,1) L_0xaf2be3090/d;
L_0xaf2be3100/d .functor NAND 1, L_0xaf2be88c0, L_0xaf2be8960, C4<1>, C4<1>;
L_0xaf2be3100 .delay 1 (1,1,1) L_0xaf2be3100/d;
L_0xaf2be3170/d .functor NAND 1, L_0xaf2be88c0, L_0xaf2be8a00, C4<1>, C4<1>;
L_0xaf2be3170 .delay 1 (1,1,1) L_0xaf2be3170/d;
L_0xaf2be31e0/d .functor NAND 1, L_0xaf2be8960, L_0xaf2be8a00, C4<1>, C4<1>;
L_0xaf2be31e0 .delay 1 (1,1,1) L_0xaf2be31e0/d;
L_0xaf2be3250/d .functor NAND 1, L_0xaf2be3100, L_0xaf2be3170, L_0xaf2be31e0, C4<1>;
L_0xaf2be3250 .delay 1 (1,1,1) L_0xaf2be3250/d;
v0xaf2a93ac0_0 .net "Cin", 0 0, L_0xaf2be8a00;  1 drivers
v0xaf2a93b60_0 .net "Cout", 0 0, L_0xaf2be3250;  1 drivers
v0xaf2a93c00_0 .net "P", 0 0, L_0xaf2be3020;  1 drivers
v0xaf2a93ca0_0 .net "S", 0 0, L_0xaf2be3090;  1 drivers
v0xaf2a93d40_0 .net "a", 0 0, L_0xaf2be88c0;  1 drivers
v0xaf2a93de0_0 .net "b", 0 0, L_0xaf2be8960;  1 drivers
v0xaf2a93e80_0 .net "naCin", 0 0, L_0xaf2be3170;  1 drivers
v0xaf2a93f20_0 .net "nab", 0 0, L_0xaf2be3100;  1 drivers
v0xaf2a98000_0 .net "nbCin", 0 0, L_0xaf2be31e0;  1 drivers
S_0xaf2a8eb80 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13b80 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a8ed00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fb00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fb40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be32c0/d .functor XOR 1, L_0xaf2be8780, L_0xaf2be8aa0, C4<0>, C4<0>;
L_0xaf2be32c0 .delay 1 (1,1,1) L_0xaf2be32c0/d;
L_0xaf2be3330/d .functor XOR 1, L_0xaf2be32c0, L_0xaf2be8b40, C4<0>, C4<0>;
L_0xaf2be3330 .delay 1 (1,1,1) L_0xaf2be3330/d;
L_0xaf2be33a0/d .functor NAND 1, L_0xaf2be8780, L_0xaf2be8aa0, C4<1>, C4<1>;
L_0xaf2be33a0 .delay 1 (1,1,1) L_0xaf2be33a0/d;
L_0xaf2be3410/d .functor NAND 1, L_0xaf2be8780, L_0xaf2be8b40, C4<1>, C4<1>;
L_0xaf2be3410 .delay 1 (1,1,1) L_0xaf2be3410/d;
L_0xaf2be3480/d .functor NAND 1, L_0xaf2be8aa0, L_0xaf2be8b40, C4<1>, C4<1>;
L_0xaf2be3480 .delay 1 (1,1,1) L_0xaf2be3480/d;
L_0xaf2be34f0/d .functor NAND 1, L_0xaf2be33a0, L_0xaf2be3410, L_0xaf2be3480, C4<1>;
L_0xaf2be34f0 .delay 1 (1,1,1) L_0xaf2be34f0/d;
v0xaf2a980a0_0 .net "Cin", 0 0, L_0xaf2be8b40;  1 drivers
v0xaf2a98140_0 .net "Cout", 0 0, L_0xaf2be34f0;  1 drivers
v0xaf2a981e0_0 .net "P", 0 0, L_0xaf2be32c0;  1 drivers
v0xaf2a98280_0 .net "S", 0 0, L_0xaf2be3330;  1 drivers
v0xaf2a98320_0 .net "a", 0 0, L_0xaf2be8780;  1 drivers
v0xaf2a983c0_0 .net "b", 0 0, L_0xaf2be8aa0;  1 drivers
v0xaf2a98460_0 .net "naCin", 0 0, L_0xaf2be3410;  1 drivers
v0xaf2a98500_0 .net "nab", 0 0, L_0xaf2be33a0;  1 drivers
v0xaf2a985a0_0 .net "nbCin", 0 0, L_0xaf2be3480;  1 drivers
S_0xaf2a8ee80 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13a80 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a8f000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fc00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fc40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be3560/d .functor XOR 1, L_0xaf2be8be0, L_0xaf2be8c80, C4<0>, C4<0>;
L_0xaf2be3560 .delay 1 (1,1,1) L_0xaf2be3560/d;
L_0xaf2be35d0/d .functor XOR 1, L_0xaf2be3560, L_0xaf2be8d20, C4<0>, C4<0>;
L_0xaf2be35d0 .delay 1 (1,1,1) L_0xaf2be35d0/d;
L_0xaf2be3640/d .functor NAND 1, L_0xaf2be8be0, L_0xaf2be8c80, C4<1>, C4<1>;
L_0xaf2be3640 .delay 1 (1,1,1) L_0xaf2be3640/d;
L_0xaf2be36b0/d .functor NAND 1, L_0xaf2be8be0, L_0xaf2be8d20, C4<1>, C4<1>;
L_0xaf2be36b0 .delay 1 (1,1,1) L_0xaf2be36b0/d;
L_0xaf2be3720/d .functor NAND 1, L_0xaf2be8c80, L_0xaf2be8d20, C4<1>, C4<1>;
L_0xaf2be3720 .delay 1 (1,1,1) L_0xaf2be3720/d;
L_0xaf2be3790/d .functor NAND 1, L_0xaf2be3640, L_0xaf2be36b0, L_0xaf2be3720, C4<1>;
L_0xaf2be3790 .delay 1 (1,1,1) L_0xaf2be3790/d;
v0xaf2a98640_0 .net "Cin", 0 0, L_0xaf2be8d20;  1 drivers
v0xaf2a986e0_0 .net "Cout", 0 0, L_0xaf2be3790;  1 drivers
v0xaf2a98780_0 .net "P", 0 0, L_0xaf2be3560;  1 drivers
v0xaf2a98820_0 .net "S", 0 0, L_0xaf2be35d0;  1 drivers
v0xaf2a988c0_0 .net "a", 0 0, L_0xaf2be8be0;  1 drivers
v0xaf2a98960_0 .net "b", 0 0, L_0xaf2be8c80;  1 drivers
v0xaf2a98a00_0 .net "naCin", 0 0, L_0xaf2be36b0;  1 drivers
v0xaf2a98aa0_0 .net "nab", 0 0, L_0xaf2be3640;  1 drivers
v0xaf2a98b40_0 .net "nbCin", 0 0, L_0xaf2be3720;  1 drivers
S_0xaf2a8f180 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13bc0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a8f300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fc80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fcc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be3800/d .functor XOR 1, L_0xaf2be8dc0, L_0xaf2be8e60, C4<0>, C4<0>;
L_0xaf2be3800 .delay 1 (1,1,1) L_0xaf2be3800/d;
L_0xaf2be3870/d .functor XOR 1, L_0xaf2be3800, L_0xaf2be8f00, C4<0>, C4<0>;
L_0xaf2be3870 .delay 1 (1,1,1) L_0xaf2be3870/d;
L_0xaf2be38e0/d .functor NAND 1, L_0xaf2be8dc0, L_0xaf2be8e60, C4<1>, C4<1>;
L_0xaf2be38e0 .delay 1 (1,1,1) L_0xaf2be38e0/d;
L_0xaf2be3950/d .functor NAND 1, L_0xaf2be8dc0, L_0xaf2be8f00, C4<1>, C4<1>;
L_0xaf2be3950 .delay 1 (1,1,1) L_0xaf2be3950/d;
L_0xaf2be39c0/d .functor NAND 1, L_0xaf2be8e60, L_0xaf2be8f00, C4<1>, C4<1>;
L_0xaf2be39c0 .delay 1 (1,1,1) L_0xaf2be39c0/d;
L_0xaf2be3a30/d .functor NAND 1, L_0xaf2be38e0, L_0xaf2be3950, L_0xaf2be39c0, C4<1>;
L_0xaf2be3a30 .delay 1 (1,1,1) L_0xaf2be3a30/d;
v0xaf2a98be0_0 .net "Cin", 0 0, L_0xaf2be8f00;  1 drivers
v0xaf2a98c80_0 .net "Cout", 0 0, L_0xaf2be3a30;  1 drivers
v0xaf2a98d20_0 .net "P", 0 0, L_0xaf2be3800;  1 drivers
v0xaf2a98dc0_0 .net "S", 0 0, L_0xaf2be3870;  1 drivers
v0xaf2a98e60_0 .net "a", 0 0, L_0xaf2be8dc0;  1 drivers
v0xaf2a98f00_0 .net "b", 0 0, L_0xaf2be8e60;  1 drivers
v0xaf2a98fa0_0 .net "naCin", 0 0, L_0xaf2be3950;  1 drivers
v0xaf2a99040_0 .net "nab", 0 0, L_0xaf2be38e0;  1 drivers
v0xaf2a990e0_0 .net "nbCin", 0 0, L_0xaf2be39c0;  1 drivers
S_0xaf2a8f480 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13c00 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a8f600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fd00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fd40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be3aa0/d .functor XOR 1, L_0xaf2be8fa0, L_0xaf2be9040, C4<0>, C4<0>;
L_0xaf2be3aa0 .delay 1 (1,1,1) L_0xaf2be3aa0/d;
L_0xaf2be3b10/d .functor XOR 1, L_0xaf2be3aa0, L_0xaf2be90e0, C4<0>, C4<0>;
L_0xaf2be3b10 .delay 1 (1,1,1) L_0xaf2be3b10/d;
L_0xaf2be3b80/d .functor NAND 1, L_0xaf2be8fa0, L_0xaf2be9040, C4<1>, C4<1>;
L_0xaf2be3b80 .delay 1 (1,1,1) L_0xaf2be3b80/d;
L_0xaf2be3bf0/d .functor NAND 1, L_0xaf2be8fa0, L_0xaf2be90e0, C4<1>, C4<1>;
L_0xaf2be3bf0 .delay 1 (1,1,1) L_0xaf2be3bf0/d;
L_0xaf2be3c60/d .functor NAND 1, L_0xaf2be9040, L_0xaf2be90e0, C4<1>, C4<1>;
L_0xaf2be3c60 .delay 1 (1,1,1) L_0xaf2be3c60/d;
L_0xaf2be3cd0/d .functor NAND 1, L_0xaf2be3b80, L_0xaf2be3bf0, L_0xaf2be3c60, C4<1>;
L_0xaf2be3cd0 .delay 1 (1,1,1) L_0xaf2be3cd0/d;
v0xaf2a99180_0 .net "Cin", 0 0, L_0xaf2be90e0;  1 drivers
v0xaf2a99220_0 .net "Cout", 0 0, L_0xaf2be3cd0;  1 drivers
v0xaf2a992c0_0 .net "P", 0 0, L_0xaf2be3aa0;  1 drivers
v0xaf2a99360_0 .net "S", 0 0, L_0xaf2be3b10;  1 drivers
v0xaf2a99400_0 .net "a", 0 0, L_0xaf2be8fa0;  1 drivers
v0xaf2a994a0_0 .net "b", 0 0, L_0xaf2be9040;  1 drivers
v0xaf2a99540_0 .net "naCin", 0 0, L_0xaf2be3bf0;  1 drivers
v0xaf2a995e0_0 .net "nab", 0 0, L_0xaf2be3b80;  1 drivers
v0xaf2a99680_0 .net "nbCin", 0 0, L_0xaf2be3c60;  1 drivers
S_0xaf2a8f780 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13c40 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a8f900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fd80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fdc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2be3d40/d .functor XOR 1, L_0xaf2be9180, L_0xaf2be9220, C4<0>, C4<0>;
L_0xaf2be3d40 .delay 1 (1,1,1) L_0xaf2be3d40/d;
L_0xaf2be3db0/d .functor XOR 1, L_0xaf2be3d40, L_0xaf2be92c0, C4<0>, C4<0>;
L_0xaf2be3db0 .delay 1 (1,1,1) L_0xaf2be3db0/d;
L_0xaf2be3e20/d .functor NAND 1, L_0xaf2be9180, L_0xaf2be9220, C4<1>, C4<1>;
L_0xaf2be3e20 .delay 1 (1,1,1) L_0xaf2be3e20/d;
L_0xaf2be3e90/d .functor NAND 1, L_0xaf2be9180, L_0xaf2be92c0, C4<1>, C4<1>;
L_0xaf2be3e90 .delay 1 (1,1,1) L_0xaf2be3e90/d;
L_0xaf2be3f00/d .functor NAND 1, L_0xaf2be9220, L_0xaf2be92c0, C4<1>, C4<1>;
L_0xaf2be3f00 .delay 1 (1,1,1) L_0xaf2be3f00/d;
L_0xaf2be3f70/d .functor NAND 1, L_0xaf2be3e20, L_0xaf2be3e90, L_0xaf2be3f00, C4<1>;
L_0xaf2be3f70 .delay 1 (1,1,1) L_0xaf2be3f70/d;
v0xaf2a99720_0 .net "Cin", 0 0, L_0xaf2be92c0;  1 drivers
v0xaf2a997c0_0 .net "Cout", 0 0, L_0xaf2be3f70;  1 drivers
v0xaf2a99860_0 .net "P", 0 0, L_0xaf2be3d40;  1 drivers
v0xaf2a99900_0 .net "S", 0 0, L_0xaf2be3db0;  1 drivers
v0xaf2a999a0_0 .net "a", 0 0, L_0xaf2be9180;  1 drivers
v0xaf2a99a40_0 .net "b", 0 0, L_0xaf2be9220;  1 drivers
v0xaf2a99ae0_0 .net "naCin", 0 0, L_0xaf2be3e90;  1 drivers
v0xaf2a99b80_0 .net "nab", 0 0, L_0xaf2be3e20;  1 drivers
v0xaf2a99c20_0 .net "nbCin", 0 0, L_0xaf2be3f00;  1 drivers
S_0xaf2a8fa80 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13c80 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2a8fc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8fa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fe00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fe40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bec000/d .functor XOR 1, L_0xaf2be9360, L_0xaf2be9400, C4<0>, C4<0>;
L_0xaf2bec000 .delay 1 (1,1,1) L_0xaf2bec000/d;
L_0xaf2bec070/d .functor XOR 1, L_0xaf2bec000, L_0xaf2be94a0, C4<0>, C4<0>;
L_0xaf2bec070 .delay 1 (1,1,1) L_0xaf2bec070/d;
L_0xaf2bec0e0/d .functor NAND 1, L_0xaf2be9360, L_0xaf2be9400, C4<1>, C4<1>;
L_0xaf2bec0e0 .delay 1 (1,1,1) L_0xaf2bec0e0/d;
L_0xaf2bec150/d .functor NAND 1, L_0xaf2be9360, L_0xaf2be94a0, C4<1>, C4<1>;
L_0xaf2bec150 .delay 1 (1,1,1) L_0xaf2bec150/d;
L_0xaf2bec1c0/d .functor NAND 1, L_0xaf2be9400, L_0xaf2be94a0, C4<1>, C4<1>;
L_0xaf2bec1c0 .delay 1 (1,1,1) L_0xaf2bec1c0/d;
L_0xaf2bec230/d .functor NAND 1, L_0xaf2bec0e0, L_0xaf2bec150, L_0xaf2bec1c0, C4<1>;
L_0xaf2bec230 .delay 1 (1,1,1) L_0xaf2bec230/d;
v0xaf2a99cc0_0 .net "Cin", 0 0, L_0xaf2be94a0;  1 drivers
v0xaf2a99d60_0 .net "Cout", 0 0, L_0xaf2bec230;  1 drivers
v0xaf2a99e00_0 .net "P", 0 0, L_0xaf2bec000;  1 drivers
v0xaf2a99ea0_0 .net "S", 0 0, L_0xaf2bec070;  1 drivers
v0xaf2a99f40_0 .net "a", 0 0, L_0xaf2be9360;  1 drivers
v0xaf2a99fe0_0 .net "b", 0 0, L_0xaf2be9400;  1 drivers
v0xaf2a9a080_0 .net "naCin", 0 0, L_0xaf2bec150;  1 drivers
v0xaf2a9a120_0 .net "nab", 0 0, L_0xaf2bec0e0;  1 drivers
v0xaf2a9a1c0_0 .net "nbCin", 0 0, L_0xaf2bec1c0;  1 drivers
S_0xaf2a8fd80 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13cc0 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2a9c000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a8fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fe80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bec2a0/d .functor XOR 1, L_0xaf2be9540, L_0xaf2be95e0, C4<0>, C4<0>;
L_0xaf2bec2a0 .delay 1 (1,1,1) L_0xaf2bec2a0/d;
L_0xaf2bec310/d .functor XOR 1, L_0xaf2bec2a0, L_0xaf2be9680, C4<0>, C4<0>;
L_0xaf2bec310 .delay 1 (1,1,1) L_0xaf2bec310/d;
L_0xaf2bec380/d .functor NAND 1, L_0xaf2be9540, L_0xaf2be95e0, C4<1>, C4<1>;
L_0xaf2bec380 .delay 1 (1,1,1) L_0xaf2bec380/d;
L_0xaf2bec3f0/d .functor NAND 1, L_0xaf2be9540, L_0xaf2be9680, C4<1>, C4<1>;
L_0xaf2bec3f0 .delay 1 (1,1,1) L_0xaf2bec3f0/d;
L_0xaf2bec460/d .functor NAND 1, L_0xaf2be95e0, L_0xaf2be9680, C4<1>, C4<1>;
L_0xaf2bec460 .delay 1 (1,1,1) L_0xaf2bec460/d;
L_0xaf2bec4d0/d .functor NAND 1, L_0xaf2bec380, L_0xaf2bec3f0, L_0xaf2bec460, C4<1>;
L_0xaf2bec4d0 .delay 1 (1,1,1) L_0xaf2bec4d0/d;
v0xaf2a9a260_0 .net "Cin", 0 0, L_0xaf2be9680;  1 drivers
v0xaf2a9a300_0 .net "Cout", 0 0, L_0xaf2bec4d0;  1 drivers
v0xaf2a9a3a0_0 .net "P", 0 0, L_0xaf2bec2a0;  1 drivers
v0xaf2a9a440_0 .net "S", 0 0, L_0xaf2bec310;  1 drivers
v0xaf2a9a4e0_0 .net "a", 0 0, L_0xaf2be9540;  1 drivers
v0xaf2a9a580_0 .net "b", 0 0, L_0xaf2be95e0;  1 drivers
v0xaf2a9a620_0 .net "naCin", 0 0, L_0xaf2bec3f0;  1 drivers
v0xaf2a9a6c0_0 .net "nab", 0 0, L_0xaf2bec380;  1 drivers
v0xaf2a9a760_0 .net "nbCin", 0 0, L_0xaf2bec460;  1 drivers
S_0xaf2a9c180 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13d00 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2a9c300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ff00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ff40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bec540/d .functor XOR 1, L_0xaf2be9720, L_0xaf2be97c0, C4<0>, C4<0>;
L_0xaf2bec540 .delay 1 (1,1,1) L_0xaf2bec540/d;
L_0xaf2bec5b0/d .functor XOR 1, L_0xaf2bec540, L_0xaf2be9860, C4<0>, C4<0>;
L_0xaf2bec5b0 .delay 1 (1,1,1) L_0xaf2bec5b0/d;
L_0xaf2bec620/d .functor NAND 1, L_0xaf2be9720, L_0xaf2be97c0, C4<1>, C4<1>;
L_0xaf2bec620 .delay 1 (1,1,1) L_0xaf2bec620/d;
L_0xaf2bec690/d .functor NAND 1, L_0xaf2be9720, L_0xaf2be9860, C4<1>, C4<1>;
L_0xaf2bec690 .delay 1 (1,1,1) L_0xaf2bec690/d;
L_0xaf2bec700/d .functor NAND 1, L_0xaf2be97c0, L_0xaf2be9860, C4<1>, C4<1>;
L_0xaf2bec700 .delay 1 (1,1,1) L_0xaf2bec700/d;
L_0xaf2bec770/d .functor NAND 1, L_0xaf2bec620, L_0xaf2bec690, L_0xaf2bec700, C4<1>;
L_0xaf2bec770 .delay 1 (1,1,1) L_0xaf2bec770/d;
v0xaf2a9a800_0 .net "Cin", 0 0, L_0xaf2be9860;  1 drivers
v0xaf2a9a8a0_0 .net "Cout", 0 0, L_0xaf2bec770;  1 drivers
v0xaf2a9a940_0 .net "P", 0 0, L_0xaf2bec540;  1 drivers
v0xaf2a9a9e0_0 .net "S", 0 0, L_0xaf2bec5b0;  1 drivers
v0xaf2a9aa80_0 .net "a", 0 0, L_0xaf2be9720;  1 drivers
v0xaf2a9ab20_0 .net "b", 0 0, L_0xaf2be97c0;  1 drivers
v0xaf2a9abc0_0 .net "naCin", 0 0, L_0xaf2bec690;  1 drivers
v0xaf2a9ac60_0 .net "nab", 0 0, L_0xaf2bec620;  1 drivers
v0xaf2a9ad00_0 .net "nbCin", 0 0, L_0xaf2bec700;  1 drivers
S_0xaf2a9c480 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13d40 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2a9c600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9c480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4ff80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4ffc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bec7e0/d .functor XOR 1, L_0xaf2be9900, L_0xaf2be99a0, C4<0>, C4<0>;
L_0xaf2bec7e0 .delay 1 (1,1,1) L_0xaf2bec7e0/d;
L_0xaf2bec850/d .functor XOR 1, L_0xaf2bec7e0, L_0xaf2be9a40, C4<0>, C4<0>;
L_0xaf2bec850 .delay 1 (1,1,1) L_0xaf2bec850/d;
L_0xaf2bec8c0/d .functor NAND 1, L_0xaf2be9900, L_0xaf2be99a0, C4<1>, C4<1>;
L_0xaf2bec8c0 .delay 1 (1,1,1) L_0xaf2bec8c0/d;
L_0xaf2bec930/d .functor NAND 1, L_0xaf2be9900, L_0xaf2be9a40, C4<1>, C4<1>;
L_0xaf2bec930 .delay 1 (1,1,1) L_0xaf2bec930/d;
L_0xaf2bec9a0/d .functor NAND 1, L_0xaf2be99a0, L_0xaf2be9a40, C4<1>, C4<1>;
L_0xaf2bec9a0 .delay 1 (1,1,1) L_0xaf2bec9a0/d;
L_0xaf2beca10/d .functor NAND 1, L_0xaf2bec8c0, L_0xaf2bec930, L_0xaf2bec9a0, C4<1>;
L_0xaf2beca10 .delay 1 (1,1,1) L_0xaf2beca10/d;
v0xaf2a9ada0_0 .net "Cin", 0 0, L_0xaf2be9a40;  1 drivers
v0xaf2a9ae40_0 .net "Cout", 0 0, L_0xaf2beca10;  1 drivers
v0xaf2a9aee0_0 .net "P", 0 0, L_0xaf2bec7e0;  1 drivers
v0xaf2a9af80_0 .net "S", 0 0, L_0xaf2bec850;  1 drivers
v0xaf2a9b020_0 .net "a", 0 0, L_0xaf2be9900;  1 drivers
v0xaf2a9b0c0_0 .net "b", 0 0, L_0xaf2be99a0;  1 drivers
v0xaf2a9b160_0 .net "naCin", 0 0, L_0xaf2bec930;  1 drivers
v0xaf2a9b200_0 .net "nab", 0 0, L_0xaf2bec8c0;  1 drivers
v0xaf2a9b2a0_0 .net "nbCin", 0 0, L_0xaf2bec9a0;  1 drivers
S_0xaf2a9c780 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13d80 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2a9c900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9c780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2a4fb80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2a4fbc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beca80/d .functor XOR 1, L_0xaf2be9ae0, L_0xaf2be9b80, C4<0>, C4<0>;
L_0xaf2beca80 .delay 1 (1,1,1) L_0xaf2beca80/d;
L_0xaf2becaf0/d .functor XOR 1, L_0xaf2beca80, L_0xaf2be9c20, C4<0>, C4<0>;
L_0xaf2becaf0 .delay 1 (1,1,1) L_0xaf2becaf0/d;
L_0xaf2becb60/d .functor NAND 1, L_0xaf2be9ae0, L_0xaf2be9b80, C4<1>, C4<1>;
L_0xaf2becb60 .delay 1 (1,1,1) L_0xaf2becb60/d;
L_0xaf2becbd0/d .functor NAND 1, L_0xaf2be9ae0, L_0xaf2be9c20, C4<1>, C4<1>;
L_0xaf2becbd0 .delay 1 (1,1,1) L_0xaf2becbd0/d;
L_0xaf2becc40/d .functor NAND 1, L_0xaf2be9b80, L_0xaf2be9c20, C4<1>, C4<1>;
L_0xaf2becc40 .delay 1 (1,1,1) L_0xaf2becc40/d;
L_0xaf2beccb0/d .functor NAND 1, L_0xaf2becb60, L_0xaf2becbd0, L_0xaf2becc40, C4<1>;
L_0xaf2beccb0 .delay 1 (1,1,1) L_0xaf2beccb0/d;
v0xaf2a9b340_0 .net "Cin", 0 0, L_0xaf2be9c20;  1 drivers
v0xaf2a9b3e0_0 .net "Cout", 0 0, L_0xaf2beccb0;  1 drivers
v0xaf2a9b480_0 .net "P", 0 0, L_0xaf2beca80;  1 drivers
v0xaf2a9b520_0 .net "S", 0 0, L_0xaf2becaf0;  1 drivers
v0xaf2a9b5c0_0 .net "a", 0 0, L_0xaf2be9ae0;  1 drivers
v0xaf2a9b660_0 .net "b", 0 0, L_0xaf2be9b80;  1 drivers
v0xaf2a9b700_0 .net "naCin", 0 0, L_0xaf2becbd0;  1 drivers
v0xaf2a9b7a0_0 .net "nab", 0 0, L_0xaf2becb60;  1 drivers
v0xaf2a9b840_0 .net "nbCin", 0 0, L_0xaf2becc40;  1 drivers
S_0xaf2a9ca80 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13dc0 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2a9cc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9ca80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2becd20/d .functor XOR 1, L_0xaf2be9cc0, L_0xaf2be9d60, C4<0>, C4<0>;
L_0xaf2becd20 .delay 1 (1,1,1) L_0xaf2becd20/d;
L_0xaf2becd90/d .functor XOR 1, L_0xaf2becd20, L_0xaf2be9e00, C4<0>, C4<0>;
L_0xaf2becd90 .delay 1 (1,1,1) L_0xaf2becd90/d;
L_0xaf2bece00/d .functor NAND 1, L_0xaf2be9cc0, L_0xaf2be9d60, C4<1>, C4<1>;
L_0xaf2bece00 .delay 1 (1,1,1) L_0xaf2bece00/d;
L_0xaf2bece70/d .functor NAND 1, L_0xaf2be9cc0, L_0xaf2be9e00, C4<1>, C4<1>;
L_0xaf2bece70 .delay 1 (1,1,1) L_0xaf2bece70/d;
L_0xaf2becee0/d .functor NAND 1, L_0xaf2be9d60, L_0xaf2be9e00, C4<1>, C4<1>;
L_0xaf2becee0 .delay 1 (1,1,1) L_0xaf2becee0/d;
L_0xaf2becf50/d .functor NAND 1, L_0xaf2bece00, L_0xaf2bece70, L_0xaf2becee0, C4<1>;
L_0xaf2becf50 .delay 1 (1,1,1) L_0xaf2becf50/d;
v0xaf2a9b8e0_0 .net "Cin", 0 0, L_0xaf2be9e00;  1 drivers
v0xaf2a9b980_0 .net "Cout", 0 0, L_0xaf2becf50;  1 drivers
v0xaf2a9ba20_0 .net "P", 0 0, L_0xaf2becd20;  1 drivers
v0xaf2a9bac0_0 .net "S", 0 0, L_0xaf2becd90;  1 drivers
v0xaf2a9bb60_0 .net "a", 0 0, L_0xaf2be9cc0;  1 drivers
v0xaf2a9bc00_0 .net "b", 0 0, L_0xaf2be9d60;  1 drivers
v0xaf2a9bca0_0 .net "naCin", 0 0, L_0xaf2bece70;  1 drivers
v0xaf2a9bd40_0 .net "nab", 0 0, L_0xaf2bece00;  1 drivers
v0xaf2a9bde0_0 .net "nbCin", 0 0, L_0xaf2becee0;  1 drivers
S_0xaf2a9cd80 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13e00 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2a9cf00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9cd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa00c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2becfc0/d .functor XOR 1, L_0xaf2be9ea0, L_0xaf2be9f40, C4<0>, C4<0>;
L_0xaf2becfc0 .delay 1 (1,1,1) L_0xaf2becfc0/d;
L_0xaf2bed030/d .functor XOR 1, L_0xaf2becfc0, L_0xaf2be9fe0, C4<0>, C4<0>;
L_0xaf2bed030 .delay 1 (1,1,1) L_0xaf2bed030/d;
L_0xaf2bed0a0/d .functor NAND 1, L_0xaf2be9ea0, L_0xaf2be9f40, C4<1>, C4<1>;
L_0xaf2bed0a0 .delay 1 (1,1,1) L_0xaf2bed0a0/d;
L_0xaf2bed110/d .functor NAND 1, L_0xaf2be9ea0, L_0xaf2be9fe0, C4<1>, C4<1>;
L_0xaf2bed110 .delay 1 (1,1,1) L_0xaf2bed110/d;
L_0xaf2bed180/d .functor NAND 1, L_0xaf2be9f40, L_0xaf2be9fe0, C4<1>, C4<1>;
L_0xaf2bed180 .delay 1 (1,1,1) L_0xaf2bed180/d;
L_0xaf2bed1f0/d .functor NAND 1, L_0xaf2bed0a0, L_0xaf2bed110, L_0xaf2bed180, C4<1>;
L_0xaf2bed1f0 .delay 1 (1,1,1) L_0xaf2bed1f0/d;
v0xaf2a9be80_0 .net "Cin", 0 0, L_0xaf2be9fe0;  1 drivers
v0xaf2a9bf20_0 .net "Cout", 0 0, L_0xaf2bed1f0;  1 drivers
v0xaf2aa4000_0 .net "P", 0 0, L_0xaf2becfc0;  1 drivers
v0xaf2aa40a0_0 .net "S", 0 0, L_0xaf2bed030;  1 drivers
v0xaf2aa4140_0 .net "a", 0 0, L_0xaf2be9ea0;  1 drivers
v0xaf2aa41e0_0 .net "b", 0 0, L_0xaf2be9f40;  1 drivers
v0xaf2aa4280_0 .net "naCin", 0 0, L_0xaf2bed110;  1 drivers
v0xaf2aa4320_0 .net "nab", 0 0, L_0xaf2bed0a0;  1 drivers
v0xaf2aa43c0_0 .net "nbCin", 0 0, L_0xaf2bed180;  1 drivers
S_0xaf2a9d080 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13e40 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2a9d200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9d080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bed260/d .functor XOR 1, L_0xaf2bea080, L_0xaf2bea120, C4<0>, C4<0>;
L_0xaf2bed260 .delay 1 (1,1,1) L_0xaf2bed260/d;
L_0xaf2bed2d0/d .functor XOR 1, L_0xaf2bed260, L_0xaf2bea1c0, C4<0>, C4<0>;
L_0xaf2bed2d0 .delay 1 (1,1,1) L_0xaf2bed2d0/d;
L_0xaf2bed340/d .functor NAND 1, L_0xaf2bea080, L_0xaf2bea120, C4<1>, C4<1>;
L_0xaf2bed340 .delay 1 (1,1,1) L_0xaf2bed340/d;
L_0xaf2bed3b0/d .functor NAND 1, L_0xaf2bea080, L_0xaf2bea1c0, C4<1>, C4<1>;
L_0xaf2bed3b0 .delay 1 (1,1,1) L_0xaf2bed3b0/d;
L_0xaf2bed420/d .functor NAND 1, L_0xaf2bea120, L_0xaf2bea1c0, C4<1>, C4<1>;
L_0xaf2bed420 .delay 1 (1,1,1) L_0xaf2bed420/d;
L_0xaf2bed490/d .functor NAND 1, L_0xaf2bed340, L_0xaf2bed3b0, L_0xaf2bed420, C4<1>;
L_0xaf2bed490 .delay 1 (1,1,1) L_0xaf2bed490/d;
v0xaf2aa4460_0 .net "Cin", 0 0, L_0xaf2bea1c0;  1 drivers
v0xaf2aa4500_0 .net "Cout", 0 0, L_0xaf2bed490;  1 drivers
v0xaf2aa45a0_0 .net "P", 0 0, L_0xaf2bed260;  1 drivers
v0xaf2aa4640_0 .net "S", 0 0, L_0xaf2bed2d0;  1 drivers
v0xaf2aa46e0_0 .net "a", 0 0, L_0xaf2bea080;  1 drivers
v0xaf2aa4780_0 .net "b", 0 0, L_0xaf2bea120;  1 drivers
v0xaf2aa4820_0 .net "naCin", 0 0, L_0xaf2bed3b0;  1 drivers
v0xaf2aa48c0_0 .net "nab", 0 0, L_0xaf2bed340;  1 drivers
v0xaf2aa4960_0 .net "nbCin", 0 0, L_0xaf2bed420;  1 drivers
S_0xaf2a9d380 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2a8d500;
 .timescale -9 -9;
P_0xaf2a13e80 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2a9d500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9d380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa01c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bed500/d .functor XOR 1, L_0xaf2bea260, L_0xaf2bea300, C4<0>, C4<0>;
L_0xaf2bed500 .delay 1 (1,1,1) L_0xaf2bed500/d;
L_0xaf2bed570/d .functor XOR 1, L_0xaf2bed500, L_0xaf2bea3a0, C4<0>, C4<0>;
L_0xaf2bed570 .delay 1 (1,1,1) L_0xaf2bed570/d;
L_0xaf2bed5e0/d .functor NAND 1, L_0xaf2bea260, L_0xaf2bea300, C4<1>, C4<1>;
L_0xaf2bed5e0 .delay 1 (1,1,1) L_0xaf2bed5e0/d;
L_0xaf2bed650/d .functor NAND 1, L_0xaf2bea260, L_0xaf2bea3a0, C4<1>, C4<1>;
L_0xaf2bed650 .delay 1 (1,1,1) L_0xaf2bed650/d;
L_0xaf2bed6c0/d .functor NAND 1, L_0xaf2bea300, L_0xaf2bea3a0, C4<1>, C4<1>;
L_0xaf2bed6c0 .delay 1 (1,1,1) L_0xaf2bed6c0/d;
L_0xaf2bed730/d .functor NAND 1, L_0xaf2bed5e0, L_0xaf2bed650, L_0xaf2bed6c0, C4<1>;
L_0xaf2bed730 .delay 1 (1,1,1) L_0xaf2bed730/d;
v0xaf2aa4a00_0 .net "Cin", 0 0, L_0xaf2bea3a0;  1 drivers
v0xaf2aa4aa0_0 .net "Cout", 0 0, L_0xaf2bed730;  1 drivers
v0xaf2aa4b40_0 .net "P", 0 0, L_0xaf2bed500;  1 drivers
v0xaf2aa4be0_0 .net "S", 0 0, L_0xaf2bed570;  1 drivers
v0xaf2aa4c80_0 .net "a", 0 0, L_0xaf2bea260;  1 drivers
v0xaf2aa4d20_0 .net "b", 0 0, L_0xaf2bea300;  1 drivers
v0xaf2aa4dc0_0 .net "naCin", 0 0, L_0xaf2bed650;  1 drivers
v0xaf2aa4e60_0 .net "nab", 0 0, L_0xaf2bed5e0;  1 drivers
v0xaf2aa4f00_0 .net "nbCin", 0 0, L_0xaf2bed6c0;  1 drivers
S_0xaf2a9d680 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a8d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bed7a0/d .functor XOR 1, L_0xaf2bea440, L_0xaf2bea4e0, C4<0>, C4<0>;
L_0xaf2bed7a0 .delay 1 (1,1,1) L_0xaf2bed7a0/d;
L_0xaf2bed810/d .functor XOR 1, L_0xaf2bed7a0, v0xaf2aa5ae0_0, C4<0>, C4<0>;
L_0xaf2bed810 .delay 1 (1,1,1) L_0xaf2bed810/d;
L_0xaf2bed880/d .functor NAND 1, L_0xaf2bea440, L_0xaf2bea4e0, C4<1>, C4<1>;
L_0xaf2bed880 .delay 1 (1,1,1) L_0xaf2bed880/d;
L_0xaf2bed8f0/d .functor NAND 1, L_0xaf2bea440, v0xaf2aa5ae0_0, C4<1>, C4<1>;
L_0xaf2bed8f0 .delay 1 (1,1,1) L_0xaf2bed8f0/d;
L_0xaf2bed960/d .functor NAND 1, L_0xaf2bea4e0, v0xaf2aa5ae0_0, C4<1>, C4<1>;
L_0xaf2bed960 .delay 1 (1,1,1) L_0xaf2bed960/d;
L_0xaf2bed9d0/d .functor NAND 1, L_0xaf2bed880, L_0xaf2bed8f0, L_0xaf2bed960, C4<1>;
L_0xaf2bed9d0 .delay 1 (1,1,1) L_0xaf2bed9d0/d;
v0xaf2aa4fa0_0 .net "Cin", 0 0, v0xaf2aa5ae0_0;  alias, 1 drivers
v0xaf2aa5040_0 .net "Cout", 0 0, L_0xaf2bed9d0;  1 drivers
v0xaf2aa50e0_0 .net "P", 0 0, L_0xaf2bed7a0;  1 drivers
v0xaf2aa5180_0 .net "S", 0 0, L_0xaf2bed810;  1 drivers
v0xaf2aa5220_0 .net "a", 0 0, L_0xaf2bea440;  1 drivers
v0xaf2aa52c0_0 .net "b", 0 0, L_0xaf2bea4e0;  1 drivers
v0xaf2aa5360_0 .net "naCin", 0 0, L_0xaf2bed8f0;  1 drivers
v0xaf2aa5400_0 .net "nab", 0 0, L_0xaf2bed880;  1 drivers
v0xaf2aa54a0_0 .net "nbCin", 0 0, L_0xaf2bed960;  1 drivers
S_0xaf2a9d800 .scope generate, "WIDTH_TEST[23]" "WIDTH_TEST[23]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2a13f00 .param/l "w" 1 3 21, +C4<010111>;
v0xaf2ab6440_0 .var "A", 22 0;
v0xaf2ab64e0_0 .var "B", 22 0;
v0xaf2ab6580_0 .var "Cin", 0 0;
v0xaf2ab6620_0 .net "Cout", 0 0, L_0xaf2bf90e0;  1 drivers
v0xaf2ab66c0_0 .net "P", 22 0, L_0xaf3162800;  1 drivers
v0xaf2ab6760_0 .net "S", 22 0, L_0xaf31628a0;  1 drivers
v0xaf2ab6800_0 .var "expected_sum", 23 0;
S_0xaf2a9d980 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2a9d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "A";
    .port_info 1 /INPUT 23 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 23 "P";
    .port_info 5 /OUTPUT 23 "S";
P_0xaf2a13f40 .param/l "N" 0 4 4, +C4<00000000000000000000000000010111>;
v0xaf2ab5fe0_0 .net "A", 22 0, v0xaf2ab6440_0;  1 drivers
v0xaf2ab6080_0 .net "B", 22 0, v0xaf2ab64e0_0;  1 drivers
v0xaf2ab6120_0 .net "C", 22 0, L_0xaf3162760;  1 drivers
v0xaf2ab61c0_0 .net "Cin", 0 0, v0xaf2ab6580_0;  1 drivers
v0xaf2ab6260_0 .net "Cout", 0 0, L_0xaf2bf90e0;  alias, 1 drivers
v0xaf2ab6300_0 .net "P", 22 0, L_0xaf3162800;  alias, 1 drivers
v0xaf2ab63a0_0 .net "S", 22 0, L_0xaf31628a0;  alias, 1 drivers
L_0xaf2bea620 .part v0xaf2ab6440_0, 1, 1;
L_0xaf2bea6c0 .part v0xaf2ab64e0_0, 1, 1;
L_0xaf2bea760 .part L_0xaf3162760, 0, 1;
L_0xaf2bea800 .part v0xaf2ab6440_0, 2, 1;
L_0xaf2bea8a0 .part v0xaf2ab64e0_0, 2, 1;
L_0xaf2bea940 .part L_0xaf3162760, 1, 1;
L_0xaf2bea9e0 .part v0xaf2ab6440_0, 3, 1;
L_0xaf2beaa80 .part v0xaf2ab64e0_0, 3, 1;
L_0xaf2beab20 .part L_0xaf3162760, 2, 1;
L_0xaf2beabc0 .part v0xaf2ab6440_0, 4, 1;
L_0xaf2beac60 .part v0xaf2ab64e0_0, 4, 1;
L_0xaf2bead00 .part L_0xaf3162760, 3, 1;
L_0xaf2beada0 .part v0xaf2ab6440_0, 5, 1;
L_0xaf2beae40 .part v0xaf2ab64e0_0, 5, 1;
L_0xaf2beaee0 .part L_0xaf3162760, 4, 1;
L_0xaf2beaf80 .part v0xaf2ab6440_0, 6, 1;
L_0xaf2beb020 .part v0xaf2ab64e0_0, 6, 1;
L_0xaf2beb160 .part L_0xaf3162760, 5, 1;
L_0xaf2beb200 .part v0xaf2ab6440_0, 7, 1;
L_0xaf2beb2a0 .part v0xaf2ab64e0_0, 7, 1;
L_0xaf2beb340 .part L_0xaf3162760, 6, 1;
L_0xaf2beb0c0 .part v0xaf2ab6440_0, 8, 1;
L_0xaf2beb3e0 .part v0xaf2ab64e0_0, 8, 1;
L_0xaf2beb480 .part L_0xaf3162760, 7, 1;
L_0xaf2beb520 .part v0xaf2ab6440_0, 9, 1;
L_0xaf2beb5c0 .part v0xaf2ab64e0_0, 9, 1;
L_0xaf2beb660 .part L_0xaf3162760, 8, 1;
L_0xaf2beb700 .part v0xaf2ab6440_0, 10, 1;
L_0xaf2beb7a0 .part v0xaf2ab64e0_0, 10, 1;
L_0xaf2beb840 .part L_0xaf3162760, 9, 1;
L_0xaf2beb8e0 .part v0xaf2ab6440_0, 11, 1;
L_0xaf2beb980 .part v0xaf2ab64e0_0, 11, 1;
L_0xaf2beba20 .part L_0xaf3162760, 10, 1;
L_0xaf2bebac0 .part v0xaf2ab6440_0, 12, 1;
L_0xaf2bebb60 .part v0xaf2ab64e0_0, 12, 1;
L_0xaf2bebc00 .part L_0xaf3162760, 11, 1;
L_0xaf2bebca0 .part v0xaf2ab6440_0, 13, 1;
L_0xaf2bebd40 .part v0xaf2ab64e0_0, 13, 1;
L_0xaf2bebde0 .part L_0xaf3162760, 12, 1;
L_0xaf2bebe80 .part v0xaf2ab6440_0, 14, 1;
L_0xaf2bebf20 .part v0xaf2ab64e0_0, 14, 1;
L_0xaf2bf8000 .part L_0xaf3162760, 13, 1;
L_0xaf2bf80a0 .part v0xaf2ab6440_0, 15, 1;
L_0xaf2bf8140 .part v0xaf2ab64e0_0, 15, 1;
L_0xaf2bf81e0 .part L_0xaf3162760, 14, 1;
L_0xaf2bf8280 .part v0xaf2ab6440_0, 16, 1;
L_0xaf2bf8320 .part v0xaf2ab64e0_0, 16, 1;
L_0xaf2bf83c0 .part L_0xaf3162760, 15, 1;
L_0xaf2bf8460 .part v0xaf2ab6440_0, 17, 1;
L_0xaf2bf8500 .part v0xaf2ab64e0_0, 17, 1;
L_0xaf2bf85a0 .part L_0xaf3162760, 16, 1;
L_0xaf2bf8640 .part v0xaf2ab6440_0, 18, 1;
L_0xaf2bf86e0 .part v0xaf2ab64e0_0, 18, 1;
L_0xaf2bf8780 .part L_0xaf3162760, 17, 1;
L_0xaf2bf8820 .part v0xaf2ab6440_0, 19, 1;
L_0xaf2bf88c0 .part v0xaf2ab64e0_0, 19, 1;
L_0xaf2bf8960 .part L_0xaf3162760, 18, 1;
L_0xaf2bf8a00 .part v0xaf2ab6440_0, 20, 1;
L_0xaf2bf8aa0 .part v0xaf2ab64e0_0, 20, 1;
L_0xaf2bf8b40 .part L_0xaf3162760, 19, 1;
L_0xaf2bf8be0 .part v0xaf2ab6440_0, 21, 1;
L_0xaf2bf8c80 .part v0xaf2ab64e0_0, 21, 1;
L_0xaf2bf8d20 .part L_0xaf3162760, 20, 1;
L_0xaf2bf8dc0 .part v0xaf2ab6440_0, 22, 1;
L_0xaf2bf8e60 .part v0xaf2ab64e0_0, 22, 1;
L_0xaf2bf8f00 .part L_0xaf3162760, 21, 1;
L_0xaf2bf8fa0 .part v0xaf2ab6440_0, 0, 1;
L_0xaf2bf9040 .part v0xaf2ab64e0_0, 0, 1;
LS_0xaf3162760_0_0 .concat8 [ 1 1 1 1], L_0xaf2bfd650, L_0xaf2bedc70, L_0xaf2bedf10, L_0xaf2bee1b0;
LS_0xaf3162760_0_4 .concat8 [ 1 1 1 1], L_0xaf2bee450, L_0xaf2bee6f0, L_0xaf2bee990, L_0xaf2beec30;
LS_0xaf3162760_0_8 .concat8 [ 1 1 1 1], L_0xaf2beeed0, L_0xaf2bef170, L_0xaf2bef410, L_0xaf2bef6b0;
LS_0xaf3162760_0_12 .concat8 [ 1 1 1 1], L_0xaf2bef950, L_0xaf2befbf0, L_0xaf2befe90, L_0xaf2bfc150;
LS_0xaf3162760_0_16 .concat8 [ 1 1 1 1], L_0xaf2bfc3f0, L_0xaf2bfc690, L_0xaf2bfc930, L_0xaf2bfcbd0;
LS_0xaf3162760_0_20 .concat8 [ 1 1 1 0], L_0xaf2bfce70, L_0xaf2bfd110, L_0xaf2bfd3b0;
LS_0xaf3162760_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162760_0_0, LS_0xaf3162760_0_4, LS_0xaf3162760_0_8, LS_0xaf3162760_0_12;
LS_0xaf3162760_1_4 .concat8 [ 4 3 0 0], LS_0xaf3162760_0_16, LS_0xaf3162760_0_20;
L_0xaf3162760 .concat8 [ 16 7 0 0], LS_0xaf3162760_1_0, LS_0xaf3162760_1_4;
LS_0xaf3162800_0_0 .concat8 [ 1 1 1 1], L_0xaf2bfd420, L_0xaf2beda40, L_0xaf2bedce0, L_0xaf2bedf80;
LS_0xaf3162800_0_4 .concat8 [ 1 1 1 1], L_0xaf2bee220, L_0xaf2bee4c0, L_0xaf2bee760, L_0xaf2beea00;
LS_0xaf3162800_0_8 .concat8 [ 1 1 1 1], L_0xaf2beeca0, L_0xaf2beef40, L_0xaf2bef1e0, L_0xaf2bef480;
LS_0xaf3162800_0_12 .concat8 [ 1 1 1 1], L_0xaf2bef720, L_0xaf2bef9c0, L_0xaf2befc60, L_0xaf2beff00;
LS_0xaf3162800_0_16 .concat8 [ 1 1 1 1], L_0xaf2bfc1c0, L_0xaf2bfc460, L_0xaf2bfc700, L_0xaf2bfc9a0;
LS_0xaf3162800_0_20 .concat8 [ 1 1 1 0], L_0xaf2bfcc40, L_0xaf2bfcee0, L_0xaf2bfd180;
LS_0xaf3162800_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162800_0_0, LS_0xaf3162800_0_4, LS_0xaf3162800_0_8, LS_0xaf3162800_0_12;
LS_0xaf3162800_1_4 .concat8 [ 4 3 0 0], LS_0xaf3162800_0_16, LS_0xaf3162800_0_20;
L_0xaf3162800 .concat8 [ 16 7 0 0], LS_0xaf3162800_1_0, LS_0xaf3162800_1_4;
LS_0xaf31628a0_0_0 .concat8 [ 1 1 1 1], L_0xaf2bfd490, L_0xaf2bedab0, L_0xaf2bedd50, L_0xaf2bedff0;
LS_0xaf31628a0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bee290, L_0xaf2bee530, L_0xaf2bee7d0, L_0xaf2beea70;
LS_0xaf31628a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2beed10, L_0xaf2beefb0, L_0xaf2bef250, L_0xaf2bef4f0;
LS_0xaf31628a0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bef790, L_0xaf2befa30, L_0xaf2befcd0, L_0xaf2beff70;
LS_0xaf31628a0_0_16 .concat8 [ 1 1 1 1], L_0xaf2bfc230, L_0xaf2bfc4d0, L_0xaf2bfc770, L_0xaf2bfca10;
LS_0xaf31628a0_0_20 .concat8 [ 1 1 1 0], L_0xaf2bfccb0, L_0xaf2bfcf50, L_0xaf2bfd1f0;
LS_0xaf31628a0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31628a0_0_0, LS_0xaf31628a0_0_4, LS_0xaf31628a0_0_8, LS_0xaf31628a0_0_12;
LS_0xaf31628a0_1_4 .concat8 [ 4 3 0 0], LS_0xaf31628a0_0_16, LS_0xaf31628a0_0_20;
L_0xaf31628a0 .concat8 [ 16 7 0 0], LS_0xaf31628a0_1_0, LS_0xaf31628a0_1_4;
L_0xaf2bf90e0 .part L_0xaf3162760, 22, 1;
S_0xaf2a9db00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2a13f80 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2a9dc80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa02c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beda40/d .functor XOR 1, L_0xaf2bea620, L_0xaf2bea6c0, C4<0>, C4<0>;
L_0xaf2beda40 .delay 1 (1,1,1) L_0xaf2beda40/d;
L_0xaf2bedab0/d .functor XOR 1, L_0xaf2beda40, L_0xaf2bea760, C4<0>, C4<0>;
L_0xaf2bedab0 .delay 1 (1,1,1) L_0xaf2bedab0/d;
L_0xaf2bedb20/d .functor NAND 1, L_0xaf2bea620, L_0xaf2bea6c0, C4<1>, C4<1>;
L_0xaf2bedb20 .delay 1 (1,1,1) L_0xaf2bedb20/d;
L_0xaf2bedb90/d .functor NAND 1, L_0xaf2bea620, L_0xaf2bea760, C4<1>, C4<1>;
L_0xaf2bedb90 .delay 1 (1,1,1) L_0xaf2bedb90/d;
L_0xaf2bedc00/d .functor NAND 1, L_0xaf2bea6c0, L_0xaf2bea760, C4<1>, C4<1>;
L_0xaf2bedc00 .delay 1 (1,1,1) L_0xaf2bedc00/d;
L_0xaf2bedc70/d .functor NAND 1, L_0xaf2bedb20, L_0xaf2bedb90, L_0xaf2bedc00, C4<1>;
L_0xaf2bedc70 .delay 1 (1,1,1) L_0xaf2bedc70/d;
v0xaf2aa5e00_0 .net "Cin", 0 0, L_0xaf2bea760;  1 drivers
v0xaf2aa5ea0_0 .net "Cout", 0 0, L_0xaf2bedc70;  1 drivers
v0xaf2aa5f40_0 .net "P", 0 0, L_0xaf2beda40;  1 drivers
v0xaf2aa5fe0_0 .net "S", 0 0, L_0xaf2bedab0;  1 drivers
v0xaf2aa6080_0 .net "a", 0 0, L_0xaf2bea620;  1 drivers
v0xaf2aa6120_0 .net "b", 0 0, L_0xaf2bea6c0;  1 drivers
v0xaf2aa61c0_0 .net "naCin", 0 0, L_0xaf2bedb90;  1 drivers
v0xaf2aa6260_0 .net "nab", 0 0, L_0xaf2bedb20;  1 drivers
v0xaf2aa6300_0 .net "nbCin", 0 0, L_0xaf2bedc00;  1 drivers
S_0xaf2a9de00 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2a13fc0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2a9df80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9de00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bedce0/d .functor XOR 1, L_0xaf2bea800, L_0xaf2bea8a0, C4<0>, C4<0>;
L_0xaf2bedce0 .delay 1 (1,1,1) L_0xaf2bedce0/d;
L_0xaf2bedd50/d .functor XOR 1, L_0xaf2bedce0, L_0xaf2bea940, C4<0>, C4<0>;
L_0xaf2bedd50 .delay 1 (1,1,1) L_0xaf2bedd50/d;
L_0xaf2beddc0/d .functor NAND 1, L_0xaf2bea800, L_0xaf2bea8a0, C4<1>, C4<1>;
L_0xaf2beddc0 .delay 1 (1,1,1) L_0xaf2beddc0/d;
L_0xaf2bede30/d .functor NAND 1, L_0xaf2bea800, L_0xaf2bea940, C4<1>, C4<1>;
L_0xaf2bede30 .delay 1 (1,1,1) L_0xaf2bede30/d;
L_0xaf2bedea0/d .functor NAND 1, L_0xaf2bea8a0, L_0xaf2bea940, C4<1>, C4<1>;
L_0xaf2bedea0 .delay 1 (1,1,1) L_0xaf2bedea0/d;
L_0xaf2bedf10/d .functor NAND 1, L_0xaf2beddc0, L_0xaf2bede30, L_0xaf2bedea0, C4<1>;
L_0xaf2bedf10 .delay 1 (1,1,1) L_0xaf2bedf10/d;
v0xaf2aa63a0_0 .net "Cin", 0 0, L_0xaf2bea940;  1 drivers
v0xaf2aa6440_0 .net "Cout", 0 0, L_0xaf2bedf10;  1 drivers
v0xaf2aa64e0_0 .net "P", 0 0, L_0xaf2bedce0;  1 drivers
v0xaf2aa6580_0 .net "S", 0 0, L_0xaf2bedd50;  1 drivers
v0xaf2aa6620_0 .net "a", 0 0, L_0xaf2bea800;  1 drivers
v0xaf2aa66c0_0 .net "b", 0 0, L_0xaf2bea8a0;  1 drivers
v0xaf2aa6760_0 .net "naCin", 0 0, L_0xaf2bede30;  1 drivers
v0xaf2aa6800_0 .net "nab", 0 0, L_0xaf2beddc0;  1 drivers
v0xaf2aa68a0_0 .net "nbCin", 0 0, L_0xaf2bedea0;  1 drivers
S_0xaf2a9e100 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8000 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2a9e280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa03c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bedf80/d .functor XOR 1, L_0xaf2bea9e0, L_0xaf2beaa80, C4<0>, C4<0>;
L_0xaf2bedf80 .delay 1 (1,1,1) L_0xaf2bedf80/d;
L_0xaf2bedff0/d .functor XOR 1, L_0xaf2bedf80, L_0xaf2beab20, C4<0>, C4<0>;
L_0xaf2bedff0 .delay 1 (1,1,1) L_0xaf2bedff0/d;
L_0xaf2bee060/d .functor NAND 1, L_0xaf2bea9e0, L_0xaf2beaa80, C4<1>, C4<1>;
L_0xaf2bee060 .delay 1 (1,1,1) L_0xaf2bee060/d;
L_0xaf2bee0d0/d .functor NAND 1, L_0xaf2bea9e0, L_0xaf2beab20, C4<1>, C4<1>;
L_0xaf2bee0d0 .delay 1 (1,1,1) L_0xaf2bee0d0/d;
L_0xaf2bee140/d .functor NAND 1, L_0xaf2beaa80, L_0xaf2beab20, C4<1>, C4<1>;
L_0xaf2bee140 .delay 1 (1,1,1) L_0xaf2bee140/d;
L_0xaf2bee1b0/d .functor NAND 1, L_0xaf2bee060, L_0xaf2bee0d0, L_0xaf2bee140, C4<1>;
L_0xaf2bee1b0 .delay 1 (1,1,1) L_0xaf2bee1b0/d;
v0xaf2aa6940_0 .net "Cin", 0 0, L_0xaf2beab20;  1 drivers
v0xaf2aa69e0_0 .net "Cout", 0 0, L_0xaf2bee1b0;  1 drivers
v0xaf2aa6a80_0 .net "P", 0 0, L_0xaf2bedf80;  1 drivers
v0xaf2aa6b20_0 .net "S", 0 0, L_0xaf2bedff0;  1 drivers
v0xaf2aa6bc0_0 .net "a", 0 0, L_0xaf2bea9e0;  1 drivers
v0xaf2aa6c60_0 .net "b", 0 0, L_0xaf2beaa80;  1 drivers
v0xaf2aa6d00_0 .net "naCin", 0 0, L_0xaf2bee0d0;  1 drivers
v0xaf2aa6da0_0 .net "nab", 0 0, L_0xaf2bee060;  1 drivers
v0xaf2aa6e40_0 .net "nbCin", 0 0, L_0xaf2bee140;  1 drivers
S_0xaf2a9e400 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8040 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2a9e580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9e400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bee220/d .functor XOR 1, L_0xaf2beabc0, L_0xaf2beac60, C4<0>, C4<0>;
L_0xaf2bee220 .delay 1 (1,1,1) L_0xaf2bee220/d;
L_0xaf2bee290/d .functor XOR 1, L_0xaf2bee220, L_0xaf2bead00, C4<0>, C4<0>;
L_0xaf2bee290 .delay 1 (1,1,1) L_0xaf2bee290/d;
L_0xaf2bee300/d .functor NAND 1, L_0xaf2beabc0, L_0xaf2beac60, C4<1>, C4<1>;
L_0xaf2bee300 .delay 1 (1,1,1) L_0xaf2bee300/d;
L_0xaf2bee370/d .functor NAND 1, L_0xaf2beabc0, L_0xaf2bead00, C4<1>, C4<1>;
L_0xaf2bee370 .delay 1 (1,1,1) L_0xaf2bee370/d;
L_0xaf2bee3e0/d .functor NAND 1, L_0xaf2beac60, L_0xaf2bead00, C4<1>, C4<1>;
L_0xaf2bee3e0 .delay 1 (1,1,1) L_0xaf2bee3e0/d;
L_0xaf2bee450/d .functor NAND 1, L_0xaf2bee300, L_0xaf2bee370, L_0xaf2bee3e0, C4<1>;
L_0xaf2bee450 .delay 1 (1,1,1) L_0xaf2bee450/d;
v0xaf2aa6ee0_0 .net "Cin", 0 0, L_0xaf2bead00;  1 drivers
v0xaf2aa6f80_0 .net "Cout", 0 0, L_0xaf2bee450;  1 drivers
v0xaf2aa7020_0 .net "P", 0 0, L_0xaf2bee220;  1 drivers
v0xaf2aa70c0_0 .net "S", 0 0, L_0xaf2bee290;  1 drivers
v0xaf2aa7160_0 .net "a", 0 0, L_0xaf2beabc0;  1 drivers
v0xaf2aa7200_0 .net "b", 0 0, L_0xaf2beac60;  1 drivers
v0xaf2aa72a0_0 .net "naCin", 0 0, L_0xaf2bee370;  1 drivers
v0xaf2aa7340_0 .net "nab", 0 0, L_0xaf2bee300;  1 drivers
v0xaf2aa73e0_0 .net "nbCin", 0 0, L_0xaf2bee3e0;  1 drivers
S_0xaf2a9e700 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa80c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2a9e880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9e700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa04c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bee4c0/d .functor XOR 1, L_0xaf2beada0, L_0xaf2beae40, C4<0>, C4<0>;
L_0xaf2bee4c0 .delay 1 (1,1,1) L_0xaf2bee4c0/d;
L_0xaf2bee530/d .functor XOR 1, L_0xaf2bee4c0, L_0xaf2beaee0, C4<0>, C4<0>;
L_0xaf2bee530 .delay 1 (1,1,1) L_0xaf2bee530/d;
L_0xaf2bee5a0/d .functor NAND 1, L_0xaf2beada0, L_0xaf2beae40, C4<1>, C4<1>;
L_0xaf2bee5a0 .delay 1 (1,1,1) L_0xaf2bee5a0/d;
L_0xaf2bee610/d .functor NAND 1, L_0xaf2beada0, L_0xaf2beaee0, C4<1>, C4<1>;
L_0xaf2bee610 .delay 1 (1,1,1) L_0xaf2bee610/d;
L_0xaf2bee680/d .functor NAND 1, L_0xaf2beae40, L_0xaf2beaee0, C4<1>, C4<1>;
L_0xaf2bee680 .delay 1 (1,1,1) L_0xaf2bee680/d;
L_0xaf2bee6f0/d .functor NAND 1, L_0xaf2bee5a0, L_0xaf2bee610, L_0xaf2bee680, C4<1>;
L_0xaf2bee6f0 .delay 1 (1,1,1) L_0xaf2bee6f0/d;
v0xaf2aa7480_0 .net "Cin", 0 0, L_0xaf2beaee0;  1 drivers
v0xaf2aa7520_0 .net "Cout", 0 0, L_0xaf2bee6f0;  1 drivers
v0xaf2aa75c0_0 .net "P", 0 0, L_0xaf2bee4c0;  1 drivers
v0xaf2aa7660_0 .net "S", 0 0, L_0xaf2bee530;  1 drivers
v0xaf2aa7700_0 .net "a", 0 0, L_0xaf2beada0;  1 drivers
v0xaf2aa77a0_0 .net "b", 0 0, L_0xaf2beae40;  1 drivers
v0xaf2aa7840_0 .net "naCin", 0 0, L_0xaf2bee610;  1 drivers
v0xaf2aa78e0_0 .net "nab", 0 0, L_0xaf2bee5a0;  1 drivers
v0xaf2aa7980_0 .net "nbCin", 0 0, L_0xaf2bee680;  1 drivers
S_0xaf2a9ea00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8100 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2a9eb80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9ea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bee760/d .functor XOR 1, L_0xaf2beaf80, L_0xaf2beb020, C4<0>, C4<0>;
L_0xaf2bee760 .delay 1 (1,1,1) L_0xaf2bee760/d;
L_0xaf2bee7d0/d .functor XOR 1, L_0xaf2bee760, L_0xaf2beb160, C4<0>, C4<0>;
L_0xaf2bee7d0 .delay 1 (1,1,1) L_0xaf2bee7d0/d;
L_0xaf2bee840/d .functor NAND 1, L_0xaf2beaf80, L_0xaf2beb020, C4<1>, C4<1>;
L_0xaf2bee840 .delay 1 (1,1,1) L_0xaf2bee840/d;
L_0xaf2bee8b0/d .functor NAND 1, L_0xaf2beaf80, L_0xaf2beb160, C4<1>, C4<1>;
L_0xaf2bee8b0 .delay 1 (1,1,1) L_0xaf2bee8b0/d;
L_0xaf2bee920/d .functor NAND 1, L_0xaf2beb020, L_0xaf2beb160, C4<1>, C4<1>;
L_0xaf2bee920 .delay 1 (1,1,1) L_0xaf2bee920/d;
L_0xaf2bee990/d .functor NAND 1, L_0xaf2bee840, L_0xaf2bee8b0, L_0xaf2bee920, C4<1>;
L_0xaf2bee990 .delay 1 (1,1,1) L_0xaf2bee990/d;
v0xaf2aa7a20_0 .net "Cin", 0 0, L_0xaf2beb160;  1 drivers
v0xaf2aa7ac0_0 .net "Cout", 0 0, L_0xaf2bee990;  1 drivers
v0xaf2aa7b60_0 .net "P", 0 0, L_0xaf2bee760;  1 drivers
v0xaf2aa7c00_0 .net "S", 0 0, L_0xaf2bee7d0;  1 drivers
v0xaf2aa7ca0_0 .net "a", 0 0, L_0xaf2beaf80;  1 drivers
v0xaf2aa7d40_0 .net "b", 0 0, L_0xaf2beb020;  1 drivers
v0xaf2aa7de0_0 .net "naCin", 0 0, L_0xaf2bee8b0;  1 drivers
v0xaf2aa7e80_0 .net "nab", 0 0, L_0xaf2bee840;  1 drivers
v0xaf2aa7f20_0 .net "nbCin", 0 0, L_0xaf2bee920;  1 drivers
S_0xaf2a9ed00 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8140 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2a9ee80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9ed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa05c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beea00/d .functor XOR 1, L_0xaf2beb200, L_0xaf2beb2a0, C4<0>, C4<0>;
L_0xaf2beea00 .delay 1 (1,1,1) L_0xaf2beea00/d;
L_0xaf2beea70/d .functor XOR 1, L_0xaf2beea00, L_0xaf2beb340, C4<0>, C4<0>;
L_0xaf2beea70 .delay 1 (1,1,1) L_0xaf2beea70/d;
L_0xaf2beeae0/d .functor NAND 1, L_0xaf2beb200, L_0xaf2beb2a0, C4<1>, C4<1>;
L_0xaf2beeae0 .delay 1 (1,1,1) L_0xaf2beeae0/d;
L_0xaf2beeb50/d .functor NAND 1, L_0xaf2beb200, L_0xaf2beb340, C4<1>, C4<1>;
L_0xaf2beeb50 .delay 1 (1,1,1) L_0xaf2beeb50/d;
L_0xaf2beebc0/d .functor NAND 1, L_0xaf2beb2a0, L_0xaf2beb340, C4<1>, C4<1>;
L_0xaf2beebc0 .delay 1 (1,1,1) L_0xaf2beebc0/d;
L_0xaf2beec30/d .functor NAND 1, L_0xaf2beeae0, L_0xaf2beeb50, L_0xaf2beebc0, C4<1>;
L_0xaf2beec30 .delay 1 (1,1,1) L_0xaf2beec30/d;
v0xaf2aac000_0 .net "Cin", 0 0, L_0xaf2beb340;  1 drivers
v0xaf2aac0a0_0 .net "Cout", 0 0, L_0xaf2beec30;  1 drivers
v0xaf2aac140_0 .net "P", 0 0, L_0xaf2beea00;  1 drivers
v0xaf2aac1e0_0 .net "S", 0 0, L_0xaf2beea70;  1 drivers
v0xaf2aac280_0 .net "a", 0 0, L_0xaf2beb200;  1 drivers
v0xaf2aac320_0 .net "b", 0 0, L_0xaf2beb2a0;  1 drivers
v0xaf2aac3c0_0 .net "naCin", 0 0, L_0xaf2beeb50;  1 drivers
v0xaf2aac460_0 .net "nab", 0 0, L_0xaf2beeae0;  1 drivers
v0xaf2aac500_0 .net "nbCin", 0 0, L_0xaf2beebc0;  1 drivers
S_0xaf2a9f000 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8180 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2a9f180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9f000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beeca0/d .functor XOR 1, L_0xaf2beb0c0, L_0xaf2beb3e0, C4<0>, C4<0>;
L_0xaf2beeca0 .delay 1 (1,1,1) L_0xaf2beeca0/d;
L_0xaf2beed10/d .functor XOR 1, L_0xaf2beeca0, L_0xaf2beb480, C4<0>, C4<0>;
L_0xaf2beed10 .delay 1 (1,1,1) L_0xaf2beed10/d;
L_0xaf2beed80/d .functor NAND 1, L_0xaf2beb0c0, L_0xaf2beb3e0, C4<1>, C4<1>;
L_0xaf2beed80 .delay 1 (1,1,1) L_0xaf2beed80/d;
L_0xaf2beedf0/d .functor NAND 1, L_0xaf2beb0c0, L_0xaf2beb480, C4<1>, C4<1>;
L_0xaf2beedf0 .delay 1 (1,1,1) L_0xaf2beedf0/d;
L_0xaf2beee60/d .functor NAND 1, L_0xaf2beb3e0, L_0xaf2beb480, C4<1>, C4<1>;
L_0xaf2beee60 .delay 1 (1,1,1) L_0xaf2beee60/d;
L_0xaf2beeed0/d .functor NAND 1, L_0xaf2beed80, L_0xaf2beedf0, L_0xaf2beee60, C4<1>;
L_0xaf2beeed0 .delay 1 (1,1,1) L_0xaf2beeed0/d;
v0xaf2aac5a0_0 .net "Cin", 0 0, L_0xaf2beb480;  1 drivers
v0xaf2aac640_0 .net "Cout", 0 0, L_0xaf2beeed0;  1 drivers
v0xaf2aac6e0_0 .net "P", 0 0, L_0xaf2beeca0;  1 drivers
v0xaf2aac780_0 .net "S", 0 0, L_0xaf2beed10;  1 drivers
v0xaf2aac820_0 .net "a", 0 0, L_0xaf2beb0c0;  1 drivers
v0xaf2aac8c0_0 .net "b", 0 0, L_0xaf2beb3e0;  1 drivers
v0xaf2aac960_0 .net "naCin", 0 0, L_0xaf2beedf0;  1 drivers
v0xaf2aaca00_0 .net "nab", 0 0, L_0xaf2beed80;  1 drivers
v0xaf2aacaa0_0 .net "nbCin", 0 0, L_0xaf2beee60;  1 drivers
S_0xaf2a9f300 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8080 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2a9f480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9f300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beef40/d .functor XOR 1, L_0xaf2beb520, L_0xaf2beb5c0, C4<0>, C4<0>;
L_0xaf2beef40 .delay 1 (1,1,1) L_0xaf2beef40/d;
L_0xaf2beefb0/d .functor XOR 1, L_0xaf2beef40, L_0xaf2beb660, C4<0>, C4<0>;
L_0xaf2beefb0 .delay 1 (1,1,1) L_0xaf2beefb0/d;
L_0xaf2bef020/d .functor NAND 1, L_0xaf2beb520, L_0xaf2beb5c0, C4<1>, C4<1>;
L_0xaf2bef020 .delay 1 (1,1,1) L_0xaf2bef020/d;
L_0xaf2bef090/d .functor NAND 1, L_0xaf2beb520, L_0xaf2beb660, C4<1>, C4<1>;
L_0xaf2bef090 .delay 1 (1,1,1) L_0xaf2bef090/d;
L_0xaf2bef100/d .functor NAND 1, L_0xaf2beb5c0, L_0xaf2beb660, C4<1>, C4<1>;
L_0xaf2bef100 .delay 1 (1,1,1) L_0xaf2bef100/d;
L_0xaf2bef170/d .functor NAND 1, L_0xaf2bef020, L_0xaf2bef090, L_0xaf2bef100, C4<1>;
L_0xaf2bef170 .delay 1 (1,1,1) L_0xaf2bef170/d;
v0xaf2aacb40_0 .net "Cin", 0 0, L_0xaf2beb660;  1 drivers
v0xaf2aacbe0_0 .net "Cout", 0 0, L_0xaf2bef170;  1 drivers
v0xaf2aacc80_0 .net "P", 0 0, L_0xaf2beef40;  1 drivers
v0xaf2aacd20_0 .net "S", 0 0, L_0xaf2beefb0;  1 drivers
v0xaf2aacdc0_0 .net "a", 0 0, L_0xaf2beb520;  1 drivers
v0xaf2aace60_0 .net "b", 0 0, L_0xaf2beb5c0;  1 drivers
v0xaf2aacf00_0 .net "naCin", 0 0, L_0xaf2bef090;  1 drivers
v0xaf2aacfa0_0 .net "nab", 0 0, L_0xaf2bef020;  1 drivers
v0xaf2aad040_0 .net "nbCin", 0 0, L_0xaf2bef100;  1 drivers
S_0xaf2a9f600 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa81c0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2a9f780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9f600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa07c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bef1e0/d .functor XOR 1, L_0xaf2beb700, L_0xaf2beb7a0, C4<0>, C4<0>;
L_0xaf2bef1e0 .delay 1 (1,1,1) L_0xaf2bef1e0/d;
L_0xaf2bef250/d .functor XOR 1, L_0xaf2bef1e0, L_0xaf2beb840, C4<0>, C4<0>;
L_0xaf2bef250 .delay 1 (1,1,1) L_0xaf2bef250/d;
L_0xaf2bef2c0/d .functor NAND 1, L_0xaf2beb700, L_0xaf2beb7a0, C4<1>, C4<1>;
L_0xaf2bef2c0 .delay 1 (1,1,1) L_0xaf2bef2c0/d;
L_0xaf2bef330/d .functor NAND 1, L_0xaf2beb700, L_0xaf2beb840, C4<1>, C4<1>;
L_0xaf2bef330 .delay 1 (1,1,1) L_0xaf2bef330/d;
L_0xaf2bef3a0/d .functor NAND 1, L_0xaf2beb7a0, L_0xaf2beb840, C4<1>, C4<1>;
L_0xaf2bef3a0 .delay 1 (1,1,1) L_0xaf2bef3a0/d;
L_0xaf2bef410/d .functor NAND 1, L_0xaf2bef2c0, L_0xaf2bef330, L_0xaf2bef3a0, C4<1>;
L_0xaf2bef410 .delay 1 (1,1,1) L_0xaf2bef410/d;
v0xaf2aad0e0_0 .net "Cin", 0 0, L_0xaf2beb840;  1 drivers
v0xaf2aad180_0 .net "Cout", 0 0, L_0xaf2bef410;  1 drivers
v0xaf2aad220_0 .net "P", 0 0, L_0xaf2bef1e0;  1 drivers
v0xaf2aad2c0_0 .net "S", 0 0, L_0xaf2bef250;  1 drivers
v0xaf2aad360_0 .net "a", 0 0, L_0xaf2beb700;  1 drivers
v0xaf2aad400_0 .net "b", 0 0, L_0xaf2beb7a0;  1 drivers
v0xaf2aad4a0_0 .net "naCin", 0 0, L_0xaf2bef330;  1 drivers
v0xaf2aad540_0 .net "nab", 0 0, L_0xaf2bef2c0;  1 drivers
v0xaf2aad5e0_0 .net "nbCin", 0 0, L_0xaf2bef3a0;  1 drivers
S_0xaf2a9f900 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8200 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2a9fa80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bef480/d .functor XOR 1, L_0xaf2beb8e0, L_0xaf2beb980, C4<0>, C4<0>;
L_0xaf2bef480 .delay 1 (1,1,1) L_0xaf2bef480/d;
L_0xaf2bef4f0/d .functor XOR 1, L_0xaf2bef480, L_0xaf2beba20, C4<0>, C4<0>;
L_0xaf2bef4f0 .delay 1 (1,1,1) L_0xaf2bef4f0/d;
L_0xaf2bef560/d .functor NAND 1, L_0xaf2beb8e0, L_0xaf2beb980, C4<1>, C4<1>;
L_0xaf2bef560 .delay 1 (1,1,1) L_0xaf2bef560/d;
L_0xaf2bef5d0/d .functor NAND 1, L_0xaf2beb8e0, L_0xaf2beba20, C4<1>, C4<1>;
L_0xaf2bef5d0 .delay 1 (1,1,1) L_0xaf2bef5d0/d;
L_0xaf2bef640/d .functor NAND 1, L_0xaf2beb980, L_0xaf2beba20, C4<1>, C4<1>;
L_0xaf2bef640 .delay 1 (1,1,1) L_0xaf2bef640/d;
L_0xaf2bef6b0/d .functor NAND 1, L_0xaf2bef560, L_0xaf2bef5d0, L_0xaf2bef640, C4<1>;
L_0xaf2bef6b0 .delay 1 (1,1,1) L_0xaf2bef6b0/d;
v0xaf2aad680_0 .net "Cin", 0 0, L_0xaf2beba20;  1 drivers
v0xaf2aad720_0 .net "Cout", 0 0, L_0xaf2bef6b0;  1 drivers
v0xaf2aad7c0_0 .net "P", 0 0, L_0xaf2bef480;  1 drivers
v0xaf2aad860_0 .net "S", 0 0, L_0xaf2bef4f0;  1 drivers
v0xaf2aad900_0 .net "a", 0 0, L_0xaf2beb8e0;  1 drivers
v0xaf2aad9a0_0 .net "b", 0 0, L_0xaf2beb980;  1 drivers
v0xaf2aada40_0 .net "naCin", 0 0, L_0xaf2bef5d0;  1 drivers
v0xaf2aadae0_0 .net "nab", 0 0, L_0xaf2bef560;  1 drivers
v0xaf2aadb80_0 .net "nbCin", 0 0, L_0xaf2bef640;  1 drivers
S_0xaf2a9fc00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8240 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2a9fd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2a9fc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa08c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bef720/d .functor XOR 1, L_0xaf2bebac0, L_0xaf2bebb60, C4<0>, C4<0>;
L_0xaf2bef720 .delay 1 (1,1,1) L_0xaf2bef720/d;
L_0xaf2bef790/d .functor XOR 1, L_0xaf2bef720, L_0xaf2bebc00, C4<0>, C4<0>;
L_0xaf2bef790 .delay 1 (1,1,1) L_0xaf2bef790/d;
L_0xaf2bef800/d .functor NAND 1, L_0xaf2bebac0, L_0xaf2bebb60, C4<1>, C4<1>;
L_0xaf2bef800 .delay 1 (1,1,1) L_0xaf2bef800/d;
L_0xaf2bef870/d .functor NAND 1, L_0xaf2bebac0, L_0xaf2bebc00, C4<1>, C4<1>;
L_0xaf2bef870 .delay 1 (1,1,1) L_0xaf2bef870/d;
L_0xaf2bef8e0/d .functor NAND 1, L_0xaf2bebb60, L_0xaf2bebc00, C4<1>, C4<1>;
L_0xaf2bef8e0 .delay 1 (1,1,1) L_0xaf2bef8e0/d;
L_0xaf2bef950/d .functor NAND 1, L_0xaf2bef800, L_0xaf2bef870, L_0xaf2bef8e0, C4<1>;
L_0xaf2bef950 .delay 1 (1,1,1) L_0xaf2bef950/d;
v0xaf2aadc20_0 .net "Cin", 0 0, L_0xaf2bebc00;  1 drivers
v0xaf2aadcc0_0 .net "Cout", 0 0, L_0xaf2bef950;  1 drivers
v0xaf2aadd60_0 .net "P", 0 0, L_0xaf2bef720;  1 drivers
v0xaf2aade00_0 .net "S", 0 0, L_0xaf2bef790;  1 drivers
v0xaf2aadea0_0 .net "a", 0 0, L_0xaf2bebac0;  1 drivers
v0xaf2aadf40_0 .net "b", 0 0, L_0xaf2bebb60;  1 drivers
v0xaf2aadfe0_0 .net "naCin", 0 0, L_0xaf2bef870;  1 drivers
v0xaf2aae080_0 .net "nab", 0 0, L_0xaf2bef800;  1 drivers
v0xaf2aae120_0 .net "nbCin", 0 0, L_0xaf2bef8e0;  1 drivers
S_0xaf2ab0000 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8280 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2ab0180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bef9c0/d .functor XOR 1, L_0xaf2bebca0, L_0xaf2bebd40, C4<0>, C4<0>;
L_0xaf2bef9c0 .delay 1 (1,1,1) L_0xaf2bef9c0/d;
L_0xaf2befa30/d .functor XOR 1, L_0xaf2bef9c0, L_0xaf2bebde0, C4<0>, C4<0>;
L_0xaf2befa30 .delay 1 (1,1,1) L_0xaf2befa30/d;
L_0xaf2befaa0/d .functor NAND 1, L_0xaf2bebca0, L_0xaf2bebd40, C4<1>, C4<1>;
L_0xaf2befaa0 .delay 1 (1,1,1) L_0xaf2befaa0/d;
L_0xaf2befb10/d .functor NAND 1, L_0xaf2bebca0, L_0xaf2bebde0, C4<1>, C4<1>;
L_0xaf2befb10 .delay 1 (1,1,1) L_0xaf2befb10/d;
L_0xaf2befb80/d .functor NAND 1, L_0xaf2bebd40, L_0xaf2bebde0, C4<1>, C4<1>;
L_0xaf2befb80 .delay 1 (1,1,1) L_0xaf2befb80/d;
L_0xaf2befbf0/d .functor NAND 1, L_0xaf2befaa0, L_0xaf2befb10, L_0xaf2befb80, C4<1>;
L_0xaf2befbf0 .delay 1 (1,1,1) L_0xaf2befbf0/d;
v0xaf2aae1c0_0 .net "Cin", 0 0, L_0xaf2bebde0;  1 drivers
v0xaf2aae260_0 .net "Cout", 0 0, L_0xaf2befbf0;  1 drivers
v0xaf2aae300_0 .net "P", 0 0, L_0xaf2bef9c0;  1 drivers
v0xaf2aae3a0_0 .net "S", 0 0, L_0xaf2befa30;  1 drivers
v0xaf2aae440_0 .net "a", 0 0, L_0xaf2bebca0;  1 drivers
v0xaf2aae4e0_0 .net "b", 0 0, L_0xaf2bebd40;  1 drivers
v0xaf2aae580_0 .net "naCin", 0 0, L_0xaf2befb10;  1 drivers
v0xaf2aae620_0 .net "nab", 0 0, L_0xaf2befaa0;  1 drivers
v0xaf2aae6c0_0 .net "nbCin", 0 0, L_0xaf2befb80;  1 drivers
S_0xaf2ab0300 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa82c0 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2ab0480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa09c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2befc60/d .functor XOR 1, L_0xaf2bebe80, L_0xaf2bebf20, C4<0>, C4<0>;
L_0xaf2befc60 .delay 1 (1,1,1) L_0xaf2befc60/d;
L_0xaf2befcd0/d .functor XOR 1, L_0xaf2befc60, L_0xaf2bf8000, C4<0>, C4<0>;
L_0xaf2befcd0 .delay 1 (1,1,1) L_0xaf2befcd0/d;
L_0xaf2befd40/d .functor NAND 1, L_0xaf2bebe80, L_0xaf2bebf20, C4<1>, C4<1>;
L_0xaf2befd40 .delay 1 (1,1,1) L_0xaf2befd40/d;
L_0xaf2befdb0/d .functor NAND 1, L_0xaf2bebe80, L_0xaf2bf8000, C4<1>, C4<1>;
L_0xaf2befdb0 .delay 1 (1,1,1) L_0xaf2befdb0/d;
L_0xaf2befe20/d .functor NAND 1, L_0xaf2bebf20, L_0xaf2bf8000, C4<1>, C4<1>;
L_0xaf2befe20 .delay 1 (1,1,1) L_0xaf2befe20/d;
L_0xaf2befe90/d .functor NAND 1, L_0xaf2befd40, L_0xaf2befdb0, L_0xaf2befe20, C4<1>;
L_0xaf2befe90 .delay 1 (1,1,1) L_0xaf2befe90/d;
v0xaf2aae760_0 .net "Cin", 0 0, L_0xaf2bf8000;  1 drivers
v0xaf2aae800_0 .net "Cout", 0 0, L_0xaf2befe90;  1 drivers
v0xaf2aae8a0_0 .net "P", 0 0, L_0xaf2befc60;  1 drivers
v0xaf2aae940_0 .net "S", 0 0, L_0xaf2befcd0;  1 drivers
v0xaf2aae9e0_0 .net "a", 0 0, L_0xaf2bebe80;  1 drivers
v0xaf2aaea80_0 .net "b", 0 0, L_0xaf2bebf20;  1 drivers
v0xaf2aaeb20_0 .net "naCin", 0 0, L_0xaf2befdb0;  1 drivers
v0xaf2aaebc0_0 .net "nab", 0 0, L_0xaf2befd40;  1 drivers
v0xaf2aaec60_0 .net "nbCin", 0 0, L_0xaf2befe20;  1 drivers
S_0xaf2ab0600 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8300 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2ab0780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2beff00/d .functor XOR 1, L_0xaf2bf80a0, L_0xaf2bf8140, C4<0>, C4<0>;
L_0xaf2beff00 .delay 1 (1,1,1) L_0xaf2beff00/d;
L_0xaf2beff70/d .functor XOR 1, L_0xaf2beff00, L_0xaf2bf81e0, C4<0>, C4<0>;
L_0xaf2beff70 .delay 1 (1,1,1) L_0xaf2beff70/d;
L_0xaf2bfc000/d .functor NAND 1, L_0xaf2bf80a0, L_0xaf2bf8140, C4<1>, C4<1>;
L_0xaf2bfc000 .delay 1 (1,1,1) L_0xaf2bfc000/d;
L_0xaf2bfc070/d .functor NAND 1, L_0xaf2bf80a0, L_0xaf2bf81e0, C4<1>, C4<1>;
L_0xaf2bfc070 .delay 1 (1,1,1) L_0xaf2bfc070/d;
L_0xaf2bfc0e0/d .functor NAND 1, L_0xaf2bf8140, L_0xaf2bf81e0, C4<1>, C4<1>;
L_0xaf2bfc0e0 .delay 1 (1,1,1) L_0xaf2bfc0e0/d;
L_0xaf2bfc150/d .functor NAND 1, L_0xaf2bfc000, L_0xaf2bfc070, L_0xaf2bfc0e0, C4<1>;
L_0xaf2bfc150 .delay 1 (1,1,1) L_0xaf2bfc150/d;
v0xaf2aaed00_0 .net "Cin", 0 0, L_0xaf2bf81e0;  1 drivers
v0xaf2aaeda0_0 .net "Cout", 0 0, L_0xaf2bfc150;  1 drivers
v0xaf2aaee40_0 .net "P", 0 0, L_0xaf2beff00;  1 drivers
v0xaf2aaeee0_0 .net "S", 0 0, L_0xaf2beff70;  1 drivers
v0xaf2aaef80_0 .net "a", 0 0, L_0xaf2bf80a0;  1 drivers
v0xaf2aaf020_0 .net "b", 0 0, L_0xaf2bf8140;  1 drivers
v0xaf2aaf0c0_0 .net "naCin", 0 0, L_0xaf2bfc070;  1 drivers
v0xaf2aaf160_0 .net "nab", 0 0, L_0xaf2bfc000;  1 drivers
v0xaf2aaf200_0 .net "nbCin", 0 0, L_0xaf2bfc0e0;  1 drivers
S_0xaf2ab0900 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8340 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2ab0a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfc1c0/d .functor XOR 1, L_0xaf2bf8280, L_0xaf2bf8320, C4<0>, C4<0>;
L_0xaf2bfc1c0 .delay 1 (1,1,1) L_0xaf2bfc1c0/d;
L_0xaf2bfc230/d .functor XOR 1, L_0xaf2bfc1c0, L_0xaf2bf83c0, C4<0>, C4<0>;
L_0xaf2bfc230 .delay 1 (1,1,1) L_0xaf2bfc230/d;
L_0xaf2bfc2a0/d .functor NAND 1, L_0xaf2bf8280, L_0xaf2bf8320, C4<1>, C4<1>;
L_0xaf2bfc2a0 .delay 1 (1,1,1) L_0xaf2bfc2a0/d;
L_0xaf2bfc310/d .functor NAND 1, L_0xaf2bf8280, L_0xaf2bf83c0, C4<1>, C4<1>;
L_0xaf2bfc310 .delay 1 (1,1,1) L_0xaf2bfc310/d;
L_0xaf2bfc380/d .functor NAND 1, L_0xaf2bf8320, L_0xaf2bf83c0, C4<1>, C4<1>;
L_0xaf2bfc380 .delay 1 (1,1,1) L_0xaf2bfc380/d;
L_0xaf2bfc3f0/d .functor NAND 1, L_0xaf2bfc2a0, L_0xaf2bfc310, L_0xaf2bfc380, C4<1>;
L_0xaf2bfc3f0 .delay 1 (1,1,1) L_0xaf2bfc3f0/d;
v0xaf2aaf2a0_0 .net "Cin", 0 0, L_0xaf2bf83c0;  1 drivers
v0xaf2aaf340_0 .net "Cout", 0 0, L_0xaf2bfc3f0;  1 drivers
v0xaf2aaf3e0_0 .net "P", 0 0, L_0xaf2bfc1c0;  1 drivers
v0xaf2aaf480_0 .net "S", 0 0, L_0xaf2bfc230;  1 drivers
v0xaf2aaf520_0 .net "a", 0 0, L_0xaf2bf8280;  1 drivers
v0xaf2aaf5c0_0 .net "b", 0 0, L_0xaf2bf8320;  1 drivers
v0xaf2aaf660_0 .net "naCin", 0 0, L_0xaf2bfc310;  1 drivers
v0xaf2aaf700_0 .net "nab", 0 0, L_0xaf2bfc2a0;  1 drivers
v0xaf2aaf7a0_0 .net "nbCin", 0 0, L_0xaf2bfc380;  1 drivers
S_0xaf2ab0c00 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8380 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2ab0d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa06c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfc460/d .functor XOR 1, L_0xaf2bf8460, L_0xaf2bf8500, C4<0>, C4<0>;
L_0xaf2bfc460 .delay 1 (1,1,1) L_0xaf2bfc460/d;
L_0xaf2bfc4d0/d .functor XOR 1, L_0xaf2bfc460, L_0xaf2bf85a0, C4<0>, C4<0>;
L_0xaf2bfc4d0 .delay 1 (1,1,1) L_0xaf2bfc4d0/d;
L_0xaf2bfc540/d .functor NAND 1, L_0xaf2bf8460, L_0xaf2bf8500, C4<1>, C4<1>;
L_0xaf2bfc540 .delay 1 (1,1,1) L_0xaf2bfc540/d;
L_0xaf2bfc5b0/d .functor NAND 1, L_0xaf2bf8460, L_0xaf2bf85a0, C4<1>, C4<1>;
L_0xaf2bfc5b0 .delay 1 (1,1,1) L_0xaf2bfc5b0/d;
L_0xaf2bfc620/d .functor NAND 1, L_0xaf2bf8500, L_0xaf2bf85a0, C4<1>, C4<1>;
L_0xaf2bfc620 .delay 1 (1,1,1) L_0xaf2bfc620/d;
L_0xaf2bfc690/d .functor NAND 1, L_0xaf2bfc540, L_0xaf2bfc5b0, L_0xaf2bfc620, C4<1>;
L_0xaf2bfc690 .delay 1 (1,1,1) L_0xaf2bfc690/d;
v0xaf2aaf840_0 .net "Cin", 0 0, L_0xaf2bf85a0;  1 drivers
v0xaf2aaf8e0_0 .net "Cout", 0 0, L_0xaf2bfc690;  1 drivers
v0xaf2aaf980_0 .net "P", 0 0, L_0xaf2bfc460;  1 drivers
v0xaf2aafa20_0 .net "S", 0 0, L_0xaf2bfc4d0;  1 drivers
v0xaf2aafac0_0 .net "a", 0 0, L_0xaf2bf8460;  1 drivers
v0xaf2aafb60_0 .net "b", 0 0, L_0xaf2bf8500;  1 drivers
v0xaf2aafc00_0 .net "naCin", 0 0, L_0xaf2bfc5b0;  1 drivers
v0xaf2aafca0_0 .net "nab", 0 0, L_0xaf2bfc540;  1 drivers
v0xaf2aafd40_0 .net "nbCin", 0 0, L_0xaf2bfc620;  1 drivers
S_0xaf2ab0f00 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa83c0 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2ab1080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab0f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfc700/d .functor XOR 1, L_0xaf2bf8640, L_0xaf2bf86e0, C4<0>, C4<0>;
L_0xaf2bfc700 .delay 1 (1,1,1) L_0xaf2bfc700/d;
L_0xaf2bfc770/d .functor XOR 1, L_0xaf2bfc700, L_0xaf2bf8780, C4<0>, C4<0>;
L_0xaf2bfc770 .delay 1 (1,1,1) L_0xaf2bfc770/d;
L_0xaf2bfc7e0/d .functor NAND 1, L_0xaf2bf8640, L_0xaf2bf86e0, C4<1>, C4<1>;
L_0xaf2bfc7e0 .delay 1 (1,1,1) L_0xaf2bfc7e0/d;
L_0xaf2bfc850/d .functor NAND 1, L_0xaf2bf8640, L_0xaf2bf8780, C4<1>, C4<1>;
L_0xaf2bfc850 .delay 1 (1,1,1) L_0xaf2bfc850/d;
L_0xaf2bfc8c0/d .functor NAND 1, L_0xaf2bf86e0, L_0xaf2bf8780, C4<1>, C4<1>;
L_0xaf2bfc8c0 .delay 1 (1,1,1) L_0xaf2bfc8c0/d;
L_0xaf2bfc930/d .functor NAND 1, L_0xaf2bfc7e0, L_0xaf2bfc850, L_0xaf2bfc8c0, C4<1>;
L_0xaf2bfc930 .delay 1 (1,1,1) L_0xaf2bfc930/d;
v0xaf2aafde0_0 .net "Cin", 0 0, L_0xaf2bf8780;  1 drivers
v0xaf2aafe80_0 .net "Cout", 0 0, L_0xaf2bfc930;  1 drivers
v0xaf2aaff20_0 .net "P", 0 0, L_0xaf2bfc700;  1 drivers
v0xaf2ab4000_0 .net "S", 0 0, L_0xaf2bfc770;  1 drivers
v0xaf2ab40a0_0 .net "a", 0 0, L_0xaf2bf8640;  1 drivers
v0xaf2ab4140_0 .net "b", 0 0, L_0xaf2bf86e0;  1 drivers
v0xaf2ab41e0_0 .net "naCin", 0 0, L_0xaf2bfc850;  1 drivers
v0xaf2ab4280_0 .net "nab", 0 0, L_0xaf2bfc7e0;  1 drivers
v0xaf2ab4320_0 .net "nbCin", 0 0, L_0xaf2bfc8c0;  1 drivers
S_0xaf2ab1200 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8400 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2ab1380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfc9a0/d .functor XOR 1, L_0xaf2bf8820, L_0xaf2bf88c0, C4<0>, C4<0>;
L_0xaf2bfc9a0 .delay 1 (1,1,1) L_0xaf2bfc9a0/d;
L_0xaf2bfca10/d .functor XOR 1, L_0xaf2bfc9a0, L_0xaf2bf8960, C4<0>, C4<0>;
L_0xaf2bfca10 .delay 1 (1,1,1) L_0xaf2bfca10/d;
L_0xaf2bfca80/d .functor NAND 1, L_0xaf2bf8820, L_0xaf2bf88c0, C4<1>, C4<1>;
L_0xaf2bfca80 .delay 1 (1,1,1) L_0xaf2bfca80/d;
L_0xaf2bfcaf0/d .functor NAND 1, L_0xaf2bf8820, L_0xaf2bf8960, C4<1>, C4<1>;
L_0xaf2bfcaf0 .delay 1 (1,1,1) L_0xaf2bfcaf0/d;
L_0xaf2bfcb60/d .functor NAND 1, L_0xaf2bf88c0, L_0xaf2bf8960, C4<1>, C4<1>;
L_0xaf2bfcb60 .delay 1 (1,1,1) L_0xaf2bfcb60/d;
L_0xaf2bfcbd0/d .functor NAND 1, L_0xaf2bfca80, L_0xaf2bfcaf0, L_0xaf2bfcb60, C4<1>;
L_0xaf2bfcbd0 .delay 1 (1,1,1) L_0xaf2bfcbd0/d;
v0xaf2ab43c0_0 .net "Cin", 0 0, L_0xaf2bf8960;  1 drivers
v0xaf2ab4460_0 .net "Cout", 0 0, L_0xaf2bfcbd0;  1 drivers
v0xaf2ab4500_0 .net "P", 0 0, L_0xaf2bfc9a0;  1 drivers
v0xaf2ab45a0_0 .net "S", 0 0, L_0xaf2bfca10;  1 drivers
v0xaf2ab4640_0 .net "a", 0 0, L_0xaf2bf8820;  1 drivers
v0xaf2ab46e0_0 .net "b", 0 0, L_0xaf2bf88c0;  1 drivers
v0xaf2ab4780_0 .net "naCin", 0 0, L_0xaf2bfcaf0;  1 drivers
v0xaf2ab4820_0 .net "nab", 0 0, L_0xaf2bfca80;  1 drivers
v0xaf2ab48c0_0 .net "nbCin", 0 0, L_0xaf2bfcb60;  1 drivers
S_0xaf2ab1500 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8440 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2ab1680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab1500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfcc40/d .functor XOR 1, L_0xaf2bf8a00, L_0xaf2bf8aa0, C4<0>, C4<0>;
L_0xaf2bfcc40 .delay 1 (1,1,1) L_0xaf2bfcc40/d;
L_0xaf2bfccb0/d .functor XOR 1, L_0xaf2bfcc40, L_0xaf2bf8b40, C4<0>, C4<0>;
L_0xaf2bfccb0 .delay 1 (1,1,1) L_0xaf2bfccb0/d;
L_0xaf2bfcd20/d .functor NAND 1, L_0xaf2bf8a00, L_0xaf2bf8aa0, C4<1>, C4<1>;
L_0xaf2bfcd20 .delay 1 (1,1,1) L_0xaf2bfcd20/d;
L_0xaf2bfcd90/d .functor NAND 1, L_0xaf2bf8a00, L_0xaf2bf8b40, C4<1>, C4<1>;
L_0xaf2bfcd90 .delay 1 (1,1,1) L_0xaf2bfcd90/d;
L_0xaf2bfce00/d .functor NAND 1, L_0xaf2bf8aa0, L_0xaf2bf8b40, C4<1>, C4<1>;
L_0xaf2bfce00 .delay 1 (1,1,1) L_0xaf2bfce00/d;
L_0xaf2bfce70/d .functor NAND 1, L_0xaf2bfcd20, L_0xaf2bfcd90, L_0xaf2bfce00, C4<1>;
L_0xaf2bfce70 .delay 1 (1,1,1) L_0xaf2bfce70/d;
v0xaf2ab4960_0 .net "Cin", 0 0, L_0xaf2bf8b40;  1 drivers
v0xaf2ab4a00_0 .net "Cout", 0 0, L_0xaf2bfce70;  1 drivers
v0xaf2ab4aa0_0 .net "P", 0 0, L_0xaf2bfcc40;  1 drivers
v0xaf2ab4b40_0 .net "S", 0 0, L_0xaf2bfccb0;  1 drivers
v0xaf2ab4be0_0 .net "a", 0 0, L_0xaf2bf8a00;  1 drivers
v0xaf2ab4c80_0 .net "b", 0 0, L_0xaf2bf8aa0;  1 drivers
v0xaf2ab4d20_0 .net "naCin", 0 0, L_0xaf2bfcd90;  1 drivers
v0xaf2ab4dc0_0 .net "nab", 0 0, L_0xaf2bfcd20;  1 drivers
v0xaf2ab4e60_0 .net "nbCin", 0 0, L_0xaf2bfce00;  1 drivers
S_0xaf2ab1800 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa8480 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2ab1980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfcee0/d .functor XOR 1, L_0xaf2bf8be0, L_0xaf2bf8c80, C4<0>, C4<0>;
L_0xaf2bfcee0 .delay 1 (1,1,1) L_0xaf2bfcee0/d;
L_0xaf2bfcf50/d .functor XOR 1, L_0xaf2bfcee0, L_0xaf2bf8d20, C4<0>, C4<0>;
L_0xaf2bfcf50 .delay 1 (1,1,1) L_0xaf2bfcf50/d;
L_0xaf2bfcfc0/d .functor NAND 1, L_0xaf2bf8be0, L_0xaf2bf8c80, C4<1>, C4<1>;
L_0xaf2bfcfc0 .delay 1 (1,1,1) L_0xaf2bfcfc0/d;
L_0xaf2bfd030/d .functor NAND 1, L_0xaf2bf8be0, L_0xaf2bf8d20, C4<1>, C4<1>;
L_0xaf2bfd030 .delay 1 (1,1,1) L_0xaf2bfd030/d;
L_0xaf2bfd0a0/d .functor NAND 1, L_0xaf2bf8c80, L_0xaf2bf8d20, C4<1>, C4<1>;
L_0xaf2bfd0a0 .delay 1 (1,1,1) L_0xaf2bfd0a0/d;
L_0xaf2bfd110/d .functor NAND 1, L_0xaf2bfcfc0, L_0xaf2bfd030, L_0xaf2bfd0a0, C4<1>;
L_0xaf2bfd110 .delay 1 (1,1,1) L_0xaf2bfd110/d;
v0xaf2ab4f00_0 .net "Cin", 0 0, L_0xaf2bf8d20;  1 drivers
v0xaf2ab4fa0_0 .net "Cout", 0 0, L_0xaf2bfd110;  1 drivers
v0xaf2ab5040_0 .net "P", 0 0, L_0xaf2bfcee0;  1 drivers
v0xaf2ab50e0_0 .net "S", 0 0, L_0xaf2bfcf50;  1 drivers
v0xaf2ab5180_0 .net "a", 0 0, L_0xaf2bf8be0;  1 drivers
v0xaf2ab5220_0 .net "b", 0 0, L_0xaf2bf8c80;  1 drivers
v0xaf2ab52c0_0 .net "naCin", 0 0, L_0xaf2bfd030;  1 drivers
v0xaf2ab5360_0 .net "nab", 0 0, L_0xaf2bfcfc0;  1 drivers
v0xaf2ab5400_0 .net "nbCin", 0 0, L_0xaf2bfd0a0;  1 drivers
S_0xaf2ab1b00 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2a9d980;
 .timescale -9 -9;
P_0xaf2aa84c0 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2ab1c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab1b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfd180/d .functor XOR 1, L_0xaf2bf8dc0, L_0xaf2bf8e60, C4<0>, C4<0>;
L_0xaf2bfd180 .delay 1 (1,1,1) L_0xaf2bfd180/d;
L_0xaf2bfd1f0/d .functor XOR 1, L_0xaf2bfd180, L_0xaf2bf8f00, C4<0>, C4<0>;
L_0xaf2bfd1f0 .delay 1 (1,1,1) L_0xaf2bfd1f0/d;
L_0xaf2bfd260/d .functor NAND 1, L_0xaf2bf8dc0, L_0xaf2bf8e60, C4<1>, C4<1>;
L_0xaf2bfd260 .delay 1 (1,1,1) L_0xaf2bfd260/d;
L_0xaf2bfd2d0/d .functor NAND 1, L_0xaf2bf8dc0, L_0xaf2bf8f00, C4<1>, C4<1>;
L_0xaf2bfd2d0 .delay 1 (1,1,1) L_0xaf2bfd2d0/d;
L_0xaf2bfd340/d .functor NAND 1, L_0xaf2bf8e60, L_0xaf2bf8f00, C4<1>, C4<1>;
L_0xaf2bfd340 .delay 1 (1,1,1) L_0xaf2bfd340/d;
L_0xaf2bfd3b0/d .functor NAND 1, L_0xaf2bfd260, L_0xaf2bfd2d0, L_0xaf2bfd340, C4<1>;
L_0xaf2bfd3b0 .delay 1 (1,1,1) L_0xaf2bfd3b0/d;
v0xaf2ab54a0_0 .net "Cin", 0 0, L_0xaf2bf8f00;  1 drivers
v0xaf2ab5540_0 .net "Cout", 0 0, L_0xaf2bfd3b0;  1 drivers
v0xaf2ab55e0_0 .net "P", 0 0, L_0xaf2bfd180;  1 drivers
v0xaf2ab5680_0 .net "S", 0 0, L_0xaf2bfd1f0;  1 drivers
v0xaf2ab5720_0 .net "a", 0 0, L_0xaf2bf8dc0;  1 drivers
v0xaf2ab57c0_0 .net "b", 0 0, L_0xaf2bf8e60;  1 drivers
v0xaf2ab5860_0 .net "naCin", 0 0, L_0xaf2bfd2d0;  1 drivers
v0xaf2ab5900_0 .net "nab", 0 0, L_0xaf2bfd260;  1 drivers
v0xaf2ab59a0_0 .net "nbCin", 0 0, L_0xaf2bfd340;  1 drivers
S_0xaf2ab1e00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2a9d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfd420/d .functor XOR 1, L_0xaf2bf8fa0, L_0xaf2bf9040, C4<0>, C4<0>;
L_0xaf2bfd420 .delay 1 (1,1,1) L_0xaf2bfd420/d;
L_0xaf2bfd490/d .functor XOR 1, L_0xaf2bfd420, v0xaf2ab6580_0, C4<0>, C4<0>;
L_0xaf2bfd490 .delay 1 (1,1,1) L_0xaf2bfd490/d;
L_0xaf2bfd500/d .functor NAND 1, L_0xaf2bf8fa0, L_0xaf2bf9040, C4<1>, C4<1>;
L_0xaf2bfd500 .delay 1 (1,1,1) L_0xaf2bfd500/d;
L_0xaf2bfd570/d .functor NAND 1, L_0xaf2bf8fa0, v0xaf2ab6580_0, C4<1>, C4<1>;
L_0xaf2bfd570 .delay 1 (1,1,1) L_0xaf2bfd570/d;
L_0xaf2bfd5e0/d .functor NAND 1, L_0xaf2bf9040, v0xaf2ab6580_0, C4<1>, C4<1>;
L_0xaf2bfd5e0 .delay 1 (1,1,1) L_0xaf2bfd5e0/d;
L_0xaf2bfd650/d .functor NAND 1, L_0xaf2bfd500, L_0xaf2bfd570, L_0xaf2bfd5e0, C4<1>;
L_0xaf2bfd650 .delay 1 (1,1,1) L_0xaf2bfd650/d;
v0xaf2ab5a40_0 .net "Cin", 0 0, v0xaf2ab6580_0;  alias, 1 drivers
v0xaf2ab5ae0_0 .net "Cout", 0 0, L_0xaf2bfd650;  1 drivers
v0xaf2ab5b80_0 .net "P", 0 0, L_0xaf2bfd420;  1 drivers
v0xaf2ab5c20_0 .net "S", 0 0, L_0xaf2bfd490;  1 drivers
v0xaf2ab5cc0_0 .net "a", 0 0, L_0xaf2bf8fa0;  1 drivers
v0xaf2ab5d60_0 .net "b", 0 0, L_0xaf2bf9040;  1 drivers
v0xaf2ab5e00_0 .net "naCin", 0 0, L_0xaf2bfd570;  1 drivers
v0xaf2ab5ea0_0 .net "nab", 0 0, L_0xaf2bfd500;  1 drivers
v0xaf2ab5f40_0 .net "nbCin", 0 0, L_0xaf2bfd5e0;  1 drivers
S_0xaf2ab1f80 .scope generate, "WIDTH_TEST[24]" "WIDTH_TEST[24]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aa8540 .param/l "w" 1 3 21, +C4<011000>;
v0xaf2ac3480_0 .var "A", 23 0;
v0xaf2ac3520_0 .var "B", 23 0;
v0xaf2ac35c0_0 .var "Cin", 0 0;
v0xaf2ac3660_0 .net "Cout", 0 0, L_0xaf2bfbde0;  1 drivers
v0xaf2ac3700_0 .net "P", 23 0, L_0xaf31629e0;  1 drivers
v0xaf2ac37a0_0 .net "S", 23 0, L_0xaf3162a80;  1 drivers
v0xaf2ac3840_0 .var "expected_sum", 24 0;
S_0xaf2ab2100 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2ab1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 24 "A";
    .port_info 1 /INPUT 24 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 24 "P";
    .port_info 5 /OUTPUT 24 "S";
P_0xaf2aa8580 .param/l "N" 0 4 4, +C4<00000000000000000000000000011000>;
v0xaf2ac3020_0 .net "A", 23 0, v0xaf2ac3480_0;  1 drivers
v0xaf2ac30c0_0 .net "B", 23 0, v0xaf2ac3520_0;  1 drivers
v0xaf2ac3160_0 .net "C", 23 0, L_0xaf3162940;  1 drivers
v0xaf2ac3200_0 .net "Cin", 0 0, v0xaf2ac35c0_0;  1 drivers
v0xaf2ac32a0_0 .net "Cout", 0 0, L_0xaf2bfbde0;  alias, 1 drivers
v0xaf2ac3340_0 .net "P", 23 0, L_0xaf31629e0;  alias, 1 drivers
v0xaf2ac33e0_0 .net "S", 23 0, L_0xaf3162a80;  alias, 1 drivers
L_0xaf2bf9180 .part v0xaf2ac3480_0, 1, 1;
L_0xaf2bf9220 .part v0xaf2ac3520_0, 1, 1;
L_0xaf2bf92c0 .part L_0xaf3162940, 0, 1;
L_0xaf2bf9360 .part v0xaf2ac3480_0, 2, 1;
L_0xaf2bf9400 .part v0xaf2ac3520_0, 2, 1;
L_0xaf2bf94a0 .part L_0xaf3162940, 1, 1;
L_0xaf2bf9540 .part v0xaf2ac3480_0, 3, 1;
L_0xaf2bf95e0 .part v0xaf2ac3520_0, 3, 1;
L_0xaf2bf9680 .part L_0xaf3162940, 2, 1;
L_0xaf2bf9720 .part v0xaf2ac3480_0, 4, 1;
L_0xaf2bf97c0 .part v0xaf2ac3520_0, 4, 1;
L_0xaf2bf9860 .part L_0xaf3162940, 3, 1;
L_0xaf2bf9900 .part v0xaf2ac3480_0, 5, 1;
L_0xaf2bf99a0 .part v0xaf2ac3520_0, 5, 1;
L_0xaf2bf9a40 .part L_0xaf3162940, 4, 1;
L_0xaf2bf9ae0 .part v0xaf2ac3480_0, 6, 1;
L_0xaf2bf9b80 .part v0xaf2ac3520_0, 6, 1;
L_0xaf2bf9cc0 .part L_0xaf3162940, 5, 1;
L_0xaf2bf9d60 .part v0xaf2ac3480_0, 7, 1;
L_0xaf2bf9e00 .part v0xaf2ac3520_0, 7, 1;
L_0xaf2bf9ea0 .part L_0xaf3162940, 6, 1;
L_0xaf2bf9c20 .part v0xaf2ac3480_0, 8, 1;
L_0xaf2bf9f40 .part v0xaf2ac3520_0, 8, 1;
L_0xaf2bf9fe0 .part L_0xaf3162940, 7, 1;
L_0xaf2bfa080 .part v0xaf2ac3480_0, 9, 1;
L_0xaf2bfa120 .part v0xaf2ac3520_0, 9, 1;
L_0xaf2bfa1c0 .part L_0xaf3162940, 8, 1;
L_0xaf2bfa260 .part v0xaf2ac3480_0, 10, 1;
L_0xaf2bfa300 .part v0xaf2ac3520_0, 10, 1;
L_0xaf2bfa3a0 .part L_0xaf3162940, 9, 1;
L_0xaf2bfa440 .part v0xaf2ac3480_0, 11, 1;
L_0xaf2bfa4e0 .part v0xaf2ac3520_0, 11, 1;
L_0xaf2bfa580 .part L_0xaf3162940, 10, 1;
L_0xaf2bfa620 .part v0xaf2ac3480_0, 12, 1;
L_0xaf2bfa6c0 .part v0xaf2ac3520_0, 12, 1;
L_0xaf2bfa760 .part L_0xaf3162940, 11, 1;
L_0xaf2bfa800 .part v0xaf2ac3480_0, 13, 1;
L_0xaf2bfa8a0 .part v0xaf2ac3520_0, 13, 1;
L_0xaf2bfa940 .part L_0xaf3162940, 12, 1;
L_0xaf2bfa9e0 .part v0xaf2ac3480_0, 14, 1;
L_0xaf2bfaa80 .part v0xaf2ac3520_0, 14, 1;
L_0xaf2bfab20 .part L_0xaf3162940, 13, 1;
L_0xaf2bfabc0 .part v0xaf2ac3480_0, 15, 1;
L_0xaf2bfac60 .part v0xaf2ac3520_0, 15, 1;
L_0xaf2bfad00 .part L_0xaf3162940, 14, 1;
L_0xaf2bfada0 .part v0xaf2ac3480_0, 16, 1;
L_0xaf2bfae40 .part v0xaf2ac3520_0, 16, 1;
L_0xaf2bfaee0 .part L_0xaf3162940, 15, 1;
L_0xaf2bfaf80 .part v0xaf2ac3480_0, 17, 1;
L_0xaf2bfb020 .part v0xaf2ac3520_0, 17, 1;
L_0xaf2bfb0c0 .part L_0xaf3162940, 16, 1;
L_0xaf2bfb160 .part v0xaf2ac3480_0, 18, 1;
L_0xaf2bfb200 .part v0xaf2ac3520_0, 18, 1;
L_0xaf2bfb2a0 .part L_0xaf3162940, 17, 1;
L_0xaf2bfb340 .part v0xaf2ac3480_0, 19, 1;
L_0xaf2bfb3e0 .part v0xaf2ac3520_0, 19, 1;
L_0xaf2bfb480 .part L_0xaf3162940, 18, 1;
L_0xaf2bfb520 .part v0xaf2ac3480_0, 20, 1;
L_0xaf2bfb5c0 .part v0xaf2ac3520_0, 20, 1;
L_0xaf2bfb660 .part L_0xaf3162940, 19, 1;
L_0xaf2bfb700 .part v0xaf2ac3480_0, 21, 1;
L_0xaf2bfb7a0 .part v0xaf2ac3520_0, 21, 1;
L_0xaf2bfb840 .part L_0xaf3162940, 20, 1;
L_0xaf2bfb8e0 .part v0xaf2ac3480_0, 22, 1;
L_0xaf2bfb980 .part v0xaf2ac3520_0, 22, 1;
L_0xaf2bfba20 .part L_0xaf3162940, 21, 1;
L_0xaf2bfbac0 .part v0xaf2ac3480_0, 23, 1;
L_0xaf2bfbb60 .part v0xaf2ac3520_0, 23, 1;
L_0xaf2bfbc00 .part L_0xaf3162940, 22, 1;
L_0xaf2bfbca0 .part v0xaf2ac3480_0, 0, 1;
L_0xaf2bfbd40 .part v0xaf2ac3520_0, 0, 1;
LS_0xaf3162940_0_0 .concat8 [ 1 1 1 1], L_0xaf2409570, L_0xaf2bfd8f0, L_0xaf2bfdb90, L_0xaf2bfde30;
LS_0xaf3162940_0_4 .concat8 [ 1 1 1 1], L_0xaf2bfe0d0, L_0xaf2bfe370, L_0xaf2bfe610, L_0xaf2bfe8b0;
LS_0xaf3162940_0_8 .concat8 [ 1 1 1 1], L_0xaf2bfeb50, L_0xaf2bfedf0, L_0xaf2bff090, L_0xaf2bff330;
LS_0xaf3162940_0_12 .concat8 [ 1 1 1 1], L_0xaf2bff5d0, L_0xaf2bff870, L_0xaf2bffb10, L_0xaf2bffdb0;
LS_0xaf3162940_0_16 .concat8 [ 1 1 1 1], L_0xaf2408070, L_0xaf2408310, L_0xaf24085b0, L_0xaf2408850;
LS_0xaf3162940_0_20 .concat8 [ 1 1 1 1], L_0xaf2408af0, L_0xaf2408d90, L_0xaf2409030, L_0xaf24092d0;
LS_0xaf3162940_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162940_0_0, LS_0xaf3162940_0_4, LS_0xaf3162940_0_8, LS_0xaf3162940_0_12;
LS_0xaf3162940_1_4 .concat8 [ 4 4 0 0], LS_0xaf3162940_0_16, LS_0xaf3162940_0_20;
L_0xaf3162940 .concat8 [ 16 8 0 0], LS_0xaf3162940_1_0, LS_0xaf3162940_1_4;
LS_0xaf31629e0_0_0 .concat8 [ 1 1 1 1], L_0xaf2409340, L_0xaf2bfd6c0, L_0xaf2bfd960, L_0xaf2bfdc00;
LS_0xaf31629e0_0_4 .concat8 [ 1 1 1 1], L_0xaf2bfdea0, L_0xaf2bfe140, L_0xaf2bfe3e0, L_0xaf2bfe680;
LS_0xaf31629e0_0_8 .concat8 [ 1 1 1 1], L_0xaf2bfe920, L_0xaf2bfebc0, L_0xaf2bfee60, L_0xaf2bff100;
LS_0xaf31629e0_0_12 .concat8 [ 1 1 1 1], L_0xaf2bff3a0, L_0xaf2bff640, L_0xaf2bff8e0, L_0xaf2bffb80;
LS_0xaf31629e0_0_16 .concat8 [ 1 1 1 1], L_0xaf2bffe20, L_0xaf24080e0, L_0xaf2408380, L_0xaf2408620;
LS_0xaf31629e0_0_20 .concat8 [ 1 1 1 1], L_0xaf24088c0, L_0xaf2408b60, L_0xaf2408e00, L_0xaf24090a0;
LS_0xaf31629e0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31629e0_0_0, LS_0xaf31629e0_0_4, LS_0xaf31629e0_0_8, LS_0xaf31629e0_0_12;
LS_0xaf31629e0_1_4 .concat8 [ 4 4 0 0], LS_0xaf31629e0_0_16, LS_0xaf31629e0_0_20;
L_0xaf31629e0 .concat8 [ 16 8 0 0], LS_0xaf31629e0_1_0, LS_0xaf31629e0_1_4;
LS_0xaf3162a80_0_0 .concat8 [ 1 1 1 1], L_0xaf24093b0, L_0xaf2bfd730, L_0xaf2bfd9d0, L_0xaf2bfdc70;
LS_0xaf3162a80_0_4 .concat8 [ 1 1 1 1], L_0xaf2bfdf10, L_0xaf2bfe1b0, L_0xaf2bfe450, L_0xaf2bfe6f0;
LS_0xaf3162a80_0_8 .concat8 [ 1 1 1 1], L_0xaf2bfe990, L_0xaf2bfec30, L_0xaf2bfeed0, L_0xaf2bff170;
LS_0xaf3162a80_0_12 .concat8 [ 1 1 1 1], L_0xaf2bff410, L_0xaf2bff6b0, L_0xaf2bff950, L_0xaf2bffbf0;
LS_0xaf3162a80_0_16 .concat8 [ 1 1 1 1], L_0xaf2bffe90, L_0xaf2408150, L_0xaf24083f0, L_0xaf2408690;
LS_0xaf3162a80_0_20 .concat8 [ 1 1 1 1], L_0xaf2408930, L_0xaf2408bd0, L_0xaf2408e70, L_0xaf2409110;
LS_0xaf3162a80_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162a80_0_0, LS_0xaf3162a80_0_4, LS_0xaf3162a80_0_8, LS_0xaf3162a80_0_12;
LS_0xaf3162a80_1_4 .concat8 [ 4 4 0 0], LS_0xaf3162a80_0_16, LS_0xaf3162a80_0_20;
L_0xaf3162a80 .concat8 [ 16 8 0 0], LS_0xaf3162a80_1_0, LS_0xaf3162a80_1_4;
L_0xaf2bfbde0 .part L_0xaf3162940, 23, 1;
S_0xaf2ab2280 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa85c0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2ab2400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab2280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfd6c0/d .functor XOR 1, L_0xaf2bf9180, L_0xaf2bf9220, C4<0>, C4<0>;
L_0xaf2bfd6c0 .delay 1 (1,1,1) L_0xaf2bfd6c0/d;
L_0xaf2bfd730/d .functor XOR 1, L_0xaf2bfd6c0, L_0xaf2bf92c0, C4<0>, C4<0>;
L_0xaf2bfd730 .delay 1 (1,1,1) L_0xaf2bfd730/d;
L_0xaf2bfd7a0/d .functor NAND 1, L_0xaf2bf9180, L_0xaf2bf9220, C4<1>, C4<1>;
L_0xaf2bfd7a0 .delay 1 (1,1,1) L_0xaf2bfd7a0/d;
L_0xaf2bfd810/d .functor NAND 1, L_0xaf2bf9180, L_0xaf2bf92c0, C4<1>, C4<1>;
L_0xaf2bfd810 .delay 1 (1,1,1) L_0xaf2bfd810/d;
L_0xaf2bfd880/d .functor NAND 1, L_0xaf2bf9220, L_0xaf2bf92c0, C4<1>, C4<1>;
L_0xaf2bfd880 .delay 1 (1,1,1) L_0xaf2bfd880/d;
L_0xaf2bfd8f0/d .functor NAND 1, L_0xaf2bfd7a0, L_0xaf2bfd810, L_0xaf2bfd880, C4<1>;
L_0xaf2bfd8f0 .delay 1 (1,1,1) L_0xaf2bfd8f0/d;
v0xaf2ab68a0_0 .net "Cin", 0 0, L_0xaf2bf92c0;  1 drivers
v0xaf2ab6940_0 .net "Cout", 0 0, L_0xaf2bfd8f0;  1 drivers
v0xaf2ab69e0_0 .net "P", 0 0, L_0xaf2bfd6c0;  1 drivers
v0xaf2ab6a80_0 .net "S", 0 0, L_0xaf2bfd730;  1 drivers
v0xaf2ab6b20_0 .net "a", 0 0, L_0xaf2bf9180;  1 drivers
v0xaf2ab6bc0_0 .net "b", 0 0, L_0xaf2bf9220;  1 drivers
v0xaf2ab6c60_0 .net "naCin", 0 0, L_0xaf2bfd810;  1 drivers
v0xaf2ab6d00_0 .net "nab", 0 0, L_0xaf2bfd7a0;  1 drivers
v0xaf2ab6da0_0 .net "nbCin", 0 0, L_0xaf2bfd880;  1 drivers
S_0xaf2ab2580 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8600 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2ab2700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab2580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfd960/d .functor XOR 1, L_0xaf2bf9360, L_0xaf2bf9400, C4<0>, C4<0>;
L_0xaf2bfd960 .delay 1 (1,1,1) L_0xaf2bfd960/d;
L_0xaf2bfd9d0/d .functor XOR 1, L_0xaf2bfd960, L_0xaf2bf94a0, C4<0>, C4<0>;
L_0xaf2bfd9d0 .delay 1 (1,1,1) L_0xaf2bfd9d0/d;
L_0xaf2bfda40/d .functor NAND 1, L_0xaf2bf9360, L_0xaf2bf9400, C4<1>, C4<1>;
L_0xaf2bfda40 .delay 1 (1,1,1) L_0xaf2bfda40/d;
L_0xaf2bfdab0/d .functor NAND 1, L_0xaf2bf9360, L_0xaf2bf94a0, C4<1>, C4<1>;
L_0xaf2bfdab0 .delay 1 (1,1,1) L_0xaf2bfdab0/d;
L_0xaf2bfdb20/d .functor NAND 1, L_0xaf2bf9400, L_0xaf2bf94a0, C4<1>, C4<1>;
L_0xaf2bfdb20 .delay 1 (1,1,1) L_0xaf2bfdb20/d;
L_0xaf2bfdb90/d .functor NAND 1, L_0xaf2bfda40, L_0xaf2bfdab0, L_0xaf2bfdb20, C4<1>;
L_0xaf2bfdb90 .delay 1 (1,1,1) L_0xaf2bfdb90/d;
v0xaf2ab6e40_0 .net "Cin", 0 0, L_0xaf2bf94a0;  1 drivers
v0xaf2ab6ee0_0 .net "Cout", 0 0, L_0xaf2bfdb90;  1 drivers
v0xaf2ab6f80_0 .net "P", 0 0, L_0xaf2bfd960;  1 drivers
v0xaf2ab7020_0 .net "S", 0 0, L_0xaf2bfd9d0;  1 drivers
v0xaf2ab70c0_0 .net "a", 0 0, L_0xaf2bf9360;  1 drivers
v0xaf2ab7160_0 .net "b", 0 0, L_0xaf2bf9400;  1 drivers
v0xaf2ab7200_0 .net "naCin", 0 0, L_0xaf2bfdab0;  1 drivers
v0xaf2ab72a0_0 .net "nab", 0 0, L_0xaf2bfda40;  1 drivers
v0xaf2ab7340_0 .net "nbCin", 0 0, L_0xaf2bfdb20;  1 drivers
S_0xaf2ab2880 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8640 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2ab2a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab2880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfdc00/d .functor XOR 1, L_0xaf2bf9540, L_0xaf2bf95e0, C4<0>, C4<0>;
L_0xaf2bfdc00 .delay 1 (1,1,1) L_0xaf2bfdc00/d;
L_0xaf2bfdc70/d .functor XOR 1, L_0xaf2bfdc00, L_0xaf2bf9680, C4<0>, C4<0>;
L_0xaf2bfdc70 .delay 1 (1,1,1) L_0xaf2bfdc70/d;
L_0xaf2bfdce0/d .functor NAND 1, L_0xaf2bf9540, L_0xaf2bf95e0, C4<1>, C4<1>;
L_0xaf2bfdce0 .delay 1 (1,1,1) L_0xaf2bfdce0/d;
L_0xaf2bfdd50/d .functor NAND 1, L_0xaf2bf9540, L_0xaf2bf9680, C4<1>, C4<1>;
L_0xaf2bfdd50 .delay 1 (1,1,1) L_0xaf2bfdd50/d;
L_0xaf2bfddc0/d .functor NAND 1, L_0xaf2bf95e0, L_0xaf2bf9680, C4<1>, C4<1>;
L_0xaf2bfddc0 .delay 1 (1,1,1) L_0xaf2bfddc0/d;
L_0xaf2bfde30/d .functor NAND 1, L_0xaf2bfdce0, L_0xaf2bfdd50, L_0xaf2bfddc0, C4<1>;
L_0xaf2bfde30 .delay 1 (1,1,1) L_0xaf2bfde30/d;
v0xaf2ab73e0_0 .net "Cin", 0 0, L_0xaf2bf9680;  1 drivers
v0xaf2ab7480_0 .net "Cout", 0 0, L_0xaf2bfde30;  1 drivers
v0xaf2ab7520_0 .net "P", 0 0, L_0xaf2bfdc00;  1 drivers
v0xaf2ab75c0_0 .net "S", 0 0, L_0xaf2bfdc70;  1 drivers
v0xaf2ab7660_0 .net "a", 0 0, L_0xaf2bf9540;  1 drivers
v0xaf2ab7700_0 .net "b", 0 0, L_0xaf2bf95e0;  1 drivers
v0xaf2ab77a0_0 .net "naCin", 0 0, L_0xaf2bfdd50;  1 drivers
v0xaf2ab7840_0 .net "nab", 0 0, L_0xaf2bfdce0;  1 drivers
v0xaf2ab78e0_0 .net "nbCin", 0 0, L_0xaf2bfddc0;  1 drivers
S_0xaf2ab2b80 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8680 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2ab2d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab2b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa0f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa0fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfdea0/d .functor XOR 1, L_0xaf2bf9720, L_0xaf2bf97c0, C4<0>, C4<0>;
L_0xaf2bfdea0 .delay 1 (1,1,1) L_0xaf2bfdea0/d;
L_0xaf2bfdf10/d .functor XOR 1, L_0xaf2bfdea0, L_0xaf2bf9860, C4<0>, C4<0>;
L_0xaf2bfdf10 .delay 1 (1,1,1) L_0xaf2bfdf10/d;
L_0xaf2bfdf80/d .functor NAND 1, L_0xaf2bf9720, L_0xaf2bf97c0, C4<1>, C4<1>;
L_0xaf2bfdf80 .delay 1 (1,1,1) L_0xaf2bfdf80/d;
L_0xaf2bfdff0/d .functor NAND 1, L_0xaf2bf9720, L_0xaf2bf9860, C4<1>, C4<1>;
L_0xaf2bfdff0 .delay 1 (1,1,1) L_0xaf2bfdff0/d;
L_0xaf2bfe060/d .functor NAND 1, L_0xaf2bf97c0, L_0xaf2bf9860, C4<1>, C4<1>;
L_0xaf2bfe060 .delay 1 (1,1,1) L_0xaf2bfe060/d;
L_0xaf2bfe0d0/d .functor NAND 1, L_0xaf2bfdf80, L_0xaf2bfdff0, L_0xaf2bfe060, C4<1>;
L_0xaf2bfe0d0 .delay 1 (1,1,1) L_0xaf2bfe0d0/d;
v0xaf2ab7980_0 .net "Cin", 0 0, L_0xaf2bf9860;  1 drivers
v0xaf2ab7a20_0 .net "Cout", 0 0, L_0xaf2bfe0d0;  1 drivers
v0xaf2ab7ac0_0 .net "P", 0 0, L_0xaf2bfdea0;  1 drivers
v0xaf2ab7b60_0 .net "S", 0 0, L_0xaf2bfdf10;  1 drivers
v0xaf2ab7c00_0 .net "a", 0 0, L_0xaf2bf9720;  1 drivers
v0xaf2ab7ca0_0 .net "b", 0 0, L_0xaf2bf97c0;  1 drivers
v0xaf2ab7d40_0 .net "naCin", 0 0, L_0xaf2bfdff0;  1 drivers
v0xaf2ab7de0_0 .net "nab", 0 0, L_0xaf2bfdf80;  1 drivers
v0xaf2ab7e80_0 .net "nbCin", 0 0, L_0xaf2bfe060;  1 drivers
S_0xaf2ab2e80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8700 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2ab3000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab2e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfe140/d .functor XOR 1, L_0xaf2bf9900, L_0xaf2bf99a0, C4<0>, C4<0>;
L_0xaf2bfe140 .delay 1 (1,1,1) L_0xaf2bfe140/d;
L_0xaf2bfe1b0/d .functor XOR 1, L_0xaf2bfe140, L_0xaf2bf9a40, C4<0>, C4<0>;
L_0xaf2bfe1b0 .delay 1 (1,1,1) L_0xaf2bfe1b0/d;
L_0xaf2bfe220/d .functor NAND 1, L_0xaf2bf9900, L_0xaf2bf99a0, C4<1>, C4<1>;
L_0xaf2bfe220 .delay 1 (1,1,1) L_0xaf2bfe220/d;
L_0xaf2bfe290/d .functor NAND 1, L_0xaf2bf9900, L_0xaf2bf9a40, C4<1>, C4<1>;
L_0xaf2bfe290 .delay 1 (1,1,1) L_0xaf2bfe290/d;
L_0xaf2bfe300/d .functor NAND 1, L_0xaf2bf99a0, L_0xaf2bf9a40, C4<1>, C4<1>;
L_0xaf2bfe300 .delay 1 (1,1,1) L_0xaf2bfe300/d;
L_0xaf2bfe370/d .functor NAND 1, L_0xaf2bfe220, L_0xaf2bfe290, L_0xaf2bfe300, C4<1>;
L_0xaf2bfe370 .delay 1 (1,1,1) L_0xaf2bfe370/d;
v0xaf2ab7f20_0 .net "Cin", 0 0, L_0xaf2bf9a40;  1 drivers
v0xaf2ab8000_0 .net "Cout", 0 0, L_0xaf2bfe370;  1 drivers
v0xaf2ab80a0_0 .net "P", 0 0, L_0xaf2bfe140;  1 drivers
v0xaf2ab8140_0 .net "S", 0 0, L_0xaf2bfe1b0;  1 drivers
v0xaf2ab81e0_0 .net "a", 0 0, L_0xaf2bf9900;  1 drivers
v0xaf2ab8280_0 .net "b", 0 0, L_0xaf2bf99a0;  1 drivers
v0xaf2ab8320_0 .net "naCin", 0 0, L_0xaf2bfe290;  1 drivers
v0xaf2ab83c0_0 .net "nab", 0 0, L_0xaf2bfe220;  1 drivers
v0xaf2ab8460_0 .net "nbCin", 0 0, L_0xaf2bfe300;  1 drivers
S_0xaf2ab3180 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8740 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2ab3300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab3180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa10c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfe3e0/d .functor XOR 1, L_0xaf2bf9ae0, L_0xaf2bf9b80, C4<0>, C4<0>;
L_0xaf2bfe3e0 .delay 1 (1,1,1) L_0xaf2bfe3e0/d;
L_0xaf2bfe450/d .functor XOR 1, L_0xaf2bfe3e0, L_0xaf2bf9cc0, C4<0>, C4<0>;
L_0xaf2bfe450 .delay 1 (1,1,1) L_0xaf2bfe450/d;
L_0xaf2bfe4c0/d .functor NAND 1, L_0xaf2bf9ae0, L_0xaf2bf9b80, C4<1>, C4<1>;
L_0xaf2bfe4c0 .delay 1 (1,1,1) L_0xaf2bfe4c0/d;
L_0xaf2bfe530/d .functor NAND 1, L_0xaf2bf9ae0, L_0xaf2bf9cc0, C4<1>, C4<1>;
L_0xaf2bfe530 .delay 1 (1,1,1) L_0xaf2bfe530/d;
L_0xaf2bfe5a0/d .functor NAND 1, L_0xaf2bf9b80, L_0xaf2bf9cc0, C4<1>, C4<1>;
L_0xaf2bfe5a0 .delay 1 (1,1,1) L_0xaf2bfe5a0/d;
L_0xaf2bfe610/d .functor NAND 1, L_0xaf2bfe4c0, L_0xaf2bfe530, L_0xaf2bfe5a0, C4<1>;
L_0xaf2bfe610 .delay 1 (1,1,1) L_0xaf2bfe610/d;
v0xaf2ab8500_0 .net "Cin", 0 0, L_0xaf2bf9cc0;  1 drivers
v0xaf2ab85a0_0 .net "Cout", 0 0, L_0xaf2bfe610;  1 drivers
v0xaf2ab8640_0 .net "P", 0 0, L_0xaf2bfe3e0;  1 drivers
v0xaf2ab86e0_0 .net "S", 0 0, L_0xaf2bfe450;  1 drivers
v0xaf2ab8780_0 .net "a", 0 0, L_0xaf2bf9ae0;  1 drivers
v0xaf2ab8820_0 .net "b", 0 0, L_0xaf2bf9b80;  1 drivers
v0xaf2ab88c0_0 .net "naCin", 0 0, L_0xaf2bfe530;  1 drivers
v0xaf2ab8960_0 .net "nab", 0 0, L_0xaf2bfe4c0;  1 drivers
v0xaf2ab8a00_0 .net "nbCin", 0 0, L_0xaf2bfe5a0;  1 drivers
S_0xaf2ab3480 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8780 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2ab3600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfe680/d .functor XOR 1, L_0xaf2bf9d60, L_0xaf2bf9e00, C4<0>, C4<0>;
L_0xaf2bfe680 .delay 1 (1,1,1) L_0xaf2bfe680/d;
L_0xaf2bfe6f0/d .functor XOR 1, L_0xaf2bfe680, L_0xaf2bf9ea0, C4<0>, C4<0>;
L_0xaf2bfe6f0 .delay 1 (1,1,1) L_0xaf2bfe6f0/d;
L_0xaf2bfe760/d .functor NAND 1, L_0xaf2bf9d60, L_0xaf2bf9e00, C4<1>, C4<1>;
L_0xaf2bfe760 .delay 1 (1,1,1) L_0xaf2bfe760/d;
L_0xaf2bfe7d0/d .functor NAND 1, L_0xaf2bf9d60, L_0xaf2bf9ea0, C4<1>, C4<1>;
L_0xaf2bfe7d0 .delay 1 (1,1,1) L_0xaf2bfe7d0/d;
L_0xaf2bfe840/d .functor NAND 1, L_0xaf2bf9e00, L_0xaf2bf9ea0, C4<1>, C4<1>;
L_0xaf2bfe840 .delay 1 (1,1,1) L_0xaf2bfe840/d;
L_0xaf2bfe8b0/d .functor NAND 1, L_0xaf2bfe760, L_0xaf2bfe7d0, L_0xaf2bfe840, C4<1>;
L_0xaf2bfe8b0 .delay 1 (1,1,1) L_0xaf2bfe8b0/d;
v0xaf2ab8aa0_0 .net "Cin", 0 0, L_0xaf2bf9ea0;  1 drivers
v0xaf2ab8b40_0 .net "Cout", 0 0, L_0xaf2bfe8b0;  1 drivers
v0xaf2ab8be0_0 .net "P", 0 0, L_0xaf2bfe680;  1 drivers
v0xaf2ab8c80_0 .net "S", 0 0, L_0xaf2bfe6f0;  1 drivers
v0xaf2ab8d20_0 .net "a", 0 0, L_0xaf2bf9d60;  1 drivers
v0xaf2ab8dc0_0 .net "b", 0 0, L_0xaf2bf9e00;  1 drivers
v0xaf2ab8e60_0 .net "naCin", 0 0, L_0xaf2bfe7d0;  1 drivers
v0xaf2ab8f00_0 .net "nab", 0 0, L_0xaf2bfe760;  1 drivers
v0xaf2ab8fa0_0 .net "nbCin", 0 0, L_0xaf2bfe840;  1 drivers
S_0xaf2ab3780 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa87c0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2ab3900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab3780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa11c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfe920/d .functor XOR 1, L_0xaf2bf9c20, L_0xaf2bf9f40, C4<0>, C4<0>;
L_0xaf2bfe920 .delay 1 (1,1,1) L_0xaf2bfe920/d;
L_0xaf2bfe990/d .functor XOR 1, L_0xaf2bfe920, L_0xaf2bf9fe0, C4<0>, C4<0>;
L_0xaf2bfe990 .delay 1 (1,1,1) L_0xaf2bfe990/d;
L_0xaf2bfea00/d .functor NAND 1, L_0xaf2bf9c20, L_0xaf2bf9f40, C4<1>, C4<1>;
L_0xaf2bfea00 .delay 1 (1,1,1) L_0xaf2bfea00/d;
L_0xaf2bfea70/d .functor NAND 1, L_0xaf2bf9c20, L_0xaf2bf9fe0, C4<1>, C4<1>;
L_0xaf2bfea70 .delay 1 (1,1,1) L_0xaf2bfea70/d;
L_0xaf2bfeae0/d .functor NAND 1, L_0xaf2bf9f40, L_0xaf2bf9fe0, C4<1>, C4<1>;
L_0xaf2bfeae0 .delay 1 (1,1,1) L_0xaf2bfeae0/d;
L_0xaf2bfeb50/d .functor NAND 1, L_0xaf2bfea00, L_0xaf2bfea70, L_0xaf2bfeae0, C4<1>;
L_0xaf2bfeb50 .delay 1 (1,1,1) L_0xaf2bfeb50/d;
v0xaf2ab9040_0 .net "Cin", 0 0, L_0xaf2bf9fe0;  1 drivers
v0xaf2ab90e0_0 .net "Cout", 0 0, L_0xaf2bfeb50;  1 drivers
v0xaf2ab9180_0 .net "P", 0 0, L_0xaf2bfe920;  1 drivers
v0xaf2ab9220_0 .net "S", 0 0, L_0xaf2bfe990;  1 drivers
v0xaf2ab92c0_0 .net "a", 0 0, L_0xaf2bf9c20;  1 drivers
v0xaf2ab9360_0 .net "b", 0 0, L_0xaf2bf9f40;  1 drivers
v0xaf2ab9400_0 .net "naCin", 0 0, L_0xaf2bfea70;  1 drivers
v0xaf2ab94a0_0 .net "nab", 0 0, L_0xaf2bfea00;  1 drivers
v0xaf2ab9540_0 .net "nbCin", 0 0, L_0xaf2bfeae0;  1 drivers
S_0xaf2ab3a80 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa86c0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2ab3c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab3a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa12c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfebc0/d .functor XOR 1, L_0xaf2bfa080, L_0xaf2bfa120, C4<0>, C4<0>;
L_0xaf2bfebc0 .delay 1 (1,1,1) L_0xaf2bfebc0/d;
L_0xaf2bfec30/d .functor XOR 1, L_0xaf2bfebc0, L_0xaf2bfa1c0, C4<0>, C4<0>;
L_0xaf2bfec30 .delay 1 (1,1,1) L_0xaf2bfec30/d;
L_0xaf2bfeca0/d .functor NAND 1, L_0xaf2bfa080, L_0xaf2bfa120, C4<1>, C4<1>;
L_0xaf2bfeca0 .delay 1 (1,1,1) L_0xaf2bfeca0/d;
L_0xaf2bfed10/d .functor NAND 1, L_0xaf2bfa080, L_0xaf2bfa1c0, C4<1>, C4<1>;
L_0xaf2bfed10 .delay 1 (1,1,1) L_0xaf2bfed10/d;
L_0xaf2bfed80/d .functor NAND 1, L_0xaf2bfa120, L_0xaf2bfa1c0, C4<1>, C4<1>;
L_0xaf2bfed80 .delay 1 (1,1,1) L_0xaf2bfed80/d;
L_0xaf2bfedf0/d .functor NAND 1, L_0xaf2bfeca0, L_0xaf2bfed10, L_0xaf2bfed80, C4<1>;
L_0xaf2bfedf0 .delay 1 (1,1,1) L_0xaf2bfedf0/d;
v0xaf2ab95e0_0 .net "Cin", 0 0, L_0xaf2bfa1c0;  1 drivers
v0xaf2ab9680_0 .net "Cout", 0 0, L_0xaf2bfedf0;  1 drivers
v0xaf2ab9720_0 .net "P", 0 0, L_0xaf2bfebc0;  1 drivers
v0xaf2ab97c0_0 .net "S", 0 0, L_0xaf2bfec30;  1 drivers
v0xaf2ab9860_0 .net "a", 0 0, L_0xaf2bfa080;  1 drivers
v0xaf2ab9900_0 .net "b", 0 0, L_0xaf2bfa120;  1 drivers
v0xaf2ab99a0_0 .net "naCin", 0 0, L_0xaf2bfed10;  1 drivers
v0xaf2ab9a40_0 .net "nab", 0 0, L_0xaf2bfeca0;  1 drivers
v0xaf2ab9ae0_0 .net "nbCin", 0 0, L_0xaf2bfed80;  1 drivers
S_0xaf2ab3d80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8800 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2abc000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ab3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bfee60/d .functor XOR 1, L_0xaf2bfa260, L_0xaf2bfa300, C4<0>, C4<0>;
L_0xaf2bfee60 .delay 1 (1,1,1) L_0xaf2bfee60/d;
L_0xaf2bfeed0/d .functor XOR 1, L_0xaf2bfee60, L_0xaf2bfa3a0, C4<0>, C4<0>;
L_0xaf2bfeed0 .delay 1 (1,1,1) L_0xaf2bfeed0/d;
L_0xaf2bfef40/d .functor NAND 1, L_0xaf2bfa260, L_0xaf2bfa300, C4<1>, C4<1>;
L_0xaf2bfef40 .delay 1 (1,1,1) L_0xaf2bfef40/d;
L_0xaf2bfefb0/d .functor NAND 1, L_0xaf2bfa260, L_0xaf2bfa3a0, C4<1>, C4<1>;
L_0xaf2bfefb0 .delay 1 (1,1,1) L_0xaf2bfefb0/d;
L_0xaf2bff020/d .functor NAND 1, L_0xaf2bfa300, L_0xaf2bfa3a0, C4<1>, C4<1>;
L_0xaf2bff020 .delay 1 (1,1,1) L_0xaf2bff020/d;
L_0xaf2bff090/d .functor NAND 1, L_0xaf2bfef40, L_0xaf2bfefb0, L_0xaf2bff020, C4<1>;
L_0xaf2bff090 .delay 1 (1,1,1) L_0xaf2bff090/d;
v0xaf2ab9b80_0 .net "Cin", 0 0, L_0xaf2bfa3a0;  1 drivers
v0xaf2ab9c20_0 .net "Cout", 0 0, L_0xaf2bff090;  1 drivers
v0xaf2ab9cc0_0 .net "P", 0 0, L_0xaf2bfee60;  1 drivers
v0xaf2ab9d60_0 .net "S", 0 0, L_0xaf2bfeed0;  1 drivers
v0xaf2ab9e00_0 .net "a", 0 0, L_0xaf2bfa260;  1 drivers
v0xaf2ab9ea0_0 .net "b", 0 0, L_0xaf2bfa300;  1 drivers
v0xaf2ab9f40_0 .net "naCin", 0 0, L_0xaf2bfefb0;  1 drivers
v0xaf2ab9fe0_0 .net "nab", 0 0, L_0xaf2bfef40;  1 drivers
v0xaf2aba080_0 .net "nbCin", 0 0, L_0xaf2bff020;  1 drivers
S_0xaf2abc180 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8840 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2abc300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa13c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bff100/d .functor XOR 1, L_0xaf2bfa440, L_0xaf2bfa4e0, C4<0>, C4<0>;
L_0xaf2bff100 .delay 1 (1,1,1) L_0xaf2bff100/d;
L_0xaf2bff170/d .functor XOR 1, L_0xaf2bff100, L_0xaf2bfa580, C4<0>, C4<0>;
L_0xaf2bff170 .delay 1 (1,1,1) L_0xaf2bff170/d;
L_0xaf2bff1e0/d .functor NAND 1, L_0xaf2bfa440, L_0xaf2bfa4e0, C4<1>, C4<1>;
L_0xaf2bff1e0 .delay 1 (1,1,1) L_0xaf2bff1e0/d;
L_0xaf2bff250/d .functor NAND 1, L_0xaf2bfa440, L_0xaf2bfa580, C4<1>, C4<1>;
L_0xaf2bff250 .delay 1 (1,1,1) L_0xaf2bff250/d;
L_0xaf2bff2c0/d .functor NAND 1, L_0xaf2bfa4e0, L_0xaf2bfa580, C4<1>, C4<1>;
L_0xaf2bff2c0 .delay 1 (1,1,1) L_0xaf2bff2c0/d;
L_0xaf2bff330/d .functor NAND 1, L_0xaf2bff1e0, L_0xaf2bff250, L_0xaf2bff2c0, C4<1>;
L_0xaf2bff330 .delay 1 (1,1,1) L_0xaf2bff330/d;
v0xaf2aba120_0 .net "Cin", 0 0, L_0xaf2bfa580;  1 drivers
v0xaf2aba1c0_0 .net "Cout", 0 0, L_0xaf2bff330;  1 drivers
v0xaf2aba260_0 .net "P", 0 0, L_0xaf2bff100;  1 drivers
v0xaf2aba300_0 .net "S", 0 0, L_0xaf2bff170;  1 drivers
v0xaf2aba3a0_0 .net "a", 0 0, L_0xaf2bfa440;  1 drivers
v0xaf2aba440_0 .net "b", 0 0, L_0xaf2bfa4e0;  1 drivers
v0xaf2aba4e0_0 .net "naCin", 0 0, L_0xaf2bff250;  1 drivers
v0xaf2aba580_0 .net "nab", 0 0, L_0xaf2bff1e0;  1 drivers
v0xaf2aba620_0 .net "nbCin", 0 0, L_0xaf2bff2c0;  1 drivers
S_0xaf2abc480 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8880 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2abc600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abc480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bff3a0/d .functor XOR 1, L_0xaf2bfa620, L_0xaf2bfa6c0, C4<0>, C4<0>;
L_0xaf2bff3a0 .delay 1 (1,1,1) L_0xaf2bff3a0/d;
L_0xaf2bff410/d .functor XOR 1, L_0xaf2bff3a0, L_0xaf2bfa760, C4<0>, C4<0>;
L_0xaf2bff410 .delay 1 (1,1,1) L_0xaf2bff410/d;
L_0xaf2bff480/d .functor NAND 1, L_0xaf2bfa620, L_0xaf2bfa6c0, C4<1>, C4<1>;
L_0xaf2bff480 .delay 1 (1,1,1) L_0xaf2bff480/d;
L_0xaf2bff4f0/d .functor NAND 1, L_0xaf2bfa620, L_0xaf2bfa760, C4<1>, C4<1>;
L_0xaf2bff4f0 .delay 1 (1,1,1) L_0xaf2bff4f0/d;
L_0xaf2bff560/d .functor NAND 1, L_0xaf2bfa6c0, L_0xaf2bfa760, C4<1>, C4<1>;
L_0xaf2bff560 .delay 1 (1,1,1) L_0xaf2bff560/d;
L_0xaf2bff5d0/d .functor NAND 1, L_0xaf2bff480, L_0xaf2bff4f0, L_0xaf2bff560, C4<1>;
L_0xaf2bff5d0 .delay 1 (1,1,1) L_0xaf2bff5d0/d;
v0xaf2aba6c0_0 .net "Cin", 0 0, L_0xaf2bfa760;  1 drivers
v0xaf2aba760_0 .net "Cout", 0 0, L_0xaf2bff5d0;  1 drivers
v0xaf2aba800_0 .net "P", 0 0, L_0xaf2bff3a0;  1 drivers
v0xaf2aba8a0_0 .net "S", 0 0, L_0xaf2bff410;  1 drivers
v0xaf2aba940_0 .net "a", 0 0, L_0xaf2bfa620;  1 drivers
v0xaf2aba9e0_0 .net "b", 0 0, L_0xaf2bfa6c0;  1 drivers
v0xaf2abaa80_0 .net "naCin", 0 0, L_0xaf2bff4f0;  1 drivers
v0xaf2abab20_0 .net "nab", 0 0, L_0xaf2bff480;  1 drivers
v0xaf2ababc0_0 .net "nbCin", 0 0, L_0xaf2bff560;  1 drivers
S_0xaf2abc780 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa88c0 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2abc900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abc780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa14c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bff640/d .functor XOR 1, L_0xaf2bfa800, L_0xaf2bfa8a0, C4<0>, C4<0>;
L_0xaf2bff640 .delay 1 (1,1,1) L_0xaf2bff640/d;
L_0xaf2bff6b0/d .functor XOR 1, L_0xaf2bff640, L_0xaf2bfa940, C4<0>, C4<0>;
L_0xaf2bff6b0 .delay 1 (1,1,1) L_0xaf2bff6b0/d;
L_0xaf2bff720/d .functor NAND 1, L_0xaf2bfa800, L_0xaf2bfa8a0, C4<1>, C4<1>;
L_0xaf2bff720 .delay 1 (1,1,1) L_0xaf2bff720/d;
L_0xaf2bff790/d .functor NAND 1, L_0xaf2bfa800, L_0xaf2bfa940, C4<1>, C4<1>;
L_0xaf2bff790 .delay 1 (1,1,1) L_0xaf2bff790/d;
L_0xaf2bff800/d .functor NAND 1, L_0xaf2bfa8a0, L_0xaf2bfa940, C4<1>, C4<1>;
L_0xaf2bff800 .delay 1 (1,1,1) L_0xaf2bff800/d;
L_0xaf2bff870/d .functor NAND 1, L_0xaf2bff720, L_0xaf2bff790, L_0xaf2bff800, C4<1>;
L_0xaf2bff870 .delay 1 (1,1,1) L_0xaf2bff870/d;
v0xaf2abac60_0 .net "Cin", 0 0, L_0xaf2bfa940;  1 drivers
v0xaf2abad00_0 .net "Cout", 0 0, L_0xaf2bff870;  1 drivers
v0xaf2abada0_0 .net "P", 0 0, L_0xaf2bff640;  1 drivers
v0xaf2abae40_0 .net "S", 0 0, L_0xaf2bff6b0;  1 drivers
v0xaf2abaee0_0 .net "a", 0 0, L_0xaf2bfa800;  1 drivers
v0xaf2abaf80_0 .net "b", 0 0, L_0xaf2bfa8a0;  1 drivers
v0xaf2abb020_0 .net "naCin", 0 0, L_0xaf2bff790;  1 drivers
v0xaf2abb0c0_0 .net "nab", 0 0, L_0xaf2bff720;  1 drivers
v0xaf2abb160_0 .net "nbCin", 0 0, L_0xaf2bff800;  1 drivers
S_0xaf2abca80 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8900 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2abcc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abca80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bff8e0/d .functor XOR 1, L_0xaf2bfa9e0, L_0xaf2bfaa80, C4<0>, C4<0>;
L_0xaf2bff8e0 .delay 1 (1,1,1) L_0xaf2bff8e0/d;
L_0xaf2bff950/d .functor XOR 1, L_0xaf2bff8e0, L_0xaf2bfab20, C4<0>, C4<0>;
L_0xaf2bff950 .delay 1 (1,1,1) L_0xaf2bff950/d;
L_0xaf2bff9c0/d .functor NAND 1, L_0xaf2bfa9e0, L_0xaf2bfaa80, C4<1>, C4<1>;
L_0xaf2bff9c0 .delay 1 (1,1,1) L_0xaf2bff9c0/d;
L_0xaf2bffa30/d .functor NAND 1, L_0xaf2bfa9e0, L_0xaf2bfab20, C4<1>, C4<1>;
L_0xaf2bffa30 .delay 1 (1,1,1) L_0xaf2bffa30/d;
L_0xaf2bffaa0/d .functor NAND 1, L_0xaf2bfaa80, L_0xaf2bfab20, C4<1>, C4<1>;
L_0xaf2bffaa0 .delay 1 (1,1,1) L_0xaf2bffaa0/d;
L_0xaf2bffb10/d .functor NAND 1, L_0xaf2bff9c0, L_0xaf2bffa30, L_0xaf2bffaa0, C4<1>;
L_0xaf2bffb10 .delay 1 (1,1,1) L_0xaf2bffb10/d;
v0xaf2abb200_0 .net "Cin", 0 0, L_0xaf2bfab20;  1 drivers
v0xaf2abb2a0_0 .net "Cout", 0 0, L_0xaf2bffb10;  1 drivers
v0xaf2abb340_0 .net "P", 0 0, L_0xaf2bff8e0;  1 drivers
v0xaf2abb3e0_0 .net "S", 0 0, L_0xaf2bff950;  1 drivers
v0xaf2abb480_0 .net "a", 0 0, L_0xaf2bfa9e0;  1 drivers
v0xaf2abb520_0 .net "b", 0 0, L_0xaf2bfaa80;  1 drivers
v0xaf2abb5c0_0 .net "naCin", 0 0, L_0xaf2bffa30;  1 drivers
v0xaf2abb660_0 .net "nab", 0 0, L_0xaf2bff9c0;  1 drivers
v0xaf2abb700_0 .net "nbCin", 0 0, L_0xaf2bffaa0;  1 drivers
S_0xaf2abcd80 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8940 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2abcf00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abcd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa15c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bffb80/d .functor XOR 1, L_0xaf2bfabc0, L_0xaf2bfac60, C4<0>, C4<0>;
L_0xaf2bffb80 .delay 1 (1,1,1) L_0xaf2bffb80/d;
L_0xaf2bffbf0/d .functor XOR 1, L_0xaf2bffb80, L_0xaf2bfad00, C4<0>, C4<0>;
L_0xaf2bffbf0 .delay 1 (1,1,1) L_0xaf2bffbf0/d;
L_0xaf2bffc60/d .functor NAND 1, L_0xaf2bfabc0, L_0xaf2bfac60, C4<1>, C4<1>;
L_0xaf2bffc60 .delay 1 (1,1,1) L_0xaf2bffc60/d;
L_0xaf2bffcd0/d .functor NAND 1, L_0xaf2bfabc0, L_0xaf2bfad00, C4<1>, C4<1>;
L_0xaf2bffcd0 .delay 1 (1,1,1) L_0xaf2bffcd0/d;
L_0xaf2bffd40/d .functor NAND 1, L_0xaf2bfac60, L_0xaf2bfad00, C4<1>, C4<1>;
L_0xaf2bffd40 .delay 1 (1,1,1) L_0xaf2bffd40/d;
L_0xaf2bffdb0/d .functor NAND 1, L_0xaf2bffc60, L_0xaf2bffcd0, L_0xaf2bffd40, C4<1>;
L_0xaf2bffdb0 .delay 1 (1,1,1) L_0xaf2bffdb0/d;
v0xaf2abb7a0_0 .net "Cin", 0 0, L_0xaf2bfad00;  1 drivers
v0xaf2abb840_0 .net "Cout", 0 0, L_0xaf2bffdb0;  1 drivers
v0xaf2abb8e0_0 .net "P", 0 0, L_0xaf2bffb80;  1 drivers
v0xaf2abb980_0 .net "S", 0 0, L_0xaf2bffbf0;  1 drivers
v0xaf2abba20_0 .net "a", 0 0, L_0xaf2bfabc0;  1 drivers
v0xaf2abbac0_0 .net "b", 0 0, L_0xaf2bfac60;  1 drivers
v0xaf2abbb60_0 .net "naCin", 0 0, L_0xaf2bffcd0;  1 drivers
v0xaf2abbc00_0 .net "nab", 0 0, L_0xaf2bffc60;  1 drivers
v0xaf2abbca0_0 .net "nbCin", 0 0, L_0xaf2bffd40;  1 drivers
S_0xaf2abd080 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8980 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2abd200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abd080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2bffe20/d .functor XOR 1, L_0xaf2bfada0, L_0xaf2bfae40, C4<0>, C4<0>;
L_0xaf2bffe20 .delay 1 (1,1,1) L_0xaf2bffe20/d;
L_0xaf2bffe90/d .functor XOR 1, L_0xaf2bffe20, L_0xaf2bfaee0, C4<0>, C4<0>;
L_0xaf2bffe90 .delay 1 (1,1,1) L_0xaf2bffe90/d;
L_0xaf2bfff00/d .functor NAND 1, L_0xaf2bfada0, L_0xaf2bfae40, C4<1>, C4<1>;
L_0xaf2bfff00 .delay 1 (1,1,1) L_0xaf2bfff00/d;
L_0xaf2bfff70/d .functor NAND 1, L_0xaf2bfada0, L_0xaf2bfaee0, C4<1>, C4<1>;
L_0xaf2bfff70 .delay 1 (1,1,1) L_0xaf2bfff70/d;
L_0xaf2408000/d .functor NAND 1, L_0xaf2bfae40, L_0xaf2bfaee0, C4<1>, C4<1>;
L_0xaf2408000 .delay 1 (1,1,1) L_0xaf2408000/d;
L_0xaf2408070/d .functor NAND 1, L_0xaf2bfff00, L_0xaf2bfff70, L_0xaf2408000, C4<1>;
L_0xaf2408070 .delay 1 (1,1,1) L_0xaf2408070/d;
v0xaf2abbd40_0 .net "Cin", 0 0, L_0xaf2bfaee0;  1 drivers
v0xaf2abbde0_0 .net "Cout", 0 0, L_0xaf2408070;  1 drivers
v0xaf2abbe80_0 .net "P", 0 0, L_0xaf2bffe20;  1 drivers
v0xaf2abbf20_0 .net "S", 0 0, L_0xaf2bffe90;  1 drivers
v0xaf2ac0000_0 .net "a", 0 0, L_0xaf2bfada0;  1 drivers
v0xaf2ac00a0_0 .net "b", 0 0, L_0xaf2bfae40;  1 drivers
v0xaf2ac0140_0 .net "naCin", 0 0, L_0xaf2bfff70;  1 drivers
v0xaf2ac01e0_0 .net "nab", 0 0, L_0xaf2bfff00;  1 drivers
v0xaf2ac0280_0 .net "nbCin", 0 0, L_0xaf2408000;  1 drivers
S_0xaf2abd380 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa89c0 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2abd500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abd380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24080e0/d .functor XOR 1, L_0xaf2bfaf80, L_0xaf2bfb020, C4<0>, C4<0>;
L_0xaf24080e0 .delay 1 (1,1,1) L_0xaf24080e0/d;
L_0xaf2408150/d .functor XOR 1, L_0xaf24080e0, L_0xaf2bfb0c0, C4<0>, C4<0>;
L_0xaf2408150 .delay 1 (1,1,1) L_0xaf2408150/d;
L_0xaf24081c0/d .functor NAND 1, L_0xaf2bfaf80, L_0xaf2bfb020, C4<1>, C4<1>;
L_0xaf24081c0 .delay 1 (1,1,1) L_0xaf24081c0/d;
L_0xaf2408230/d .functor NAND 1, L_0xaf2bfaf80, L_0xaf2bfb0c0, C4<1>, C4<1>;
L_0xaf2408230 .delay 1 (1,1,1) L_0xaf2408230/d;
L_0xaf24082a0/d .functor NAND 1, L_0xaf2bfb020, L_0xaf2bfb0c0, C4<1>, C4<1>;
L_0xaf24082a0 .delay 1 (1,1,1) L_0xaf24082a0/d;
L_0xaf2408310/d .functor NAND 1, L_0xaf24081c0, L_0xaf2408230, L_0xaf24082a0, C4<1>;
L_0xaf2408310 .delay 1 (1,1,1) L_0xaf2408310/d;
v0xaf2ac0320_0 .net "Cin", 0 0, L_0xaf2bfb0c0;  1 drivers
v0xaf2ac03c0_0 .net "Cout", 0 0, L_0xaf2408310;  1 drivers
v0xaf2ac0460_0 .net "P", 0 0, L_0xaf24080e0;  1 drivers
v0xaf2ac0500_0 .net "S", 0 0, L_0xaf2408150;  1 drivers
v0xaf2ac05a0_0 .net "a", 0 0, L_0xaf2bfaf80;  1 drivers
v0xaf2ac0640_0 .net "b", 0 0, L_0xaf2bfb020;  1 drivers
v0xaf2ac06e0_0 .net "naCin", 0 0, L_0xaf2408230;  1 drivers
v0xaf2ac0780_0 .net "nab", 0 0, L_0xaf24081c0;  1 drivers
v0xaf2ac0820_0 .net "nbCin", 0 0, L_0xaf24082a0;  1 drivers
S_0xaf2abd680 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8a00 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2abd800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abd680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa16c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2408380/d .functor XOR 1, L_0xaf2bfb160, L_0xaf2bfb200, C4<0>, C4<0>;
L_0xaf2408380 .delay 1 (1,1,1) L_0xaf2408380/d;
L_0xaf24083f0/d .functor XOR 1, L_0xaf2408380, L_0xaf2bfb2a0, C4<0>, C4<0>;
L_0xaf24083f0 .delay 1 (1,1,1) L_0xaf24083f0/d;
L_0xaf2408460/d .functor NAND 1, L_0xaf2bfb160, L_0xaf2bfb200, C4<1>, C4<1>;
L_0xaf2408460 .delay 1 (1,1,1) L_0xaf2408460/d;
L_0xaf24084d0/d .functor NAND 1, L_0xaf2bfb160, L_0xaf2bfb2a0, C4<1>, C4<1>;
L_0xaf24084d0 .delay 1 (1,1,1) L_0xaf24084d0/d;
L_0xaf2408540/d .functor NAND 1, L_0xaf2bfb200, L_0xaf2bfb2a0, C4<1>, C4<1>;
L_0xaf2408540 .delay 1 (1,1,1) L_0xaf2408540/d;
L_0xaf24085b0/d .functor NAND 1, L_0xaf2408460, L_0xaf24084d0, L_0xaf2408540, C4<1>;
L_0xaf24085b0 .delay 1 (1,1,1) L_0xaf24085b0/d;
v0xaf2ac08c0_0 .net "Cin", 0 0, L_0xaf2bfb2a0;  1 drivers
v0xaf2ac0960_0 .net "Cout", 0 0, L_0xaf24085b0;  1 drivers
v0xaf2ac0a00_0 .net "P", 0 0, L_0xaf2408380;  1 drivers
v0xaf2ac0aa0_0 .net "S", 0 0, L_0xaf24083f0;  1 drivers
v0xaf2ac0b40_0 .net "a", 0 0, L_0xaf2bfb160;  1 drivers
v0xaf2ac0be0_0 .net "b", 0 0, L_0xaf2bfb200;  1 drivers
v0xaf2ac0c80_0 .net "naCin", 0 0, L_0xaf24084d0;  1 drivers
v0xaf2ac0d20_0 .net "nab", 0 0, L_0xaf2408460;  1 drivers
v0xaf2ac0dc0_0 .net "nbCin", 0 0, L_0xaf2408540;  1 drivers
S_0xaf2abd980 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8a40 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2abdb00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abd980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2408620/d .functor XOR 1, L_0xaf2bfb340, L_0xaf2bfb3e0, C4<0>, C4<0>;
L_0xaf2408620 .delay 1 (1,1,1) L_0xaf2408620/d;
L_0xaf2408690/d .functor XOR 1, L_0xaf2408620, L_0xaf2bfb480, C4<0>, C4<0>;
L_0xaf2408690 .delay 1 (1,1,1) L_0xaf2408690/d;
L_0xaf2408700/d .functor NAND 1, L_0xaf2bfb340, L_0xaf2bfb3e0, C4<1>, C4<1>;
L_0xaf2408700 .delay 1 (1,1,1) L_0xaf2408700/d;
L_0xaf2408770/d .functor NAND 1, L_0xaf2bfb340, L_0xaf2bfb480, C4<1>, C4<1>;
L_0xaf2408770 .delay 1 (1,1,1) L_0xaf2408770/d;
L_0xaf24087e0/d .functor NAND 1, L_0xaf2bfb3e0, L_0xaf2bfb480, C4<1>, C4<1>;
L_0xaf24087e0 .delay 1 (1,1,1) L_0xaf24087e0/d;
L_0xaf2408850/d .functor NAND 1, L_0xaf2408700, L_0xaf2408770, L_0xaf24087e0, C4<1>;
L_0xaf2408850 .delay 1 (1,1,1) L_0xaf2408850/d;
v0xaf2ac0e60_0 .net "Cin", 0 0, L_0xaf2bfb480;  1 drivers
v0xaf2ac0f00_0 .net "Cout", 0 0, L_0xaf2408850;  1 drivers
v0xaf2ac0fa0_0 .net "P", 0 0, L_0xaf2408620;  1 drivers
v0xaf2ac1040_0 .net "S", 0 0, L_0xaf2408690;  1 drivers
v0xaf2ac10e0_0 .net "a", 0 0, L_0xaf2bfb340;  1 drivers
v0xaf2ac1180_0 .net "b", 0 0, L_0xaf2bfb3e0;  1 drivers
v0xaf2ac1220_0 .net "naCin", 0 0, L_0xaf2408770;  1 drivers
v0xaf2ac12c0_0 .net "nab", 0 0, L_0xaf2408700;  1 drivers
v0xaf2ac1360_0 .net "nbCin", 0 0, L_0xaf24087e0;  1 drivers
S_0xaf2abdc80 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8a80 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2abde00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abdc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa17c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24088c0/d .functor XOR 1, L_0xaf2bfb520, L_0xaf2bfb5c0, C4<0>, C4<0>;
L_0xaf24088c0 .delay 1 (1,1,1) L_0xaf24088c0/d;
L_0xaf2408930/d .functor XOR 1, L_0xaf24088c0, L_0xaf2bfb660, C4<0>, C4<0>;
L_0xaf2408930 .delay 1 (1,1,1) L_0xaf2408930/d;
L_0xaf24089a0/d .functor NAND 1, L_0xaf2bfb520, L_0xaf2bfb5c0, C4<1>, C4<1>;
L_0xaf24089a0 .delay 1 (1,1,1) L_0xaf24089a0/d;
L_0xaf2408a10/d .functor NAND 1, L_0xaf2bfb520, L_0xaf2bfb660, C4<1>, C4<1>;
L_0xaf2408a10 .delay 1 (1,1,1) L_0xaf2408a10/d;
L_0xaf2408a80/d .functor NAND 1, L_0xaf2bfb5c0, L_0xaf2bfb660, C4<1>, C4<1>;
L_0xaf2408a80 .delay 1 (1,1,1) L_0xaf2408a80/d;
L_0xaf2408af0/d .functor NAND 1, L_0xaf24089a0, L_0xaf2408a10, L_0xaf2408a80, C4<1>;
L_0xaf2408af0 .delay 1 (1,1,1) L_0xaf2408af0/d;
v0xaf2ac1400_0 .net "Cin", 0 0, L_0xaf2bfb660;  1 drivers
v0xaf2ac14a0_0 .net "Cout", 0 0, L_0xaf2408af0;  1 drivers
v0xaf2ac1540_0 .net "P", 0 0, L_0xaf24088c0;  1 drivers
v0xaf2ac15e0_0 .net "S", 0 0, L_0xaf2408930;  1 drivers
v0xaf2ac1680_0 .net "a", 0 0, L_0xaf2bfb520;  1 drivers
v0xaf2ac1720_0 .net "b", 0 0, L_0xaf2bfb5c0;  1 drivers
v0xaf2ac17c0_0 .net "naCin", 0 0, L_0xaf2408a10;  1 drivers
v0xaf2ac1860_0 .net "nab", 0 0, L_0xaf24089a0;  1 drivers
v0xaf2ac1900_0 .net "nbCin", 0 0, L_0xaf2408a80;  1 drivers
S_0xaf2abdf80 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8ac0 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2abe100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abdf80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2408b60/d .functor XOR 1, L_0xaf2bfb700, L_0xaf2bfb7a0, C4<0>, C4<0>;
L_0xaf2408b60 .delay 1 (1,1,1) L_0xaf2408b60/d;
L_0xaf2408bd0/d .functor XOR 1, L_0xaf2408b60, L_0xaf2bfb840, C4<0>, C4<0>;
L_0xaf2408bd0 .delay 1 (1,1,1) L_0xaf2408bd0/d;
L_0xaf2408c40/d .functor NAND 1, L_0xaf2bfb700, L_0xaf2bfb7a0, C4<1>, C4<1>;
L_0xaf2408c40 .delay 1 (1,1,1) L_0xaf2408c40/d;
L_0xaf2408cb0/d .functor NAND 1, L_0xaf2bfb700, L_0xaf2bfb840, C4<1>, C4<1>;
L_0xaf2408cb0 .delay 1 (1,1,1) L_0xaf2408cb0/d;
L_0xaf2408d20/d .functor NAND 1, L_0xaf2bfb7a0, L_0xaf2bfb840, C4<1>, C4<1>;
L_0xaf2408d20 .delay 1 (1,1,1) L_0xaf2408d20/d;
L_0xaf2408d90/d .functor NAND 1, L_0xaf2408c40, L_0xaf2408cb0, L_0xaf2408d20, C4<1>;
L_0xaf2408d90 .delay 1 (1,1,1) L_0xaf2408d90/d;
v0xaf2ac19a0_0 .net "Cin", 0 0, L_0xaf2bfb840;  1 drivers
v0xaf2ac1a40_0 .net "Cout", 0 0, L_0xaf2408d90;  1 drivers
v0xaf2ac1ae0_0 .net "P", 0 0, L_0xaf2408b60;  1 drivers
v0xaf2ac1b80_0 .net "S", 0 0, L_0xaf2408bd0;  1 drivers
v0xaf2ac1c20_0 .net "a", 0 0, L_0xaf2bfb700;  1 drivers
v0xaf2ac1cc0_0 .net "b", 0 0, L_0xaf2bfb7a0;  1 drivers
v0xaf2ac1d60_0 .net "naCin", 0 0, L_0xaf2408cb0;  1 drivers
v0xaf2ac1e00_0 .net "nab", 0 0, L_0xaf2408c40;  1 drivers
v0xaf2ac1ea0_0 .net "nbCin", 0 0, L_0xaf2408d20;  1 drivers
S_0xaf2abe280 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8b00 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2abe400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abe280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa18c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2408e00/d .functor XOR 1, L_0xaf2bfb8e0, L_0xaf2bfb980, C4<0>, C4<0>;
L_0xaf2408e00 .delay 1 (1,1,1) L_0xaf2408e00/d;
L_0xaf2408e70/d .functor XOR 1, L_0xaf2408e00, L_0xaf2bfba20, C4<0>, C4<0>;
L_0xaf2408e70 .delay 1 (1,1,1) L_0xaf2408e70/d;
L_0xaf2408ee0/d .functor NAND 1, L_0xaf2bfb8e0, L_0xaf2bfb980, C4<1>, C4<1>;
L_0xaf2408ee0 .delay 1 (1,1,1) L_0xaf2408ee0/d;
L_0xaf2408f50/d .functor NAND 1, L_0xaf2bfb8e0, L_0xaf2bfba20, C4<1>, C4<1>;
L_0xaf2408f50 .delay 1 (1,1,1) L_0xaf2408f50/d;
L_0xaf2408fc0/d .functor NAND 1, L_0xaf2bfb980, L_0xaf2bfba20, C4<1>, C4<1>;
L_0xaf2408fc0 .delay 1 (1,1,1) L_0xaf2408fc0/d;
L_0xaf2409030/d .functor NAND 1, L_0xaf2408ee0, L_0xaf2408f50, L_0xaf2408fc0, C4<1>;
L_0xaf2409030 .delay 1 (1,1,1) L_0xaf2409030/d;
v0xaf2ac1f40_0 .net "Cin", 0 0, L_0xaf2bfba20;  1 drivers
v0xaf2ac1fe0_0 .net "Cout", 0 0, L_0xaf2409030;  1 drivers
v0xaf2ac2080_0 .net "P", 0 0, L_0xaf2408e00;  1 drivers
v0xaf2ac2120_0 .net "S", 0 0, L_0xaf2408e70;  1 drivers
v0xaf2ac21c0_0 .net "a", 0 0, L_0xaf2bfb8e0;  1 drivers
v0xaf2ac2260_0 .net "b", 0 0, L_0xaf2bfb980;  1 drivers
v0xaf2ac2300_0 .net "naCin", 0 0, L_0xaf2408f50;  1 drivers
v0xaf2ac23a0_0 .net "nab", 0 0, L_0xaf2408ee0;  1 drivers
v0xaf2ac2440_0 .net "nbCin", 0 0, L_0xaf2408fc0;  1 drivers
S_0xaf2abe580 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2ab2100;
 .timescale -9 -9;
P_0xaf2aa8b40 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2abe700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abe580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24090a0/d .functor XOR 1, L_0xaf2bfbac0, L_0xaf2bfbb60, C4<0>, C4<0>;
L_0xaf24090a0 .delay 1 (1,1,1) L_0xaf24090a0/d;
L_0xaf2409110/d .functor XOR 1, L_0xaf24090a0, L_0xaf2bfbc00, C4<0>, C4<0>;
L_0xaf2409110 .delay 1 (1,1,1) L_0xaf2409110/d;
L_0xaf2409180/d .functor NAND 1, L_0xaf2bfbac0, L_0xaf2bfbb60, C4<1>, C4<1>;
L_0xaf2409180 .delay 1 (1,1,1) L_0xaf2409180/d;
L_0xaf24091f0/d .functor NAND 1, L_0xaf2bfbac0, L_0xaf2bfbc00, C4<1>, C4<1>;
L_0xaf24091f0 .delay 1 (1,1,1) L_0xaf24091f0/d;
L_0xaf2409260/d .functor NAND 1, L_0xaf2bfbb60, L_0xaf2bfbc00, C4<1>, C4<1>;
L_0xaf2409260 .delay 1 (1,1,1) L_0xaf2409260/d;
L_0xaf24092d0/d .functor NAND 1, L_0xaf2409180, L_0xaf24091f0, L_0xaf2409260, C4<1>;
L_0xaf24092d0 .delay 1 (1,1,1) L_0xaf24092d0/d;
v0xaf2ac24e0_0 .net "Cin", 0 0, L_0xaf2bfbc00;  1 drivers
v0xaf2ac2580_0 .net "Cout", 0 0, L_0xaf24092d0;  1 drivers
v0xaf2ac2620_0 .net "P", 0 0, L_0xaf24090a0;  1 drivers
v0xaf2ac26c0_0 .net "S", 0 0, L_0xaf2409110;  1 drivers
v0xaf2ac2760_0 .net "a", 0 0, L_0xaf2bfbac0;  1 drivers
v0xaf2ac2800_0 .net "b", 0 0, L_0xaf2bfbb60;  1 drivers
v0xaf2ac28a0_0 .net "naCin", 0 0, L_0xaf24091f0;  1 drivers
v0xaf2ac2940_0 .net "nab", 0 0, L_0xaf2409180;  1 drivers
v0xaf2ac29e0_0 .net "nbCin", 0 0, L_0xaf2409260;  1 drivers
S_0xaf2abe880 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2ab2100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa19c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2409340/d .functor XOR 1, L_0xaf2bfbca0, L_0xaf2bfbd40, C4<0>, C4<0>;
L_0xaf2409340 .delay 1 (1,1,1) L_0xaf2409340/d;
L_0xaf24093b0/d .functor XOR 1, L_0xaf2409340, v0xaf2ac35c0_0, C4<0>, C4<0>;
L_0xaf24093b0 .delay 1 (1,1,1) L_0xaf24093b0/d;
L_0xaf2409420/d .functor NAND 1, L_0xaf2bfbca0, L_0xaf2bfbd40, C4<1>, C4<1>;
L_0xaf2409420 .delay 1 (1,1,1) L_0xaf2409420/d;
L_0xaf2409490/d .functor NAND 1, L_0xaf2bfbca0, v0xaf2ac35c0_0, C4<1>, C4<1>;
L_0xaf2409490 .delay 1 (1,1,1) L_0xaf2409490/d;
L_0xaf2409500/d .functor NAND 1, L_0xaf2bfbd40, v0xaf2ac35c0_0, C4<1>, C4<1>;
L_0xaf2409500 .delay 1 (1,1,1) L_0xaf2409500/d;
L_0xaf2409570/d .functor NAND 1, L_0xaf2409420, L_0xaf2409490, L_0xaf2409500, C4<1>;
L_0xaf2409570 .delay 1 (1,1,1) L_0xaf2409570/d;
v0xaf2ac2a80_0 .net "Cin", 0 0, v0xaf2ac35c0_0;  alias, 1 drivers
v0xaf2ac2b20_0 .net "Cout", 0 0, L_0xaf2409570;  1 drivers
v0xaf2ac2bc0_0 .net "P", 0 0, L_0xaf2409340;  1 drivers
v0xaf2ac2c60_0 .net "S", 0 0, L_0xaf24093b0;  1 drivers
v0xaf2ac2d00_0 .net "a", 0 0, L_0xaf2bfbca0;  1 drivers
v0xaf2ac2da0_0 .net "b", 0 0, L_0xaf2bfbd40;  1 drivers
v0xaf2ac2e40_0 .net "naCin", 0 0, L_0xaf2409490;  1 drivers
v0xaf2ac2ee0_0 .net "nab", 0 0, L_0xaf2409420;  1 drivers
v0xaf2ac2f80_0 .net "nbCin", 0 0, L_0xaf2409500;  1 drivers
S_0xaf2abea00 .scope generate, "WIDTH_TEST[25]" "WIDTH_TEST[25]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aa8bc0 .param/l "w" 1 3 21, +C4<011001>;
v0xaf2ad0aa0_0 .var "A", 24 0;
v0xaf2ad0b40_0 .var "B", 24 0;
v0xaf2ad0be0_0 .var "Cin", 0 0;
v0xaf2ad0c80_0 .net "Cout", 0 0, L_0xaf2416d00;  1 drivers
v0xaf2ad0d20_0 .net "P", 24 0, L_0xaf3162bc0;  1 drivers
v0xaf2ad0dc0_0 .net "S", 24 0, L_0xaf3162c60;  1 drivers
v0xaf2ad0e60_0 .var "expected_sum", 25 0;
S_0xaf2abeb80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2abea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "A";
    .port_info 1 /INPUT 25 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 25 "P";
    .port_info 5 /OUTPUT 25 "S";
P_0xaf2aa8c00 .param/l "N" 0 4 4, +C4<00000000000000000000000000011001>;
v0xaf2ad0640_0 .net "A", 24 0, v0xaf2ad0aa0_0;  1 drivers
v0xaf2ad06e0_0 .net "B", 24 0, v0xaf2ad0b40_0;  1 drivers
v0xaf2ad0780_0 .net "C", 24 0, L_0xaf3162b20;  1 drivers
v0xaf2ad0820_0 .net "Cin", 0 0, v0xaf2ad0be0_0;  1 drivers
v0xaf2ad08c0_0 .net "Cout", 0 0, L_0xaf2416d00;  alias, 1 drivers
v0xaf2ad0960_0 .net "P", 24 0, L_0xaf3162bc0;  alias, 1 drivers
v0xaf2ad0a00_0 .net "S", 24 0, L_0xaf3162c60;  alias, 1 drivers
L_0xaf2bfbe80 .part v0xaf2ad0aa0_0, 1, 1;
L_0xaf2bfbf20 .part v0xaf2ad0b40_0, 1, 1;
L_0xaf2414000 .part L_0xaf3162b20, 0, 1;
L_0xaf24140a0 .part v0xaf2ad0aa0_0, 2, 1;
L_0xaf2414140 .part v0xaf2ad0b40_0, 2, 1;
L_0xaf24141e0 .part L_0xaf3162b20, 1, 1;
L_0xaf2414280 .part v0xaf2ad0aa0_0, 3, 1;
L_0xaf2414320 .part v0xaf2ad0b40_0, 3, 1;
L_0xaf24143c0 .part L_0xaf3162b20, 2, 1;
L_0xaf2414460 .part v0xaf2ad0aa0_0, 4, 1;
L_0xaf2414500 .part v0xaf2ad0b40_0, 4, 1;
L_0xaf24145a0 .part L_0xaf3162b20, 3, 1;
L_0xaf2414640 .part v0xaf2ad0aa0_0, 5, 1;
L_0xaf24146e0 .part v0xaf2ad0b40_0, 5, 1;
L_0xaf2414780 .part L_0xaf3162b20, 4, 1;
L_0xaf2414820 .part v0xaf2ad0aa0_0, 6, 1;
L_0xaf24148c0 .part v0xaf2ad0b40_0, 6, 1;
L_0xaf2414a00 .part L_0xaf3162b20, 5, 1;
L_0xaf2414aa0 .part v0xaf2ad0aa0_0, 7, 1;
L_0xaf2414b40 .part v0xaf2ad0b40_0, 7, 1;
L_0xaf2414be0 .part L_0xaf3162b20, 6, 1;
L_0xaf2414960 .part v0xaf2ad0aa0_0, 8, 1;
L_0xaf2414c80 .part v0xaf2ad0b40_0, 8, 1;
L_0xaf2414d20 .part L_0xaf3162b20, 7, 1;
L_0xaf2414dc0 .part v0xaf2ad0aa0_0, 9, 1;
L_0xaf2414e60 .part v0xaf2ad0b40_0, 9, 1;
L_0xaf2414f00 .part L_0xaf3162b20, 8, 1;
L_0xaf2414fa0 .part v0xaf2ad0aa0_0, 10, 1;
L_0xaf2415040 .part v0xaf2ad0b40_0, 10, 1;
L_0xaf24150e0 .part L_0xaf3162b20, 9, 1;
L_0xaf2415180 .part v0xaf2ad0aa0_0, 11, 1;
L_0xaf2415220 .part v0xaf2ad0b40_0, 11, 1;
L_0xaf24152c0 .part L_0xaf3162b20, 10, 1;
L_0xaf2415360 .part v0xaf2ad0aa0_0, 12, 1;
L_0xaf2415400 .part v0xaf2ad0b40_0, 12, 1;
L_0xaf24154a0 .part L_0xaf3162b20, 11, 1;
L_0xaf2415540 .part v0xaf2ad0aa0_0, 13, 1;
L_0xaf24155e0 .part v0xaf2ad0b40_0, 13, 1;
L_0xaf2415680 .part L_0xaf3162b20, 12, 1;
L_0xaf2415720 .part v0xaf2ad0aa0_0, 14, 1;
L_0xaf24157c0 .part v0xaf2ad0b40_0, 14, 1;
L_0xaf2415860 .part L_0xaf3162b20, 13, 1;
L_0xaf2415900 .part v0xaf2ad0aa0_0, 15, 1;
L_0xaf24159a0 .part v0xaf2ad0b40_0, 15, 1;
L_0xaf2415a40 .part L_0xaf3162b20, 14, 1;
L_0xaf2415ae0 .part v0xaf2ad0aa0_0, 16, 1;
L_0xaf2415b80 .part v0xaf2ad0b40_0, 16, 1;
L_0xaf2415c20 .part L_0xaf3162b20, 15, 1;
L_0xaf2415cc0 .part v0xaf2ad0aa0_0, 17, 1;
L_0xaf2415d60 .part v0xaf2ad0b40_0, 17, 1;
L_0xaf2415e00 .part L_0xaf3162b20, 16, 1;
L_0xaf2415ea0 .part v0xaf2ad0aa0_0, 18, 1;
L_0xaf2415f40 .part v0xaf2ad0b40_0, 18, 1;
L_0xaf2415fe0 .part L_0xaf3162b20, 17, 1;
L_0xaf2416080 .part v0xaf2ad0aa0_0, 19, 1;
L_0xaf2416120 .part v0xaf2ad0b40_0, 19, 1;
L_0xaf24161c0 .part L_0xaf3162b20, 18, 1;
L_0xaf2416260 .part v0xaf2ad0aa0_0, 20, 1;
L_0xaf2416300 .part v0xaf2ad0b40_0, 20, 1;
L_0xaf24163a0 .part L_0xaf3162b20, 19, 1;
L_0xaf2416440 .part v0xaf2ad0aa0_0, 21, 1;
L_0xaf24164e0 .part v0xaf2ad0b40_0, 21, 1;
L_0xaf2416580 .part L_0xaf3162b20, 20, 1;
L_0xaf2416620 .part v0xaf2ad0aa0_0, 22, 1;
L_0xaf24166c0 .part v0xaf2ad0b40_0, 22, 1;
L_0xaf2416760 .part L_0xaf3162b20, 21, 1;
L_0xaf2416800 .part v0xaf2ad0aa0_0, 23, 1;
L_0xaf24168a0 .part v0xaf2ad0b40_0, 23, 1;
L_0xaf2416940 .part L_0xaf3162b20, 22, 1;
L_0xaf24169e0 .part v0xaf2ad0aa0_0, 24, 1;
L_0xaf2416a80 .part v0xaf2ad0b40_0, 24, 1;
L_0xaf2416b20 .part L_0xaf3162b20, 23, 1;
L_0xaf2416bc0 .part v0xaf2ad0aa0_0, 0, 1;
L_0xaf2416c60 .part v0xaf2ad0b40_0, 0, 1;
LS_0xaf3162b20_0_0 .concat8 [ 1 1 1 1], L_0xaf2421730, L_0xaf2409810, L_0xaf2409ab0, L_0xaf2409d50;
LS_0xaf3162b20_0_4 .concat8 [ 1 1 1 1], L_0xaf2409ff0, L_0xaf240a290, L_0xaf240a530, L_0xaf240a7d0;
LS_0xaf3162b20_0_8 .concat8 [ 1 1 1 1], L_0xaf240aa70, L_0xaf240ad10, L_0xaf240afb0, L_0xaf240b250;
LS_0xaf3162b20_0_12 .concat8 [ 1 1 1 1], L_0xaf240b4f0, L_0xaf240b790, L_0xaf240ba30, L_0xaf240bcd0;
LS_0xaf3162b20_0_16 .concat8 [ 1 1 1 1], L_0xaf240bf70, L_0xaf2420230, L_0xaf24204d0, L_0xaf2420770;
LS_0xaf3162b20_0_20 .concat8 [ 1 1 1 1], L_0xaf2420a10, L_0xaf2420cb0, L_0xaf2420f50, L_0xaf24211f0;
LS_0xaf3162b20_0_24 .concat8 [ 1 0 0 0], L_0xaf2421490;
LS_0xaf3162b20_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162b20_0_0, LS_0xaf3162b20_0_4, LS_0xaf3162b20_0_8, LS_0xaf3162b20_0_12;
LS_0xaf3162b20_1_4 .concat8 [ 4 4 1 0], LS_0xaf3162b20_0_16, LS_0xaf3162b20_0_20, LS_0xaf3162b20_0_24;
L_0xaf3162b20 .concat8 [ 16 9 0 0], LS_0xaf3162b20_1_0, LS_0xaf3162b20_1_4;
LS_0xaf3162bc0_0_0 .concat8 [ 1 1 1 1], L_0xaf2421500, L_0xaf24095e0, L_0xaf2409880, L_0xaf2409b20;
LS_0xaf3162bc0_0_4 .concat8 [ 1 1 1 1], L_0xaf2409dc0, L_0xaf240a060, L_0xaf240a300, L_0xaf240a5a0;
LS_0xaf3162bc0_0_8 .concat8 [ 1 1 1 1], L_0xaf240a840, L_0xaf240aae0, L_0xaf240ad80, L_0xaf240b020;
LS_0xaf3162bc0_0_12 .concat8 [ 1 1 1 1], L_0xaf240b2c0, L_0xaf240b560, L_0xaf240b800, L_0xaf240baa0;
LS_0xaf3162bc0_0_16 .concat8 [ 1 1 1 1], L_0xaf240bd40, L_0xaf2420000, L_0xaf24202a0, L_0xaf2420540;
LS_0xaf3162bc0_0_20 .concat8 [ 1 1 1 1], L_0xaf24207e0, L_0xaf2420a80, L_0xaf2420d20, L_0xaf2420fc0;
LS_0xaf3162bc0_0_24 .concat8 [ 1 0 0 0], L_0xaf2421260;
LS_0xaf3162bc0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162bc0_0_0, LS_0xaf3162bc0_0_4, LS_0xaf3162bc0_0_8, LS_0xaf3162bc0_0_12;
LS_0xaf3162bc0_1_4 .concat8 [ 4 4 1 0], LS_0xaf3162bc0_0_16, LS_0xaf3162bc0_0_20, LS_0xaf3162bc0_0_24;
L_0xaf3162bc0 .concat8 [ 16 9 0 0], LS_0xaf3162bc0_1_0, LS_0xaf3162bc0_1_4;
LS_0xaf3162c60_0_0 .concat8 [ 1 1 1 1], L_0xaf2421570, L_0xaf2409650, L_0xaf24098f0, L_0xaf2409b90;
LS_0xaf3162c60_0_4 .concat8 [ 1 1 1 1], L_0xaf2409e30, L_0xaf240a0d0, L_0xaf240a370, L_0xaf240a610;
LS_0xaf3162c60_0_8 .concat8 [ 1 1 1 1], L_0xaf240a8b0, L_0xaf240ab50, L_0xaf240adf0, L_0xaf240b090;
LS_0xaf3162c60_0_12 .concat8 [ 1 1 1 1], L_0xaf240b330, L_0xaf240b5d0, L_0xaf240b870, L_0xaf240bb10;
LS_0xaf3162c60_0_16 .concat8 [ 1 1 1 1], L_0xaf240bdb0, L_0xaf2420070, L_0xaf2420310, L_0xaf24205b0;
LS_0xaf3162c60_0_20 .concat8 [ 1 1 1 1], L_0xaf2420850, L_0xaf2420af0, L_0xaf2420d90, L_0xaf2421030;
LS_0xaf3162c60_0_24 .concat8 [ 1 0 0 0], L_0xaf24212d0;
LS_0xaf3162c60_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162c60_0_0, LS_0xaf3162c60_0_4, LS_0xaf3162c60_0_8, LS_0xaf3162c60_0_12;
LS_0xaf3162c60_1_4 .concat8 [ 4 4 1 0], LS_0xaf3162c60_0_16, LS_0xaf3162c60_0_20, LS_0xaf3162c60_0_24;
L_0xaf3162c60 .concat8 [ 16 9 0 0], LS_0xaf3162c60_1_0, LS_0xaf3162c60_1_4;
L_0xaf2416d00 .part L_0xaf3162b20, 24, 1;
S_0xaf2abed00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8c40 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2abee80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24095e0/d .functor XOR 1, L_0xaf2bfbe80, L_0xaf2bfbf20, C4<0>, C4<0>;
L_0xaf24095e0 .delay 1 (1,1,1) L_0xaf24095e0/d;
L_0xaf2409650/d .functor XOR 1, L_0xaf24095e0, L_0xaf2414000, C4<0>, C4<0>;
L_0xaf2409650 .delay 1 (1,1,1) L_0xaf2409650/d;
L_0xaf24096c0/d .functor NAND 1, L_0xaf2bfbe80, L_0xaf2bfbf20, C4<1>, C4<1>;
L_0xaf24096c0 .delay 1 (1,1,1) L_0xaf24096c0/d;
L_0xaf2409730/d .functor NAND 1, L_0xaf2bfbe80, L_0xaf2414000, C4<1>, C4<1>;
L_0xaf2409730 .delay 1 (1,1,1) L_0xaf2409730/d;
L_0xaf24097a0/d .functor NAND 1, L_0xaf2bfbf20, L_0xaf2414000, C4<1>, C4<1>;
L_0xaf24097a0 .delay 1 (1,1,1) L_0xaf24097a0/d;
L_0xaf2409810/d .functor NAND 1, L_0xaf24096c0, L_0xaf2409730, L_0xaf24097a0, C4<1>;
L_0xaf2409810 .delay 1 (1,1,1) L_0xaf2409810/d;
v0xaf2ac38e0_0 .net "Cin", 0 0, L_0xaf2414000;  1 drivers
v0xaf2ac3980_0 .net "Cout", 0 0, L_0xaf2409810;  1 drivers
v0xaf2ac3a20_0 .net "P", 0 0, L_0xaf24095e0;  1 drivers
v0xaf2ac3ac0_0 .net "S", 0 0, L_0xaf2409650;  1 drivers
v0xaf2ac3b60_0 .net "a", 0 0, L_0xaf2bfbe80;  1 drivers
v0xaf2ac3c00_0 .net "b", 0 0, L_0xaf2bfbf20;  1 drivers
v0xaf2ac3ca0_0 .net "naCin", 0 0, L_0xaf2409730;  1 drivers
v0xaf2ac3d40_0 .net "nab", 0 0, L_0xaf24096c0;  1 drivers
v0xaf2ac3de0_0 .net "nbCin", 0 0, L_0xaf24097a0;  1 drivers
S_0xaf2abf000 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8c80 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2abf180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abf000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2409880/d .functor XOR 1, L_0xaf24140a0, L_0xaf2414140, C4<0>, C4<0>;
L_0xaf2409880 .delay 1 (1,1,1) L_0xaf2409880/d;
L_0xaf24098f0/d .functor XOR 1, L_0xaf2409880, L_0xaf24141e0, C4<0>, C4<0>;
L_0xaf24098f0 .delay 1 (1,1,1) L_0xaf24098f0/d;
L_0xaf2409960/d .functor NAND 1, L_0xaf24140a0, L_0xaf2414140, C4<1>, C4<1>;
L_0xaf2409960 .delay 1 (1,1,1) L_0xaf2409960/d;
L_0xaf24099d0/d .functor NAND 1, L_0xaf24140a0, L_0xaf24141e0, C4<1>, C4<1>;
L_0xaf24099d0 .delay 1 (1,1,1) L_0xaf24099d0/d;
L_0xaf2409a40/d .functor NAND 1, L_0xaf2414140, L_0xaf24141e0, C4<1>, C4<1>;
L_0xaf2409a40 .delay 1 (1,1,1) L_0xaf2409a40/d;
L_0xaf2409ab0/d .functor NAND 1, L_0xaf2409960, L_0xaf24099d0, L_0xaf2409a40, C4<1>;
L_0xaf2409ab0 .delay 1 (1,1,1) L_0xaf2409ab0/d;
v0xaf2ac3e80_0 .net "Cin", 0 0, L_0xaf24141e0;  1 drivers
v0xaf2ac3f20_0 .net "Cout", 0 0, L_0xaf2409ab0;  1 drivers
v0xaf2ac4000_0 .net "P", 0 0, L_0xaf2409880;  1 drivers
v0xaf2ac40a0_0 .net "S", 0 0, L_0xaf24098f0;  1 drivers
v0xaf2ac4140_0 .net "a", 0 0, L_0xaf24140a0;  1 drivers
v0xaf2ac41e0_0 .net "b", 0 0, L_0xaf2414140;  1 drivers
v0xaf2ac4280_0 .net "naCin", 0 0, L_0xaf24099d0;  1 drivers
v0xaf2ac4320_0 .net "nab", 0 0, L_0xaf2409960;  1 drivers
v0xaf2ac43c0_0 .net "nbCin", 0 0, L_0xaf2409a40;  1 drivers
S_0xaf2abf300 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8cc0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2abf480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abf300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2409b20/d .functor XOR 1, L_0xaf2414280, L_0xaf2414320, C4<0>, C4<0>;
L_0xaf2409b20 .delay 1 (1,1,1) L_0xaf2409b20/d;
L_0xaf2409b90/d .functor XOR 1, L_0xaf2409b20, L_0xaf24143c0, C4<0>, C4<0>;
L_0xaf2409b90 .delay 1 (1,1,1) L_0xaf2409b90/d;
L_0xaf2409c00/d .functor NAND 1, L_0xaf2414280, L_0xaf2414320, C4<1>, C4<1>;
L_0xaf2409c00 .delay 1 (1,1,1) L_0xaf2409c00/d;
L_0xaf2409c70/d .functor NAND 1, L_0xaf2414280, L_0xaf24143c0, C4<1>, C4<1>;
L_0xaf2409c70 .delay 1 (1,1,1) L_0xaf2409c70/d;
L_0xaf2409ce0/d .functor NAND 1, L_0xaf2414320, L_0xaf24143c0, C4<1>, C4<1>;
L_0xaf2409ce0 .delay 1 (1,1,1) L_0xaf2409ce0/d;
L_0xaf2409d50/d .functor NAND 1, L_0xaf2409c00, L_0xaf2409c70, L_0xaf2409ce0, C4<1>;
L_0xaf2409d50 .delay 1 (1,1,1) L_0xaf2409d50/d;
v0xaf2ac4460_0 .net "Cin", 0 0, L_0xaf24143c0;  1 drivers
v0xaf2ac4500_0 .net "Cout", 0 0, L_0xaf2409d50;  1 drivers
v0xaf2ac45a0_0 .net "P", 0 0, L_0xaf2409b20;  1 drivers
v0xaf2ac4640_0 .net "S", 0 0, L_0xaf2409b90;  1 drivers
v0xaf2ac46e0_0 .net "a", 0 0, L_0xaf2414280;  1 drivers
v0xaf2ac4780_0 .net "b", 0 0, L_0xaf2414320;  1 drivers
v0xaf2ac4820_0 .net "naCin", 0 0, L_0xaf2409c70;  1 drivers
v0xaf2ac48c0_0 .net "nab", 0 0, L_0xaf2409c00;  1 drivers
v0xaf2ac4960_0 .net "nbCin", 0 0, L_0xaf2409ce0;  1 drivers
S_0xaf2abf600 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8d00 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2abf780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2409dc0/d .functor XOR 1, L_0xaf2414460, L_0xaf2414500, C4<0>, C4<0>;
L_0xaf2409dc0 .delay 1 (1,1,1) L_0xaf2409dc0/d;
L_0xaf2409e30/d .functor XOR 1, L_0xaf2409dc0, L_0xaf24145a0, C4<0>, C4<0>;
L_0xaf2409e30 .delay 1 (1,1,1) L_0xaf2409e30/d;
L_0xaf2409ea0/d .functor NAND 1, L_0xaf2414460, L_0xaf2414500, C4<1>, C4<1>;
L_0xaf2409ea0 .delay 1 (1,1,1) L_0xaf2409ea0/d;
L_0xaf2409f10/d .functor NAND 1, L_0xaf2414460, L_0xaf24145a0, C4<1>, C4<1>;
L_0xaf2409f10 .delay 1 (1,1,1) L_0xaf2409f10/d;
L_0xaf2409f80/d .functor NAND 1, L_0xaf2414500, L_0xaf24145a0, C4<1>, C4<1>;
L_0xaf2409f80 .delay 1 (1,1,1) L_0xaf2409f80/d;
L_0xaf2409ff0/d .functor NAND 1, L_0xaf2409ea0, L_0xaf2409f10, L_0xaf2409f80, C4<1>;
L_0xaf2409ff0 .delay 1 (1,1,1) L_0xaf2409ff0/d;
v0xaf2ac4a00_0 .net "Cin", 0 0, L_0xaf24145a0;  1 drivers
v0xaf2ac4aa0_0 .net "Cout", 0 0, L_0xaf2409ff0;  1 drivers
v0xaf2ac4b40_0 .net "P", 0 0, L_0xaf2409dc0;  1 drivers
v0xaf2ac4be0_0 .net "S", 0 0, L_0xaf2409e30;  1 drivers
v0xaf2ac4c80_0 .net "a", 0 0, L_0xaf2414460;  1 drivers
v0xaf2ac4d20_0 .net "b", 0 0, L_0xaf2414500;  1 drivers
v0xaf2ac4dc0_0 .net "naCin", 0 0, L_0xaf2409f10;  1 drivers
v0xaf2ac4e60_0 .net "nab", 0 0, L_0xaf2409ea0;  1 drivers
v0xaf2ac4f00_0 .net "nbCin", 0 0, L_0xaf2409f80;  1 drivers
S_0xaf2abf900 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8d80 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2abfa80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abf900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240a060/d .functor XOR 1, L_0xaf2414640, L_0xaf24146e0, C4<0>, C4<0>;
L_0xaf240a060 .delay 1 (1,1,1) L_0xaf240a060/d;
L_0xaf240a0d0/d .functor XOR 1, L_0xaf240a060, L_0xaf2414780, C4<0>, C4<0>;
L_0xaf240a0d0 .delay 1 (1,1,1) L_0xaf240a0d0/d;
L_0xaf240a140/d .functor NAND 1, L_0xaf2414640, L_0xaf24146e0, C4<1>, C4<1>;
L_0xaf240a140 .delay 1 (1,1,1) L_0xaf240a140/d;
L_0xaf240a1b0/d .functor NAND 1, L_0xaf2414640, L_0xaf2414780, C4<1>, C4<1>;
L_0xaf240a1b0 .delay 1 (1,1,1) L_0xaf240a1b0/d;
L_0xaf240a220/d .functor NAND 1, L_0xaf24146e0, L_0xaf2414780, C4<1>, C4<1>;
L_0xaf240a220 .delay 1 (1,1,1) L_0xaf240a220/d;
L_0xaf240a290/d .functor NAND 1, L_0xaf240a140, L_0xaf240a1b0, L_0xaf240a220, C4<1>;
L_0xaf240a290 .delay 1 (1,1,1) L_0xaf240a290/d;
v0xaf2ac4fa0_0 .net "Cin", 0 0, L_0xaf2414780;  1 drivers
v0xaf2ac5040_0 .net "Cout", 0 0, L_0xaf240a290;  1 drivers
v0xaf2ac50e0_0 .net "P", 0 0, L_0xaf240a060;  1 drivers
v0xaf2ac5180_0 .net "S", 0 0, L_0xaf240a0d0;  1 drivers
v0xaf2ac5220_0 .net "a", 0 0, L_0xaf2414640;  1 drivers
v0xaf2ac52c0_0 .net "b", 0 0, L_0xaf24146e0;  1 drivers
v0xaf2ac5360_0 .net "naCin", 0 0, L_0xaf240a1b0;  1 drivers
v0xaf2ac5400_0 .net "nab", 0 0, L_0xaf240a140;  1 drivers
v0xaf2ac54a0_0 .net "nbCin", 0 0, L_0xaf240a220;  1 drivers
S_0xaf2abfc00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8dc0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2abfd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2abfc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240a300/d .functor XOR 1, L_0xaf2414820, L_0xaf24148c0, C4<0>, C4<0>;
L_0xaf240a300 .delay 1 (1,1,1) L_0xaf240a300/d;
L_0xaf240a370/d .functor XOR 1, L_0xaf240a300, L_0xaf2414a00, C4<0>, C4<0>;
L_0xaf240a370 .delay 1 (1,1,1) L_0xaf240a370/d;
L_0xaf240a3e0/d .functor NAND 1, L_0xaf2414820, L_0xaf24148c0, C4<1>, C4<1>;
L_0xaf240a3e0 .delay 1 (1,1,1) L_0xaf240a3e0/d;
L_0xaf240a450/d .functor NAND 1, L_0xaf2414820, L_0xaf2414a00, C4<1>, C4<1>;
L_0xaf240a450 .delay 1 (1,1,1) L_0xaf240a450/d;
L_0xaf240a4c0/d .functor NAND 1, L_0xaf24148c0, L_0xaf2414a00, C4<1>, C4<1>;
L_0xaf240a4c0 .delay 1 (1,1,1) L_0xaf240a4c0/d;
L_0xaf240a530/d .functor NAND 1, L_0xaf240a3e0, L_0xaf240a450, L_0xaf240a4c0, C4<1>;
L_0xaf240a530 .delay 1 (1,1,1) L_0xaf240a530/d;
v0xaf2ac5540_0 .net "Cin", 0 0, L_0xaf2414a00;  1 drivers
v0xaf2ac55e0_0 .net "Cout", 0 0, L_0xaf240a530;  1 drivers
v0xaf2ac5680_0 .net "P", 0 0, L_0xaf240a300;  1 drivers
v0xaf2ac5720_0 .net "S", 0 0, L_0xaf240a370;  1 drivers
v0xaf2ac57c0_0 .net "a", 0 0, L_0xaf2414820;  1 drivers
v0xaf2ac5860_0 .net "b", 0 0, L_0xaf24148c0;  1 drivers
v0xaf2ac5900_0 .net "naCin", 0 0, L_0xaf240a450;  1 drivers
v0xaf2ac59a0_0 .net "nab", 0 0, L_0xaf240a3e0;  1 drivers
v0xaf2ac5a40_0 .net "nbCin", 0 0, L_0xaf240a4c0;  1 drivers
S_0xaf2ac8000 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8e00 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2ac8180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240a5a0/d .functor XOR 1, L_0xaf2414aa0, L_0xaf2414b40, C4<0>, C4<0>;
L_0xaf240a5a0 .delay 1 (1,1,1) L_0xaf240a5a0/d;
L_0xaf240a610/d .functor XOR 1, L_0xaf240a5a0, L_0xaf2414be0, C4<0>, C4<0>;
L_0xaf240a610 .delay 1 (1,1,1) L_0xaf240a610/d;
L_0xaf240a680/d .functor NAND 1, L_0xaf2414aa0, L_0xaf2414b40, C4<1>, C4<1>;
L_0xaf240a680 .delay 1 (1,1,1) L_0xaf240a680/d;
L_0xaf240a6f0/d .functor NAND 1, L_0xaf2414aa0, L_0xaf2414be0, C4<1>, C4<1>;
L_0xaf240a6f0 .delay 1 (1,1,1) L_0xaf240a6f0/d;
L_0xaf240a760/d .functor NAND 1, L_0xaf2414b40, L_0xaf2414be0, C4<1>, C4<1>;
L_0xaf240a760 .delay 1 (1,1,1) L_0xaf240a760/d;
L_0xaf240a7d0/d .functor NAND 1, L_0xaf240a680, L_0xaf240a6f0, L_0xaf240a760, C4<1>;
L_0xaf240a7d0 .delay 1 (1,1,1) L_0xaf240a7d0/d;
v0xaf2ac5ae0_0 .net "Cin", 0 0, L_0xaf2414be0;  1 drivers
v0xaf2ac5b80_0 .net "Cout", 0 0, L_0xaf240a7d0;  1 drivers
v0xaf2ac5c20_0 .net "P", 0 0, L_0xaf240a5a0;  1 drivers
v0xaf2ac5cc0_0 .net "S", 0 0, L_0xaf240a610;  1 drivers
v0xaf2ac5d60_0 .net "a", 0 0, L_0xaf2414aa0;  1 drivers
v0xaf2ac5e00_0 .net "b", 0 0, L_0xaf2414b40;  1 drivers
v0xaf2ac5ea0_0 .net "naCin", 0 0, L_0xaf240a6f0;  1 drivers
v0xaf2ac5f40_0 .net "nab", 0 0, L_0xaf240a680;  1 drivers
v0xaf2ac5fe0_0 .net "nbCin", 0 0, L_0xaf240a760;  1 drivers
S_0xaf2ac8300 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8e40 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2ac8480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240a840/d .functor XOR 1, L_0xaf2414960, L_0xaf2414c80, C4<0>, C4<0>;
L_0xaf240a840 .delay 1 (1,1,1) L_0xaf240a840/d;
L_0xaf240a8b0/d .functor XOR 1, L_0xaf240a840, L_0xaf2414d20, C4<0>, C4<0>;
L_0xaf240a8b0 .delay 1 (1,1,1) L_0xaf240a8b0/d;
L_0xaf240a920/d .functor NAND 1, L_0xaf2414960, L_0xaf2414c80, C4<1>, C4<1>;
L_0xaf240a920 .delay 1 (1,1,1) L_0xaf240a920/d;
L_0xaf240a990/d .functor NAND 1, L_0xaf2414960, L_0xaf2414d20, C4<1>, C4<1>;
L_0xaf240a990 .delay 1 (1,1,1) L_0xaf240a990/d;
L_0xaf240aa00/d .functor NAND 1, L_0xaf2414c80, L_0xaf2414d20, C4<1>, C4<1>;
L_0xaf240aa00 .delay 1 (1,1,1) L_0xaf240aa00/d;
L_0xaf240aa70/d .functor NAND 1, L_0xaf240a920, L_0xaf240a990, L_0xaf240aa00, C4<1>;
L_0xaf240aa70 .delay 1 (1,1,1) L_0xaf240aa70/d;
v0xaf2ac6080_0 .net "Cin", 0 0, L_0xaf2414d20;  1 drivers
v0xaf2ac6120_0 .net "Cout", 0 0, L_0xaf240aa70;  1 drivers
v0xaf2ac61c0_0 .net "P", 0 0, L_0xaf240a840;  1 drivers
v0xaf2ac6260_0 .net "S", 0 0, L_0xaf240a8b0;  1 drivers
v0xaf2ac6300_0 .net "a", 0 0, L_0xaf2414960;  1 drivers
v0xaf2ac63a0_0 .net "b", 0 0, L_0xaf2414c80;  1 drivers
v0xaf2ac6440_0 .net "naCin", 0 0, L_0xaf240a990;  1 drivers
v0xaf2ac64e0_0 .net "nab", 0 0, L_0xaf240a920;  1 drivers
v0xaf2ac6580_0 .net "nbCin", 0 0, L_0xaf240aa00;  1 drivers
S_0xaf2ac8600 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8d40 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2ac8780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240aae0/d .functor XOR 1, L_0xaf2414dc0, L_0xaf2414e60, C4<0>, C4<0>;
L_0xaf240aae0 .delay 1 (1,1,1) L_0xaf240aae0/d;
L_0xaf240ab50/d .functor XOR 1, L_0xaf240aae0, L_0xaf2414f00, C4<0>, C4<0>;
L_0xaf240ab50 .delay 1 (1,1,1) L_0xaf240ab50/d;
L_0xaf240abc0/d .functor NAND 1, L_0xaf2414dc0, L_0xaf2414e60, C4<1>, C4<1>;
L_0xaf240abc0 .delay 1 (1,1,1) L_0xaf240abc0/d;
L_0xaf240ac30/d .functor NAND 1, L_0xaf2414dc0, L_0xaf2414f00, C4<1>, C4<1>;
L_0xaf240ac30 .delay 1 (1,1,1) L_0xaf240ac30/d;
L_0xaf240aca0/d .functor NAND 1, L_0xaf2414e60, L_0xaf2414f00, C4<1>, C4<1>;
L_0xaf240aca0 .delay 1 (1,1,1) L_0xaf240aca0/d;
L_0xaf240ad10/d .functor NAND 1, L_0xaf240abc0, L_0xaf240ac30, L_0xaf240aca0, C4<1>;
L_0xaf240ad10 .delay 1 (1,1,1) L_0xaf240ad10/d;
v0xaf2ac6620_0 .net "Cin", 0 0, L_0xaf2414f00;  1 drivers
v0xaf2ac66c0_0 .net "Cout", 0 0, L_0xaf240ad10;  1 drivers
v0xaf2ac6760_0 .net "P", 0 0, L_0xaf240aae0;  1 drivers
v0xaf2ac6800_0 .net "S", 0 0, L_0xaf240ab50;  1 drivers
v0xaf2ac68a0_0 .net "a", 0 0, L_0xaf2414dc0;  1 drivers
v0xaf2ac6940_0 .net "b", 0 0, L_0xaf2414e60;  1 drivers
v0xaf2ac69e0_0 .net "naCin", 0 0, L_0xaf240ac30;  1 drivers
v0xaf2ac6a80_0 .net "nab", 0 0, L_0xaf240abc0;  1 drivers
v0xaf2ac6b20_0 .net "nbCin", 0 0, L_0xaf240aca0;  1 drivers
S_0xaf2ac8900 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8e80 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2ac8a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240ad80/d .functor XOR 1, L_0xaf2414fa0, L_0xaf2415040, C4<0>, C4<0>;
L_0xaf240ad80 .delay 1 (1,1,1) L_0xaf240ad80/d;
L_0xaf240adf0/d .functor XOR 1, L_0xaf240ad80, L_0xaf24150e0, C4<0>, C4<0>;
L_0xaf240adf0 .delay 1 (1,1,1) L_0xaf240adf0/d;
L_0xaf240ae60/d .functor NAND 1, L_0xaf2414fa0, L_0xaf2415040, C4<1>, C4<1>;
L_0xaf240ae60 .delay 1 (1,1,1) L_0xaf240ae60/d;
L_0xaf240aed0/d .functor NAND 1, L_0xaf2414fa0, L_0xaf24150e0, C4<1>, C4<1>;
L_0xaf240aed0 .delay 1 (1,1,1) L_0xaf240aed0/d;
L_0xaf240af40/d .functor NAND 1, L_0xaf2415040, L_0xaf24150e0, C4<1>, C4<1>;
L_0xaf240af40 .delay 1 (1,1,1) L_0xaf240af40/d;
L_0xaf240afb0/d .functor NAND 1, L_0xaf240ae60, L_0xaf240aed0, L_0xaf240af40, C4<1>;
L_0xaf240afb0 .delay 1 (1,1,1) L_0xaf240afb0/d;
v0xaf2ac6bc0_0 .net "Cin", 0 0, L_0xaf24150e0;  1 drivers
v0xaf2ac6c60_0 .net "Cout", 0 0, L_0xaf240afb0;  1 drivers
v0xaf2ac6d00_0 .net "P", 0 0, L_0xaf240ad80;  1 drivers
v0xaf2ac6da0_0 .net "S", 0 0, L_0xaf240adf0;  1 drivers
v0xaf2ac6e40_0 .net "a", 0 0, L_0xaf2414fa0;  1 drivers
v0xaf2ac6ee0_0 .net "b", 0 0, L_0xaf2415040;  1 drivers
v0xaf2ac6f80_0 .net "naCin", 0 0, L_0xaf240aed0;  1 drivers
v0xaf2ac7020_0 .net "nab", 0 0, L_0xaf240ae60;  1 drivers
v0xaf2ac70c0_0 .net "nbCin", 0 0, L_0xaf240af40;  1 drivers
S_0xaf2ac8c00 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8ec0 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2ac8d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240b020/d .functor XOR 1, L_0xaf2415180, L_0xaf2415220, C4<0>, C4<0>;
L_0xaf240b020 .delay 1 (1,1,1) L_0xaf240b020/d;
L_0xaf240b090/d .functor XOR 1, L_0xaf240b020, L_0xaf24152c0, C4<0>, C4<0>;
L_0xaf240b090 .delay 1 (1,1,1) L_0xaf240b090/d;
L_0xaf240b100/d .functor NAND 1, L_0xaf2415180, L_0xaf2415220, C4<1>, C4<1>;
L_0xaf240b100 .delay 1 (1,1,1) L_0xaf240b100/d;
L_0xaf240b170/d .functor NAND 1, L_0xaf2415180, L_0xaf24152c0, C4<1>, C4<1>;
L_0xaf240b170 .delay 1 (1,1,1) L_0xaf240b170/d;
L_0xaf240b1e0/d .functor NAND 1, L_0xaf2415220, L_0xaf24152c0, C4<1>, C4<1>;
L_0xaf240b1e0 .delay 1 (1,1,1) L_0xaf240b1e0/d;
L_0xaf240b250/d .functor NAND 1, L_0xaf240b100, L_0xaf240b170, L_0xaf240b1e0, C4<1>;
L_0xaf240b250 .delay 1 (1,1,1) L_0xaf240b250/d;
v0xaf2ac7160_0 .net "Cin", 0 0, L_0xaf24152c0;  1 drivers
v0xaf2ac7200_0 .net "Cout", 0 0, L_0xaf240b250;  1 drivers
v0xaf2ac72a0_0 .net "P", 0 0, L_0xaf240b020;  1 drivers
v0xaf2ac7340_0 .net "S", 0 0, L_0xaf240b090;  1 drivers
v0xaf2ac73e0_0 .net "a", 0 0, L_0xaf2415180;  1 drivers
v0xaf2ac7480_0 .net "b", 0 0, L_0xaf2415220;  1 drivers
v0xaf2ac7520_0 .net "naCin", 0 0, L_0xaf240b170;  1 drivers
v0xaf2ac75c0_0 .net "nab", 0 0, L_0xaf240b100;  1 drivers
v0xaf2ac7660_0 .net "nbCin", 0 0, L_0xaf240b1e0;  1 drivers
S_0xaf2ac8f00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8f00 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2ac9080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac8f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240b2c0/d .functor XOR 1, L_0xaf2415360, L_0xaf2415400, C4<0>, C4<0>;
L_0xaf240b2c0 .delay 1 (1,1,1) L_0xaf240b2c0/d;
L_0xaf240b330/d .functor XOR 1, L_0xaf240b2c0, L_0xaf24154a0, C4<0>, C4<0>;
L_0xaf240b330 .delay 1 (1,1,1) L_0xaf240b330/d;
L_0xaf240b3a0/d .functor NAND 1, L_0xaf2415360, L_0xaf2415400, C4<1>, C4<1>;
L_0xaf240b3a0 .delay 1 (1,1,1) L_0xaf240b3a0/d;
L_0xaf240b410/d .functor NAND 1, L_0xaf2415360, L_0xaf24154a0, C4<1>, C4<1>;
L_0xaf240b410 .delay 1 (1,1,1) L_0xaf240b410/d;
L_0xaf240b480/d .functor NAND 1, L_0xaf2415400, L_0xaf24154a0, C4<1>, C4<1>;
L_0xaf240b480 .delay 1 (1,1,1) L_0xaf240b480/d;
L_0xaf240b4f0/d .functor NAND 1, L_0xaf240b3a0, L_0xaf240b410, L_0xaf240b480, C4<1>;
L_0xaf240b4f0 .delay 1 (1,1,1) L_0xaf240b4f0/d;
v0xaf2ac7700_0 .net "Cin", 0 0, L_0xaf24154a0;  1 drivers
v0xaf2ac77a0_0 .net "Cout", 0 0, L_0xaf240b4f0;  1 drivers
v0xaf2ac7840_0 .net "P", 0 0, L_0xaf240b2c0;  1 drivers
v0xaf2ac78e0_0 .net "S", 0 0, L_0xaf240b330;  1 drivers
v0xaf2ac7980_0 .net "a", 0 0, L_0xaf2415360;  1 drivers
v0xaf2ac7a20_0 .net "b", 0 0, L_0xaf2415400;  1 drivers
v0xaf2ac7ac0_0 .net "naCin", 0 0, L_0xaf240b410;  1 drivers
v0xaf2ac7b60_0 .net "nab", 0 0, L_0xaf240b3a0;  1 drivers
v0xaf2ac7c00_0 .net "nbCin", 0 0, L_0xaf240b480;  1 drivers
S_0xaf2ac9200 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8f40 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2ac9380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa20c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240b560/d .functor XOR 1, L_0xaf2415540, L_0xaf24155e0, C4<0>, C4<0>;
L_0xaf240b560 .delay 1 (1,1,1) L_0xaf240b560/d;
L_0xaf240b5d0/d .functor XOR 1, L_0xaf240b560, L_0xaf2415680, C4<0>, C4<0>;
L_0xaf240b5d0 .delay 1 (1,1,1) L_0xaf240b5d0/d;
L_0xaf240b640/d .functor NAND 1, L_0xaf2415540, L_0xaf24155e0, C4<1>, C4<1>;
L_0xaf240b640 .delay 1 (1,1,1) L_0xaf240b640/d;
L_0xaf240b6b0/d .functor NAND 1, L_0xaf2415540, L_0xaf2415680, C4<1>, C4<1>;
L_0xaf240b6b0 .delay 1 (1,1,1) L_0xaf240b6b0/d;
L_0xaf240b720/d .functor NAND 1, L_0xaf24155e0, L_0xaf2415680, C4<1>, C4<1>;
L_0xaf240b720 .delay 1 (1,1,1) L_0xaf240b720/d;
L_0xaf240b790/d .functor NAND 1, L_0xaf240b640, L_0xaf240b6b0, L_0xaf240b720, C4<1>;
L_0xaf240b790 .delay 1 (1,1,1) L_0xaf240b790/d;
v0xaf2ac7ca0_0 .net "Cin", 0 0, L_0xaf2415680;  1 drivers
v0xaf2ac7d40_0 .net "Cout", 0 0, L_0xaf240b790;  1 drivers
v0xaf2ac7de0_0 .net "P", 0 0, L_0xaf240b560;  1 drivers
v0xaf2ac7e80_0 .net "S", 0 0, L_0xaf240b5d0;  1 drivers
v0xaf2ac7f20_0 .net "a", 0 0, L_0xaf2415540;  1 drivers
v0xaf2acc000_0 .net "b", 0 0, L_0xaf24155e0;  1 drivers
v0xaf2acc0a0_0 .net "naCin", 0 0, L_0xaf240b6b0;  1 drivers
v0xaf2acc140_0 .net "nab", 0 0, L_0xaf240b640;  1 drivers
v0xaf2acc1e0_0 .net "nbCin", 0 0, L_0xaf240b720;  1 drivers
S_0xaf2ac9500 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8f80 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2ac9680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac9500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240b800/d .functor XOR 1, L_0xaf2415720, L_0xaf24157c0, C4<0>, C4<0>;
L_0xaf240b800 .delay 1 (1,1,1) L_0xaf240b800/d;
L_0xaf240b870/d .functor XOR 1, L_0xaf240b800, L_0xaf2415860, C4<0>, C4<0>;
L_0xaf240b870 .delay 1 (1,1,1) L_0xaf240b870/d;
L_0xaf240b8e0/d .functor NAND 1, L_0xaf2415720, L_0xaf24157c0, C4<1>, C4<1>;
L_0xaf240b8e0 .delay 1 (1,1,1) L_0xaf240b8e0/d;
L_0xaf240b950/d .functor NAND 1, L_0xaf2415720, L_0xaf2415860, C4<1>, C4<1>;
L_0xaf240b950 .delay 1 (1,1,1) L_0xaf240b950/d;
L_0xaf240b9c0/d .functor NAND 1, L_0xaf24157c0, L_0xaf2415860, C4<1>, C4<1>;
L_0xaf240b9c0 .delay 1 (1,1,1) L_0xaf240b9c0/d;
L_0xaf240ba30/d .functor NAND 1, L_0xaf240b8e0, L_0xaf240b950, L_0xaf240b9c0, C4<1>;
L_0xaf240ba30 .delay 1 (1,1,1) L_0xaf240ba30/d;
v0xaf2acc280_0 .net "Cin", 0 0, L_0xaf2415860;  1 drivers
v0xaf2acc320_0 .net "Cout", 0 0, L_0xaf240ba30;  1 drivers
v0xaf2acc3c0_0 .net "P", 0 0, L_0xaf240b800;  1 drivers
v0xaf2acc460_0 .net "S", 0 0, L_0xaf240b870;  1 drivers
v0xaf2acc500_0 .net "a", 0 0, L_0xaf2415720;  1 drivers
v0xaf2acc5a0_0 .net "b", 0 0, L_0xaf24157c0;  1 drivers
v0xaf2acc640_0 .net "naCin", 0 0, L_0xaf240b950;  1 drivers
v0xaf2acc6e0_0 .net "nab", 0 0, L_0xaf240b8e0;  1 drivers
v0xaf2acc780_0 .net "nbCin", 0 0, L_0xaf240b9c0;  1 drivers
S_0xaf2ac9800 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa8fc0 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2ac9980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa21c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240baa0/d .functor XOR 1, L_0xaf2415900, L_0xaf24159a0, C4<0>, C4<0>;
L_0xaf240baa0 .delay 1 (1,1,1) L_0xaf240baa0/d;
L_0xaf240bb10/d .functor XOR 1, L_0xaf240baa0, L_0xaf2415a40, C4<0>, C4<0>;
L_0xaf240bb10 .delay 1 (1,1,1) L_0xaf240bb10/d;
L_0xaf240bb80/d .functor NAND 1, L_0xaf2415900, L_0xaf24159a0, C4<1>, C4<1>;
L_0xaf240bb80 .delay 1 (1,1,1) L_0xaf240bb80/d;
L_0xaf240bbf0/d .functor NAND 1, L_0xaf2415900, L_0xaf2415a40, C4<1>, C4<1>;
L_0xaf240bbf0 .delay 1 (1,1,1) L_0xaf240bbf0/d;
L_0xaf240bc60/d .functor NAND 1, L_0xaf24159a0, L_0xaf2415a40, C4<1>, C4<1>;
L_0xaf240bc60 .delay 1 (1,1,1) L_0xaf240bc60/d;
L_0xaf240bcd0/d .functor NAND 1, L_0xaf240bb80, L_0xaf240bbf0, L_0xaf240bc60, C4<1>;
L_0xaf240bcd0 .delay 1 (1,1,1) L_0xaf240bcd0/d;
v0xaf2acc820_0 .net "Cin", 0 0, L_0xaf2415a40;  1 drivers
v0xaf2acc8c0_0 .net "Cout", 0 0, L_0xaf240bcd0;  1 drivers
v0xaf2acc960_0 .net "P", 0 0, L_0xaf240baa0;  1 drivers
v0xaf2acca00_0 .net "S", 0 0, L_0xaf240bb10;  1 drivers
v0xaf2accaa0_0 .net "a", 0 0, L_0xaf2415900;  1 drivers
v0xaf2accb40_0 .net "b", 0 0, L_0xaf24159a0;  1 drivers
v0xaf2accbe0_0 .net "naCin", 0 0, L_0xaf240bbf0;  1 drivers
v0xaf2accc80_0 .net "nab", 0 0, L_0xaf240bb80;  1 drivers
v0xaf2accd20_0 .net "nbCin", 0 0, L_0xaf240bc60;  1 drivers
S_0xaf2ac9b00 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9000 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2ac9c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac9b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf240bd40/d .functor XOR 1, L_0xaf2415ae0, L_0xaf2415b80, C4<0>, C4<0>;
L_0xaf240bd40 .delay 1 (1,1,1) L_0xaf240bd40/d;
L_0xaf240bdb0/d .functor XOR 1, L_0xaf240bd40, L_0xaf2415c20, C4<0>, C4<0>;
L_0xaf240bdb0 .delay 1 (1,1,1) L_0xaf240bdb0/d;
L_0xaf240be20/d .functor NAND 1, L_0xaf2415ae0, L_0xaf2415b80, C4<1>, C4<1>;
L_0xaf240be20 .delay 1 (1,1,1) L_0xaf240be20/d;
L_0xaf240be90/d .functor NAND 1, L_0xaf2415ae0, L_0xaf2415c20, C4<1>, C4<1>;
L_0xaf240be90 .delay 1 (1,1,1) L_0xaf240be90/d;
L_0xaf240bf00/d .functor NAND 1, L_0xaf2415b80, L_0xaf2415c20, C4<1>, C4<1>;
L_0xaf240bf00 .delay 1 (1,1,1) L_0xaf240bf00/d;
L_0xaf240bf70/d .functor NAND 1, L_0xaf240be20, L_0xaf240be90, L_0xaf240bf00, C4<1>;
L_0xaf240bf70 .delay 1 (1,1,1) L_0xaf240bf70/d;
v0xaf2accdc0_0 .net "Cin", 0 0, L_0xaf2415c20;  1 drivers
v0xaf2acce60_0 .net "Cout", 0 0, L_0xaf240bf70;  1 drivers
v0xaf2accf00_0 .net "P", 0 0, L_0xaf240bd40;  1 drivers
v0xaf2accfa0_0 .net "S", 0 0, L_0xaf240bdb0;  1 drivers
v0xaf2acd040_0 .net "a", 0 0, L_0xaf2415ae0;  1 drivers
v0xaf2acd0e0_0 .net "b", 0 0, L_0xaf2415b80;  1 drivers
v0xaf2acd180_0 .net "naCin", 0 0, L_0xaf240be90;  1 drivers
v0xaf2acd220_0 .net "nab", 0 0, L_0xaf240be20;  1 drivers
v0xaf2acd2c0_0 .net "nbCin", 0 0, L_0xaf240bf00;  1 drivers
S_0xaf2ac9e00 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9040 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2ac9f80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ac9e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa1e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa1e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2420000/d .functor XOR 1, L_0xaf2415cc0, L_0xaf2415d60, C4<0>, C4<0>;
L_0xaf2420000 .delay 1 (1,1,1) L_0xaf2420000/d;
L_0xaf2420070/d .functor XOR 1, L_0xaf2420000, L_0xaf2415e00, C4<0>, C4<0>;
L_0xaf2420070 .delay 1 (1,1,1) L_0xaf2420070/d;
L_0xaf24200e0/d .functor NAND 1, L_0xaf2415cc0, L_0xaf2415d60, C4<1>, C4<1>;
L_0xaf24200e0 .delay 1 (1,1,1) L_0xaf24200e0/d;
L_0xaf2420150/d .functor NAND 1, L_0xaf2415cc0, L_0xaf2415e00, C4<1>, C4<1>;
L_0xaf2420150 .delay 1 (1,1,1) L_0xaf2420150/d;
L_0xaf24201c0/d .functor NAND 1, L_0xaf2415d60, L_0xaf2415e00, C4<1>, C4<1>;
L_0xaf24201c0 .delay 1 (1,1,1) L_0xaf24201c0/d;
L_0xaf2420230/d .functor NAND 1, L_0xaf24200e0, L_0xaf2420150, L_0xaf24201c0, C4<1>;
L_0xaf2420230 .delay 1 (1,1,1) L_0xaf2420230/d;
v0xaf2acd360_0 .net "Cin", 0 0, L_0xaf2415e00;  1 drivers
v0xaf2acd400_0 .net "Cout", 0 0, L_0xaf2420230;  1 drivers
v0xaf2acd4a0_0 .net "P", 0 0, L_0xaf2420000;  1 drivers
v0xaf2acd540_0 .net "S", 0 0, L_0xaf2420070;  1 drivers
v0xaf2acd5e0_0 .net "a", 0 0, L_0xaf2415cc0;  1 drivers
v0xaf2acd680_0 .net "b", 0 0, L_0xaf2415d60;  1 drivers
v0xaf2acd720_0 .net "naCin", 0 0, L_0xaf2420150;  1 drivers
v0xaf2acd7c0_0 .net "nab", 0 0, L_0xaf24200e0;  1 drivers
v0xaf2acd860_0 .net "nbCin", 0 0, L_0xaf24201c0;  1 drivers
S_0xaf2aca100 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9080 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2aca280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2aca100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa22c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24202a0/d .functor XOR 1, L_0xaf2415ea0, L_0xaf2415f40, C4<0>, C4<0>;
L_0xaf24202a0 .delay 1 (1,1,1) L_0xaf24202a0/d;
L_0xaf2420310/d .functor XOR 1, L_0xaf24202a0, L_0xaf2415fe0, C4<0>, C4<0>;
L_0xaf2420310 .delay 1 (1,1,1) L_0xaf2420310/d;
L_0xaf2420380/d .functor NAND 1, L_0xaf2415ea0, L_0xaf2415f40, C4<1>, C4<1>;
L_0xaf2420380 .delay 1 (1,1,1) L_0xaf2420380/d;
L_0xaf24203f0/d .functor NAND 1, L_0xaf2415ea0, L_0xaf2415fe0, C4<1>, C4<1>;
L_0xaf24203f0 .delay 1 (1,1,1) L_0xaf24203f0/d;
L_0xaf2420460/d .functor NAND 1, L_0xaf2415f40, L_0xaf2415fe0, C4<1>, C4<1>;
L_0xaf2420460 .delay 1 (1,1,1) L_0xaf2420460/d;
L_0xaf24204d0/d .functor NAND 1, L_0xaf2420380, L_0xaf24203f0, L_0xaf2420460, C4<1>;
L_0xaf24204d0 .delay 1 (1,1,1) L_0xaf24204d0/d;
v0xaf2acd900_0 .net "Cin", 0 0, L_0xaf2415fe0;  1 drivers
v0xaf2acd9a0_0 .net "Cout", 0 0, L_0xaf24204d0;  1 drivers
v0xaf2acda40_0 .net "P", 0 0, L_0xaf24202a0;  1 drivers
v0xaf2acdae0_0 .net "S", 0 0, L_0xaf2420310;  1 drivers
v0xaf2acdb80_0 .net "a", 0 0, L_0xaf2415ea0;  1 drivers
v0xaf2acdc20_0 .net "b", 0 0, L_0xaf2415f40;  1 drivers
v0xaf2acdcc0_0 .net "naCin", 0 0, L_0xaf24203f0;  1 drivers
v0xaf2acdd60_0 .net "nab", 0 0, L_0xaf2420380;  1 drivers
v0xaf2acde00_0 .net "nbCin", 0 0, L_0xaf2420460;  1 drivers
S_0xaf2aca400 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa90c0 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2aca580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2aca400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2420540/d .functor XOR 1, L_0xaf2416080, L_0xaf2416120, C4<0>, C4<0>;
L_0xaf2420540 .delay 1 (1,1,1) L_0xaf2420540/d;
L_0xaf24205b0/d .functor XOR 1, L_0xaf2420540, L_0xaf24161c0, C4<0>, C4<0>;
L_0xaf24205b0 .delay 1 (1,1,1) L_0xaf24205b0/d;
L_0xaf2420620/d .functor NAND 1, L_0xaf2416080, L_0xaf2416120, C4<1>, C4<1>;
L_0xaf2420620 .delay 1 (1,1,1) L_0xaf2420620/d;
L_0xaf2420690/d .functor NAND 1, L_0xaf2416080, L_0xaf24161c0, C4<1>, C4<1>;
L_0xaf2420690 .delay 1 (1,1,1) L_0xaf2420690/d;
L_0xaf2420700/d .functor NAND 1, L_0xaf2416120, L_0xaf24161c0, C4<1>, C4<1>;
L_0xaf2420700 .delay 1 (1,1,1) L_0xaf2420700/d;
L_0xaf2420770/d .functor NAND 1, L_0xaf2420620, L_0xaf2420690, L_0xaf2420700, C4<1>;
L_0xaf2420770 .delay 1 (1,1,1) L_0xaf2420770/d;
v0xaf2acdea0_0 .net "Cin", 0 0, L_0xaf24161c0;  1 drivers
v0xaf2acdf40_0 .net "Cout", 0 0, L_0xaf2420770;  1 drivers
v0xaf2acdfe0_0 .net "P", 0 0, L_0xaf2420540;  1 drivers
v0xaf2ace080_0 .net "S", 0 0, L_0xaf24205b0;  1 drivers
v0xaf2ace120_0 .net "a", 0 0, L_0xaf2416080;  1 drivers
v0xaf2ace1c0_0 .net "b", 0 0, L_0xaf2416120;  1 drivers
v0xaf2ace260_0 .net "naCin", 0 0, L_0xaf2420690;  1 drivers
v0xaf2ace300_0 .net "nab", 0 0, L_0xaf2420620;  1 drivers
v0xaf2ace3a0_0 .net "nbCin", 0 0, L_0xaf2420700;  1 drivers
S_0xaf2aca700 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9100 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2aca880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2aca700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa23c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24207e0/d .functor XOR 1, L_0xaf2416260, L_0xaf2416300, C4<0>, C4<0>;
L_0xaf24207e0 .delay 1 (1,1,1) L_0xaf24207e0/d;
L_0xaf2420850/d .functor XOR 1, L_0xaf24207e0, L_0xaf24163a0, C4<0>, C4<0>;
L_0xaf2420850 .delay 1 (1,1,1) L_0xaf2420850/d;
L_0xaf24208c0/d .functor NAND 1, L_0xaf2416260, L_0xaf2416300, C4<1>, C4<1>;
L_0xaf24208c0 .delay 1 (1,1,1) L_0xaf24208c0/d;
L_0xaf2420930/d .functor NAND 1, L_0xaf2416260, L_0xaf24163a0, C4<1>, C4<1>;
L_0xaf2420930 .delay 1 (1,1,1) L_0xaf2420930/d;
L_0xaf24209a0/d .functor NAND 1, L_0xaf2416300, L_0xaf24163a0, C4<1>, C4<1>;
L_0xaf24209a0 .delay 1 (1,1,1) L_0xaf24209a0/d;
L_0xaf2420a10/d .functor NAND 1, L_0xaf24208c0, L_0xaf2420930, L_0xaf24209a0, C4<1>;
L_0xaf2420a10 .delay 1 (1,1,1) L_0xaf2420a10/d;
v0xaf2ace440_0 .net "Cin", 0 0, L_0xaf24163a0;  1 drivers
v0xaf2ace4e0_0 .net "Cout", 0 0, L_0xaf2420a10;  1 drivers
v0xaf2ace580_0 .net "P", 0 0, L_0xaf24207e0;  1 drivers
v0xaf2ace620_0 .net "S", 0 0, L_0xaf2420850;  1 drivers
v0xaf2ace6c0_0 .net "a", 0 0, L_0xaf2416260;  1 drivers
v0xaf2ace760_0 .net "b", 0 0, L_0xaf2416300;  1 drivers
v0xaf2ace800_0 .net "naCin", 0 0, L_0xaf2420930;  1 drivers
v0xaf2ace8a0_0 .net "nab", 0 0, L_0xaf24208c0;  1 drivers
v0xaf2ace940_0 .net "nbCin", 0 0, L_0xaf24209a0;  1 drivers
S_0xaf2acaa00 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9140 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2acab80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acaa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2420a80/d .functor XOR 1, L_0xaf2416440, L_0xaf24164e0, C4<0>, C4<0>;
L_0xaf2420a80 .delay 1 (1,1,1) L_0xaf2420a80/d;
L_0xaf2420af0/d .functor XOR 1, L_0xaf2420a80, L_0xaf2416580, C4<0>, C4<0>;
L_0xaf2420af0 .delay 1 (1,1,1) L_0xaf2420af0/d;
L_0xaf2420b60/d .functor NAND 1, L_0xaf2416440, L_0xaf24164e0, C4<1>, C4<1>;
L_0xaf2420b60 .delay 1 (1,1,1) L_0xaf2420b60/d;
L_0xaf2420bd0/d .functor NAND 1, L_0xaf2416440, L_0xaf2416580, C4<1>, C4<1>;
L_0xaf2420bd0 .delay 1 (1,1,1) L_0xaf2420bd0/d;
L_0xaf2420c40/d .functor NAND 1, L_0xaf24164e0, L_0xaf2416580, C4<1>, C4<1>;
L_0xaf2420c40 .delay 1 (1,1,1) L_0xaf2420c40/d;
L_0xaf2420cb0/d .functor NAND 1, L_0xaf2420b60, L_0xaf2420bd0, L_0xaf2420c40, C4<1>;
L_0xaf2420cb0 .delay 1 (1,1,1) L_0xaf2420cb0/d;
v0xaf2ace9e0_0 .net "Cin", 0 0, L_0xaf2416580;  1 drivers
v0xaf2acea80_0 .net "Cout", 0 0, L_0xaf2420cb0;  1 drivers
v0xaf2aceb20_0 .net "P", 0 0, L_0xaf2420a80;  1 drivers
v0xaf2acebc0_0 .net "S", 0 0, L_0xaf2420af0;  1 drivers
v0xaf2acec60_0 .net "a", 0 0, L_0xaf2416440;  1 drivers
v0xaf2aced00_0 .net "b", 0 0, L_0xaf24164e0;  1 drivers
v0xaf2aceda0_0 .net "naCin", 0 0, L_0xaf2420bd0;  1 drivers
v0xaf2acee40_0 .net "nab", 0 0, L_0xaf2420b60;  1 drivers
v0xaf2aceee0_0 .net "nbCin", 0 0, L_0xaf2420c40;  1 drivers
S_0xaf2acad00 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9180 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2acae80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa24c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2420d20/d .functor XOR 1, L_0xaf2416620, L_0xaf24166c0, C4<0>, C4<0>;
L_0xaf2420d20 .delay 1 (1,1,1) L_0xaf2420d20/d;
L_0xaf2420d90/d .functor XOR 1, L_0xaf2420d20, L_0xaf2416760, C4<0>, C4<0>;
L_0xaf2420d90 .delay 1 (1,1,1) L_0xaf2420d90/d;
L_0xaf2420e00/d .functor NAND 1, L_0xaf2416620, L_0xaf24166c0, C4<1>, C4<1>;
L_0xaf2420e00 .delay 1 (1,1,1) L_0xaf2420e00/d;
L_0xaf2420e70/d .functor NAND 1, L_0xaf2416620, L_0xaf2416760, C4<1>, C4<1>;
L_0xaf2420e70 .delay 1 (1,1,1) L_0xaf2420e70/d;
L_0xaf2420ee0/d .functor NAND 1, L_0xaf24166c0, L_0xaf2416760, C4<1>, C4<1>;
L_0xaf2420ee0 .delay 1 (1,1,1) L_0xaf2420ee0/d;
L_0xaf2420f50/d .functor NAND 1, L_0xaf2420e00, L_0xaf2420e70, L_0xaf2420ee0, C4<1>;
L_0xaf2420f50 .delay 1 (1,1,1) L_0xaf2420f50/d;
v0xaf2acef80_0 .net "Cin", 0 0, L_0xaf2416760;  1 drivers
v0xaf2acf020_0 .net "Cout", 0 0, L_0xaf2420f50;  1 drivers
v0xaf2acf0c0_0 .net "P", 0 0, L_0xaf2420d20;  1 drivers
v0xaf2acf160_0 .net "S", 0 0, L_0xaf2420d90;  1 drivers
v0xaf2acf200_0 .net "a", 0 0, L_0xaf2416620;  1 drivers
v0xaf2acf2a0_0 .net "b", 0 0, L_0xaf24166c0;  1 drivers
v0xaf2acf340_0 .net "naCin", 0 0, L_0xaf2420e70;  1 drivers
v0xaf2acf3e0_0 .net "nab", 0 0, L_0xaf2420e00;  1 drivers
v0xaf2acf480_0 .net "nbCin", 0 0, L_0xaf2420ee0;  1 drivers
S_0xaf2acb000 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa91c0 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2acb180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acb000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2420fc0/d .functor XOR 1, L_0xaf2416800, L_0xaf24168a0, C4<0>, C4<0>;
L_0xaf2420fc0 .delay 1 (1,1,1) L_0xaf2420fc0/d;
L_0xaf2421030/d .functor XOR 1, L_0xaf2420fc0, L_0xaf2416940, C4<0>, C4<0>;
L_0xaf2421030 .delay 1 (1,1,1) L_0xaf2421030/d;
L_0xaf24210a0/d .functor NAND 1, L_0xaf2416800, L_0xaf24168a0, C4<1>, C4<1>;
L_0xaf24210a0 .delay 1 (1,1,1) L_0xaf24210a0/d;
L_0xaf2421110/d .functor NAND 1, L_0xaf2416800, L_0xaf2416940, C4<1>, C4<1>;
L_0xaf2421110 .delay 1 (1,1,1) L_0xaf2421110/d;
L_0xaf2421180/d .functor NAND 1, L_0xaf24168a0, L_0xaf2416940, C4<1>, C4<1>;
L_0xaf2421180 .delay 1 (1,1,1) L_0xaf2421180/d;
L_0xaf24211f0/d .functor NAND 1, L_0xaf24210a0, L_0xaf2421110, L_0xaf2421180, C4<1>;
L_0xaf24211f0 .delay 1 (1,1,1) L_0xaf24211f0/d;
v0xaf2acf520_0 .net "Cin", 0 0, L_0xaf2416940;  1 drivers
v0xaf2acf5c0_0 .net "Cout", 0 0, L_0xaf24211f0;  1 drivers
v0xaf2acf660_0 .net "P", 0 0, L_0xaf2420fc0;  1 drivers
v0xaf2acf700_0 .net "S", 0 0, L_0xaf2421030;  1 drivers
v0xaf2acf7a0_0 .net "a", 0 0, L_0xaf2416800;  1 drivers
v0xaf2acf840_0 .net "b", 0 0, L_0xaf24168a0;  1 drivers
v0xaf2acf8e0_0 .net "naCin", 0 0, L_0xaf2421110;  1 drivers
v0xaf2acf980_0 .net "nab", 0 0, L_0xaf24210a0;  1 drivers
v0xaf2acfa20_0 .net "nbCin", 0 0, L_0xaf2421180;  1 drivers
S_0xaf2acb300 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2abeb80;
 .timescale -9 -9;
P_0xaf2aa9200 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2acb480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acb300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa25c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2421260/d .functor XOR 1, L_0xaf24169e0, L_0xaf2416a80, C4<0>, C4<0>;
L_0xaf2421260 .delay 1 (1,1,1) L_0xaf2421260/d;
L_0xaf24212d0/d .functor XOR 1, L_0xaf2421260, L_0xaf2416b20, C4<0>, C4<0>;
L_0xaf24212d0 .delay 1 (1,1,1) L_0xaf24212d0/d;
L_0xaf2421340/d .functor NAND 1, L_0xaf24169e0, L_0xaf2416a80, C4<1>, C4<1>;
L_0xaf2421340 .delay 1 (1,1,1) L_0xaf2421340/d;
L_0xaf24213b0/d .functor NAND 1, L_0xaf24169e0, L_0xaf2416b20, C4<1>, C4<1>;
L_0xaf24213b0 .delay 1 (1,1,1) L_0xaf24213b0/d;
L_0xaf2421420/d .functor NAND 1, L_0xaf2416a80, L_0xaf2416b20, C4<1>, C4<1>;
L_0xaf2421420 .delay 1 (1,1,1) L_0xaf2421420/d;
L_0xaf2421490/d .functor NAND 1, L_0xaf2421340, L_0xaf24213b0, L_0xaf2421420, C4<1>;
L_0xaf2421490 .delay 1 (1,1,1) L_0xaf2421490/d;
v0xaf2acfac0_0 .net "Cin", 0 0, L_0xaf2416b20;  1 drivers
v0xaf2acfb60_0 .net "Cout", 0 0, L_0xaf2421490;  1 drivers
v0xaf2acfc00_0 .net "P", 0 0, L_0xaf2421260;  1 drivers
v0xaf2acfca0_0 .net "S", 0 0, L_0xaf24212d0;  1 drivers
v0xaf2acfd40_0 .net "a", 0 0, L_0xaf24169e0;  1 drivers
v0xaf2acfde0_0 .net "b", 0 0, L_0xaf2416a80;  1 drivers
v0xaf2acfe80_0 .net "naCin", 0 0, L_0xaf24213b0;  1 drivers
v0xaf2acff20_0 .net "nab", 0 0, L_0xaf2421340;  1 drivers
v0xaf2ad0000_0 .net "nbCin", 0 0, L_0xaf2421420;  1 drivers
S_0xaf2acb600 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2abeb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2421500/d .functor XOR 1, L_0xaf2416bc0, L_0xaf2416c60, C4<0>, C4<0>;
L_0xaf2421500 .delay 1 (1,1,1) L_0xaf2421500/d;
L_0xaf2421570/d .functor XOR 1, L_0xaf2421500, v0xaf2ad0be0_0, C4<0>, C4<0>;
L_0xaf2421570 .delay 1 (1,1,1) L_0xaf2421570/d;
L_0xaf24215e0/d .functor NAND 1, L_0xaf2416bc0, L_0xaf2416c60, C4<1>, C4<1>;
L_0xaf24215e0 .delay 1 (1,1,1) L_0xaf24215e0/d;
L_0xaf2421650/d .functor NAND 1, L_0xaf2416bc0, v0xaf2ad0be0_0, C4<1>, C4<1>;
L_0xaf2421650 .delay 1 (1,1,1) L_0xaf2421650/d;
L_0xaf24216c0/d .functor NAND 1, L_0xaf2416c60, v0xaf2ad0be0_0, C4<1>, C4<1>;
L_0xaf24216c0 .delay 1 (1,1,1) L_0xaf24216c0/d;
L_0xaf2421730/d .functor NAND 1, L_0xaf24215e0, L_0xaf2421650, L_0xaf24216c0, C4<1>;
L_0xaf2421730 .delay 1 (1,1,1) L_0xaf2421730/d;
v0xaf2ad00a0_0 .net "Cin", 0 0, v0xaf2ad0be0_0;  alias, 1 drivers
v0xaf2ad0140_0 .net "Cout", 0 0, L_0xaf2421730;  1 drivers
v0xaf2ad01e0_0 .net "P", 0 0, L_0xaf2421500;  1 drivers
v0xaf2ad0280_0 .net "S", 0 0, L_0xaf2421570;  1 drivers
v0xaf2ad0320_0 .net "a", 0 0, L_0xaf2416bc0;  1 drivers
v0xaf2ad03c0_0 .net "b", 0 0, L_0xaf2416c60;  1 drivers
v0xaf2ad0460_0 .net "naCin", 0 0, L_0xaf2421650;  1 drivers
v0xaf2ad0500_0 .net "nab", 0 0, L_0xaf24215e0;  1 drivers
v0xaf2ad05a0_0 .net "nbCin", 0 0, L_0xaf24216c0;  1 drivers
S_0xaf2acb780 .scope generate, "WIDTH_TEST[26]" "WIDTH_TEST[26]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aa9280 .param/l "w" 1 3 21, +C4<011010>;
v0xaf2ae2620_0 .var "A", 25 0;
v0xaf2ae26c0_0 .var "B", 25 0;
v0xaf2ae2760_0 .var "Cin", 0 0;
v0xaf2ae2800_0 .net "Cout", 0 0, L_0xaf2429e00;  1 drivers
v0xaf2ae28a0_0 .net "P", 25 0, L_0xaf3162da0;  1 drivers
v0xaf2ae2940_0 .net "S", 25 0, L_0xaf3162e40;  1 drivers
v0xaf2ae29e0_0 .var "expected_sum", 26 0;
S_0xaf2acb900 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2acb780;
 .timescale -9 -9;
    .port_info 0 /INPUT 26 "A";
    .port_info 1 /INPUT 26 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 26 "P";
    .port_info 5 /OUTPUT 26 "S";
P_0xaf2aa92c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000011010>;
v0xaf2ae21c0_0 .net "A", 25 0, v0xaf2ae2620_0;  1 drivers
v0xaf2ae2260_0 .net "B", 25 0, v0xaf2ae26c0_0;  1 drivers
v0xaf2ae2300_0 .net "C", 25 0, L_0xaf3162d00;  1 drivers
v0xaf2ae23a0_0 .net "Cin", 0 0, v0xaf2ae2760_0;  1 drivers
v0xaf2ae2440_0 .net "Cout", 0 0, L_0xaf2429e00;  alias, 1 drivers
v0xaf2ae24e0_0 .net "P", 25 0, L_0xaf3162da0;  alias, 1 drivers
v0xaf2ae2580_0 .net "S", 25 0, L_0xaf3162e40;  alias, 1 drivers
L_0xaf2416da0 .part v0xaf2ae2620_0, 1, 1;
L_0xaf2416e40 .part v0xaf2ae26c0_0, 1, 1;
L_0xaf2416ee0 .part L_0xaf3162d00, 0, 1;
L_0xaf2416f80 .part v0xaf2ae2620_0, 2, 1;
L_0xaf2417020 .part v0xaf2ae26c0_0, 2, 1;
L_0xaf24170c0 .part L_0xaf3162d00, 1, 1;
L_0xaf2417160 .part v0xaf2ae2620_0, 3, 1;
L_0xaf2417200 .part v0xaf2ae26c0_0, 3, 1;
L_0xaf24172a0 .part L_0xaf3162d00, 2, 1;
L_0xaf2417340 .part v0xaf2ae2620_0, 4, 1;
L_0xaf24173e0 .part v0xaf2ae26c0_0, 4, 1;
L_0xaf2417480 .part L_0xaf3162d00, 3, 1;
L_0xaf2417520 .part v0xaf2ae2620_0, 5, 1;
L_0xaf24175c0 .part v0xaf2ae26c0_0, 5, 1;
L_0xaf2417660 .part L_0xaf3162d00, 4, 1;
L_0xaf2417700 .part v0xaf2ae2620_0, 6, 1;
L_0xaf24177a0 .part v0xaf2ae26c0_0, 6, 1;
L_0xaf24178e0 .part L_0xaf3162d00, 5, 1;
L_0xaf2417980 .part v0xaf2ae2620_0, 7, 1;
L_0xaf2417a20 .part v0xaf2ae26c0_0, 7, 1;
L_0xaf2417ac0 .part L_0xaf3162d00, 6, 1;
L_0xaf2417840 .part v0xaf2ae2620_0, 8, 1;
L_0xaf2417b60 .part v0xaf2ae26c0_0, 8, 1;
L_0xaf2417c00 .part L_0xaf3162d00, 7, 1;
L_0xaf2417ca0 .part v0xaf2ae2620_0, 9, 1;
L_0xaf2417d40 .part v0xaf2ae26c0_0, 9, 1;
L_0xaf2417de0 .part L_0xaf3162d00, 8, 1;
L_0xaf2417e80 .part v0xaf2ae2620_0, 10, 1;
L_0xaf2417f20 .part v0xaf2ae26c0_0, 10, 1;
L_0xaf2428000 .part L_0xaf3162d00, 9, 1;
L_0xaf24280a0 .part v0xaf2ae2620_0, 11, 1;
L_0xaf2428140 .part v0xaf2ae26c0_0, 11, 1;
L_0xaf24281e0 .part L_0xaf3162d00, 10, 1;
L_0xaf2428280 .part v0xaf2ae2620_0, 12, 1;
L_0xaf2428320 .part v0xaf2ae26c0_0, 12, 1;
L_0xaf24283c0 .part L_0xaf3162d00, 11, 1;
L_0xaf2428460 .part v0xaf2ae2620_0, 13, 1;
L_0xaf2428500 .part v0xaf2ae26c0_0, 13, 1;
L_0xaf24285a0 .part L_0xaf3162d00, 12, 1;
L_0xaf2428640 .part v0xaf2ae2620_0, 14, 1;
L_0xaf24286e0 .part v0xaf2ae26c0_0, 14, 1;
L_0xaf2428780 .part L_0xaf3162d00, 13, 1;
L_0xaf2428820 .part v0xaf2ae2620_0, 15, 1;
L_0xaf24288c0 .part v0xaf2ae26c0_0, 15, 1;
L_0xaf2428960 .part L_0xaf3162d00, 14, 1;
L_0xaf2428a00 .part v0xaf2ae2620_0, 16, 1;
L_0xaf2428aa0 .part v0xaf2ae26c0_0, 16, 1;
L_0xaf2428b40 .part L_0xaf3162d00, 15, 1;
L_0xaf2428be0 .part v0xaf2ae2620_0, 17, 1;
L_0xaf2428c80 .part v0xaf2ae26c0_0, 17, 1;
L_0xaf2428d20 .part L_0xaf3162d00, 16, 1;
L_0xaf2428dc0 .part v0xaf2ae2620_0, 18, 1;
L_0xaf2428e60 .part v0xaf2ae26c0_0, 18, 1;
L_0xaf2428f00 .part L_0xaf3162d00, 17, 1;
L_0xaf2428fa0 .part v0xaf2ae2620_0, 19, 1;
L_0xaf2429040 .part v0xaf2ae26c0_0, 19, 1;
L_0xaf24290e0 .part L_0xaf3162d00, 18, 1;
L_0xaf2429180 .part v0xaf2ae2620_0, 20, 1;
L_0xaf2429220 .part v0xaf2ae26c0_0, 20, 1;
L_0xaf24292c0 .part L_0xaf3162d00, 19, 1;
L_0xaf2429360 .part v0xaf2ae2620_0, 21, 1;
L_0xaf2429400 .part v0xaf2ae26c0_0, 21, 1;
L_0xaf24294a0 .part L_0xaf3162d00, 20, 1;
L_0xaf2429540 .part v0xaf2ae2620_0, 22, 1;
L_0xaf24295e0 .part v0xaf2ae26c0_0, 22, 1;
L_0xaf2429680 .part L_0xaf3162d00, 21, 1;
L_0xaf2429720 .part v0xaf2ae2620_0, 23, 1;
L_0xaf24297c0 .part v0xaf2ae26c0_0, 23, 1;
L_0xaf2429860 .part L_0xaf3162d00, 22, 1;
L_0xaf2429900 .part v0xaf2ae2620_0, 24, 1;
L_0xaf24299a0 .part v0xaf2ae26c0_0, 24, 1;
L_0xaf2429a40 .part L_0xaf3162d00, 23, 1;
L_0xaf2429ae0 .part v0xaf2ae2620_0, 25, 1;
L_0xaf2429b80 .part v0xaf2ae26c0_0, 25, 1;
L_0xaf2429c20 .part L_0xaf3162d00, 24, 1;
L_0xaf2429cc0 .part v0xaf2ae2620_0, 0, 1;
L_0xaf2429d60 .part v0xaf2ae26c0_0, 0, 1;
LS_0xaf3162d00_0_0 .concat8 [ 1 1 1 1], L_0xaf2431b90, L_0xaf24219d0, L_0xaf2421c70, L_0xaf2421f10;
LS_0xaf3162d00_0_4 .concat8 [ 1 1 1 1], L_0xaf24221b0, L_0xaf2422450, L_0xaf24226f0, L_0xaf2422990;
LS_0xaf3162d00_0_8 .concat8 [ 1 1 1 1], L_0xaf2422c30, L_0xaf2422ed0, L_0xaf2423170, L_0xaf2423410;
LS_0xaf3162d00_0_12 .concat8 [ 1 1 1 1], L_0xaf24236b0, L_0xaf2423950, L_0xaf2423bf0, L_0xaf2423e90;
LS_0xaf3162d00_0_16 .concat8 [ 1 1 1 1], L_0xaf2430150, L_0xaf24303f0, L_0xaf2430690, L_0xaf2430930;
LS_0xaf3162d00_0_20 .concat8 [ 1 1 1 1], L_0xaf2430bd0, L_0xaf2430e70, L_0xaf2431110, L_0xaf24313b0;
LS_0xaf3162d00_0_24 .concat8 [ 1 1 0 0], L_0xaf2431650, L_0xaf24318f0;
LS_0xaf3162d00_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162d00_0_0, LS_0xaf3162d00_0_4, LS_0xaf3162d00_0_8, LS_0xaf3162d00_0_12;
LS_0xaf3162d00_1_4 .concat8 [ 4 4 2 0], LS_0xaf3162d00_0_16, LS_0xaf3162d00_0_20, LS_0xaf3162d00_0_24;
L_0xaf3162d00 .concat8 [ 16 10 0 0], LS_0xaf3162d00_1_0, LS_0xaf3162d00_1_4;
LS_0xaf3162da0_0_0 .concat8 [ 1 1 1 1], L_0xaf2431960, L_0xaf24217a0, L_0xaf2421a40, L_0xaf2421ce0;
LS_0xaf3162da0_0_4 .concat8 [ 1 1 1 1], L_0xaf2421f80, L_0xaf2422220, L_0xaf24224c0, L_0xaf2422760;
LS_0xaf3162da0_0_8 .concat8 [ 1 1 1 1], L_0xaf2422a00, L_0xaf2422ca0, L_0xaf2422f40, L_0xaf24231e0;
LS_0xaf3162da0_0_12 .concat8 [ 1 1 1 1], L_0xaf2423480, L_0xaf2423720, L_0xaf24239c0, L_0xaf2423c60;
LS_0xaf3162da0_0_16 .concat8 [ 1 1 1 1], L_0xaf2423f00, L_0xaf24301c0, L_0xaf2430460, L_0xaf2430700;
LS_0xaf3162da0_0_20 .concat8 [ 1 1 1 1], L_0xaf24309a0, L_0xaf2430c40, L_0xaf2430ee0, L_0xaf2431180;
LS_0xaf3162da0_0_24 .concat8 [ 1 1 0 0], L_0xaf2431420, L_0xaf24316c0;
LS_0xaf3162da0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162da0_0_0, LS_0xaf3162da0_0_4, LS_0xaf3162da0_0_8, LS_0xaf3162da0_0_12;
LS_0xaf3162da0_1_4 .concat8 [ 4 4 2 0], LS_0xaf3162da0_0_16, LS_0xaf3162da0_0_20, LS_0xaf3162da0_0_24;
L_0xaf3162da0 .concat8 [ 16 10 0 0], LS_0xaf3162da0_1_0, LS_0xaf3162da0_1_4;
LS_0xaf3162e40_0_0 .concat8 [ 1 1 1 1], L_0xaf24319d0, L_0xaf2421810, L_0xaf2421ab0, L_0xaf2421d50;
LS_0xaf3162e40_0_4 .concat8 [ 1 1 1 1], L_0xaf2421ff0, L_0xaf2422290, L_0xaf2422530, L_0xaf24227d0;
LS_0xaf3162e40_0_8 .concat8 [ 1 1 1 1], L_0xaf2422a70, L_0xaf2422d10, L_0xaf2422fb0, L_0xaf2423250;
LS_0xaf3162e40_0_12 .concat8 [ 1 1 1 1], L_0xaf24234f0, L_0xaf2423790, L_0xaf2423a30, L_0xaf2423cd0;
LS_0xaf3162e40_0_16 .concat8 [ 1 1 1 1], L_0xaf2423f70, L_0xaf2430230, L_0xaf24304d0, L_0xaf2430770;
LS_0xaf3162e40_0_20 .concat8 [ 1 1 1 1], L_0xaf2430a10, L_0xaf2430cb0, L_0xaf2430f50, L_0xaf24311f0;
LS_0xaf3162e40_0_24 .concat8 [ 1 1 0 0], L_0xaf2431490, L_0xaf2431730;
LS_0xaf3162e40_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162e40_0_0, LS_0xaf3162e40_0_4, LS_0xaf3162e40_0_8, LS_0xaf3162e40_0_12;
LS_0xaf3162e40_1_4 .concat8 [ 4 4 2 0], LS_0xaf3162e40_0_16, LS_0xaf3162e40_0_20, LS_0xaf3162e40_0_24;
L_0xaf3162e40 .concat8 [ 16 10 0 0], LS_0xaf3162e40_1_0, LS_0xaf3162e40_1_4;
L_0xaf2429e00 .part L_0xaf3162d00, 25, 1;
S_0xaf2acba80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9300 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2acbc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acba80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa26c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24217a0/d .functor XOR 1, L_0xaf2416da0, L_0xaf2416e40, C4<0>, C4<0>;
L_0xaf24217a0 .delay 1 (1,1,1) L_0xaf24217a0/d;
L_0xaf2421810/d .functor XOR 1, L_0xaf24217a0, L_0xaf2416ee0, C4<0>, C4<0>;
L_0xaf2421810 .delay 1 (1,1,1) L_0xaf2421810/d;
L_0xaf2421880/d .functor NAND 1, L_0xaf2416da0, L_0xaf2416e40, C4<1>, C4<1>;
L_0xaf2421880 .delay 1 (1,1,1) L_0xaf2421880/d;
L_0xaf24218f0/d .functor NAND 1, L_0xaf2416da0, L_0xaf2416ee0, C4<1>, C4<1>;
L_0xaf24218f0 .delay 1 (1,1,1) L_0xaf24218f0/d;
L_0xaf2421960/d .functor NAND 1, L_0xaf2416e40, L_0xaf2416ee0, C4<1>, C4<1>;
L_0xaf2421960 .delay 1 (1,1,1) L_0xaf2421960/d;
L_0xaf24219d0/d .functor NAND 1, L_0xaf2421880, L_0xaf24218f0, L_0xaf2421960, C4<1>;
L_0xaf24219d0 .delay 1 (1,1,1) L_0xaf24219d0/d;
v0xaf2ad0f00_0 .net "Cin", 0 0, L_0xaf2416ee0;  1 drivers
v0xaf2ad0fa0_0 .net "Cout", 0 0, L_0xaf24219d0;  1 drivers
v0xaf2ad1040_0 .net "P", 0 0, L_0xaf24217a0;  1 drivers
v0xaf2ad10e0_0 .net "S", 0 0, L_0xaf2421810;  1 drivers
v0xaf2ad1180_0 .net "a", 0 0, L_0xaf2416da0;  1 drivers
v0xaf2ad1220_0 .net "b", 0 0, L_0xaf2416e40;  1 drivers
v0xaf2ad12c0_0 .net "naCin", 0 0, L_0xaf24218f0;  1 drivers
v0xaf2ad1360_0 .net "nab", 0 0, L_0xaf2421880;  1 drivers
v0xaf2ad1400_0 .net "nbCin", 0 0, L_0xaf2421960;  1 drivers
S_0xaf2acbd80 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9340 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2ad4000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2acbd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2421a40/d .functor XOR 1, L_0xaf2416f80, L_0xaf2417020, C4<0>, C4<0>;
L_0xaf2421a40 .delay 1 (1,1,1) L_0xaf2421a40/d;
L_0xaf2421ab0/d .functor XOR 1, L_0xaf2421a40, L_0xaf24170c0, C4<0>, C4<0>;
L_0xaf2421ab0 .delay 1 (1,1,1) L_0xaf2421ab0/d;
L_0xaf2421b20/d .functor NAND 1, L_0xaf2416f80, L_0xaf2417020, C4<1>, C4<1>;
L_0xaf2421b20 .delay 1 (1,1,1) L_0xaf2421b20/d;
L_0xaf2421b90/d .functor NAND 1, L_0xaf2416f80, L_0xaf24170c0, C4<1>, C4<1>;
L_0xaf2421b90 .delay 1 (1,1,1) L_0xaf2421b90/d;
L_0xaf2421c00/d .functor NAND 1, L_0xaf2417020, L_0xaf24170c0, C4<1>, C4<1>;
L_0xaf2421c00 .delay 1 (1,1,1) L_0xaf2421c00/d;
L_0xaf2421c70/d .functor NAND 1, L_0xaf2421b20, L_0xaf2421b90, L_0xaf2421c00, C4<1>;
L_0xaf2421c70 .delay 1 (1,1,1) L_0xaf2421c70/d;
v0xaf2ad14a0_0 .net "Cin", 0 0, L_0xaf24170c0;  1 drivers
v0xaf2ad1540_0 .net "Cout", 0 0, L_0xaf2421c70;  1 drivers
v0xaf2ad15e0_0 .net "P", 0 0, L_0xaf2421a40;  1 drivers
v0xaf2ad1680_0 .net "S", 0 0, L_0xaf2421ab0;  1 drivers
v0xaf2ad1720_0 .net "a", 0 0, L_0xaf2416f80;  1 drivers
v0xaf2ad17c0_0 .net "b", 0 0, L_0xaf2417020;  1 drivers
v0xaf2ad1860_0 .net "naCin", 0 0, L_0xaf2421b90;  1 drivers
v0xaf2ad1900_0 .net "nab", 0 0, L_0xaf2421b20;  1 drivers
v0xaf2ad19a0_0 .net "nbCin", 0 0, L_0xaf2421c00;  1 drivers
S_0xaf2ad4180 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9380 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2ad4300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad4180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa27c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2421ce0/d .functor XOR 1, L_0xaf2417160, L_0xaf2417200, C4<0>, C4<0>;
L_0xaf2421ce0 .delay 1 (1,1,1) L_0xaf2421ce0/d;
L_0xaf2421d50/d .functor XOR 1, L_0xaf2421ce0, L_0xaf24172a0, C4<0>, C4<0>;
L_0xaf2421d50 .delay 1 (1,1,1) L_0xaf2421d50/d;
L_0xaf2421dc0/d .functor NAND 1, L_0xaf2417160, L_0xaf2417200, C4<1>, C4<1>;
L_0xaf2421dc0 .delay 1 (1,1,1) L_0xaf2421dc0/d;
L_0xaf2421e30/d .functor NAND 1, L_0xaf2417160, L_0xaf24172a0, C4<1>, C4<1>;
L_0xaf2421e30 .delay 1 (1,1,1) L_0xaf2421e30/d;
L_0xaf2421ea0/d .functor NAND 1, L_0xaf2417200, L_0xaf24172a0, C4<1>, C4<1>;
L_0xaf2421ea0 .delay 1 (1,1,1) L_0xaf2421ea0/d;
L_0xaf2421f10/d .functor NAND 1, L_0xaf2421dc0, L_0xaf2421e30, L_0xaf2421ea0, C4<1>;
L_0xaf2421f10 .delay 1 (1,1,1) L_0xaf2421f10/d;
v0xaf2ad1a40_0 .net "Cin", 0 0, L_0xaf24172a0;  1 drivers
v0xaf2ad1ae0_0 .net "Cout", 0 0, L_0xaf2421f10;  1 drivers
v0xaf2ad1b80_0 .net "P", 0 0, L_0xaf2421ce0;  1 drivers
v0xaf2ad1c20_0 .net "S", 0 0, L_0xaf2421d50;  1 drivers
v0xaf2ad1cc0_0 .net "a", 0 0, L_0xaf2417160;  1 drivers
v0xaf2ad1d60_0 .net "b", 0 0, L_0xaf2417200;  1 drivers
v0xaf2ad1e00_0 .net "naCin", 0 0, L_0xaf2421e30;  1 drivers
v0xaf2ad1ea0_0 .net "nab", 0 0, L_0xaf2421dc0;  1 drivers
v0xaf2ad1f40_0 .net "nbCin", 0 0, L_0xaf2421ea0;  1 drivers
S_0xaf2ad4480 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa93c0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2ad4600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad4480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2421f80/d .functor XOR 1, L_0xaf2417340, L_0xaf24173e0, C4<0>, C4<0>;
L_0xaf2421f80 .delay 1 (1,1,1) L_0xaf2421f80/d;
L_0xaf2421ff0/d .functor XOR 1, L_0xaf2421f80, L_0xaf2417480, C4<0>, C4<0>;
L_0xaf2421ff0 .delay 1 (1,1,1) L_0xaf2421ff0/d;
L_0xaf2422060/d .functor NAND 1, L_0xaf2417340, L_0xaf24173e0, C4<1>, C4<1>;
L_0xaf2422060 .delay 1 (1,1,1) L_0xaf2422060/d;
L_0xaf24220d0/d .functor NAND 1, L_0xaf2417340, L_0xaf2417480, C4<1>, C4<1>;
L_0xaf24220d0 .delay 1 (1,1,1) L_0xaf24220d0/d;
L_0xaf2422140/d .functor NAND 1, L_0xaf24173e0, L_0xaf2417480, C4<1>, C4<1>;
L_0xaf2422140 .delay 1 (1,1,1) L_0xaf2422140/d;
L_0xaf24221b0/d .functor NAND 1, L_0xaf2422060, L_0xaf24220d0, L_0xaf2422140, C4<1>;
L_0xaf24221b0 .delay 1 (1,1,1) L_0xaf24221b0/d;
v0xaf2ad1fe0_0 .net "Cin", 0 0, L_0xaf2417480;  1 drivers
v0xaf2ad2080_0 .net "Cout", 0 0, L_0xaf24221b0;  1 drivers
v0xaf2ad2120_0 .net "P", 0 0, L_0xaf2421f80;  1 drivers
v0xaf2ad21c0_0 .net "S", 0 0, L_0xaf2421ff0;  1 drivers
v0xaf2ad2260_0 .net "a", 0 0, L_0xaf2417340;  1 drivers
v0xaf2ad2300_0 .net "b", 0 0, L_0xaf24173e0;  1 drivers
v0xaf2ad23a0_0 .net "naCin", 0 0, L_0xaf24220d0;  1 drivers
v0xaf2ad2440_0 .net "nab", 0 0, L_0xaf2422060;  1 drivers
v0xaf2ad24e0_0 .net "nbCin", 0 0, L_0xaf2422140;  1 drivers
S_0xaf2ad4780 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9440 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2ad4900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad4780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa28c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2422220/d .functor XOR 1, L_0xaf2417520, L_0xaf24175c0, C4<0>, C4<0>;
L_0xaf2422220 .delay 1 (1,1,1) L_0xaf2422220/d;
L_0xaf2422290/d .functor XOR 1, L_0xaf2422220, L_0xaf2417660, C4<0>, C4<0>;
L_0xaf2422290 .delay 1 (1,1,1) L_0xaf2422290/d;
L_0xaf2422300/d .functor NAND 1, L_0xaf2417520, L_0xaf24175c0, C4<1>, C4<1>;
L_0xaf2422300 .delay 1 (1,1,1) L_0xaf2422300/d;
L_0xaf2422370/d .functor NAND 1, L_0xaf2417520, L_0xaf2417660, C4<1>, C4<1>;
L_0xaf2422370 .delay 1 (1,1,1) L_0xaf2422370/d;
L_0xaf24223e0/d .functor NAND 1, L_0xaf24175c0, L_0xaf2417660, C4<1>, C4<1>;
L_0xaf24223e0 .delay 1 (1,1,1) L_0xaf24223e0/d;
L_0xaf2422450/d .functor NAND 1, L_0xaf2422300, L_0xaf2422370, L_0xaf24223e0, C4<1>;
L_0xaf2422450 .delay 1 (1,1,1) L_0xaf2422450/d;
v0xaf2ad2580_0 .net "Cin", 0 0, L_0xaf2417660;  1 drivers
v0xaf2ad2620_0 .net "Cout", 0 0, L_0xaf2422450;  1 drivers
v0xaf2ad26c0_0 .net "P", 0 0, L_0xaf2422220;  1 drivers
v0xaf2ad2760_0 .net "S", 0 0, L_0xaf2422290;  1 drivers
v0xaf2ad2800_0 .net "a", 0 0, L_0xaf2417520;  1 drivers
v0xaf2ad28a0_0 .net "b", 0 0, L_0xaf24175c0;  1 drivers
v0xaf2ad2940_0 .net "naCin", 0 0, L_0xaf2422370;  1 drivers
v0xaf2ad29e0_0 .net "nab", 0 0, L_0xaf2422300;  1 drivers
v0xaf2ad2a80_0 .net "nbCin", 0 0, L_0xaf24223e0;  1 drivers
S_0xaf2ad4a80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9480 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2ad4c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad4a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24224c0/d .functor XOR 1, L_0xaf2417700, L_0xaf24177a0, C4<0>, C4<0>;
L_0xaf24224c0 .delay 1 (1,1,1) L_0xaf24224c0/d;
L_0xaf2422530/d .functor XOR 1, L_0xaf24224c0, L_0xaf24178e0, C4<0>, C4<0>;
L_0xaf2422530 .delay 1 (1,1,1) L_0xaf2422530/d;
L_0xaf24225a0/d .functor NAND 1, L_0xaf2417700, L_0xaf24177a0, C4<1>, C4<1>;
L_0xaf24225a0 .delay 1 (1,1,1) L_0xaf24225a0/d;
L_0xaf2422610/d .functor NAND 1, L_0xaf2417700, L_0xaf24178e0, C4<1>, C4<1>;
L_0xaf2422610 .delay 1 (1,1,1) L_0xaf2422610/d;
L_0xaf2422680/d .functor NAND 1, L_0xaf24177a0, L_0xaf24178e0, C4<1>, C4<1>;
L_0xaf2422680 .delay 1 (1,1,1) L_0xaf2422680/d;
L_0xaf24226f0/d .functor NAND 1, L_0xaf24225a0, L_0xaf2422610, L_0xaf2422680, C4<1>;
L_0xaf24226f0 .delay 1 (1,1,1) L_0xaf24226f0/d;
v0xaf2ad2b20_0 .net "Cin", 0 0, L_0xaf24178e0;  1 drivers
v0xaf2ad2bc0_0 .net "Cout", 0 0, L_0xaf24226f0;  1 drivers
v0xaf2ad2c60_0 .net "P", 0 0, L_0xaf24224c0;  1 drivers
v0xaf2ad2d00_0 .net "S", 0 0, L_0xaf2422530;  1 drivers
v0xaf2ad2da0_0 .net "a", 0 0, L_0xaf2417700;  1 drivers
v0xaf2ad2e40_0 .net "b", 0 0, L_0xaf24177a0;  1 drivers
v0xaf2ad2ee0_0 .net "naCin", 0 0, L_0xaf2422610;  1 drivers
v0xaf2ad2f80_0 .net "nab", 0 0, L_0xaf24225a0;  1 drivers
v0xaf2ad3020_0 .net "nbCin", 0 0, L_0xaf2422680;  1 drivers
S_0xaf2ad4d80 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa94c0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2ad4f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad4d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa29c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2422760/d .functor XOR 1, L_0xaf2417980, L_0xaf2417a20, C4<0>, C4<0>;
L_0xaf2422760 .delay 1 (1,1,1) L_0xaf2422760/d;
L_0xaf24227d0/d .functor XOR 1, L_0xaf2422760, L_0xaf2417ac0, C4<0>, C4<0>;
L_0xaf24227d0 .delay 1 (1,1,1) L_0xaf24227d0/d;
L_0xaf2422840/d .functor NAND 1, L_0xaf2417980, L_0xaf2417a20, C4<1>, C4<1>;
L_0xaf2422840 .delay 1 (1,1,1) L_0xaf2422840/d;
L_0xaf24228b0/d .functor NAND 1, L_0xaf2417980, L_0xaf2417ac0, C4<1>, C4<1>;
L_0xaf24228b0 .delay 1 (1,1,1) L_0xaf24228b0/d;
L_0xaf2422920/d .functor NAND 1, L_0xaf2417a20, L_0xaf2417ac0, C4<1>, C4<1>;
L_0xaf2422920 .delay 1 (1,1,1) L_0xaf2422920/d;
L_0xaf2422990/d .functor NAND 1, L_0xaf2422840, L_0xaf24228b0, L_0xaf2422920, C4<1>;
L_0xaf2422990 .delay 1 (1,1,1) L_0xaf2422990/d;
v0xaf2ad30c0_0 .net "Cin", 0 0, L_0xaf2417ac0;  1 drivers
v0xaf2ad3160_0 .net "Cout", 0 0, L_0xaf2422990;  1 drivers
v0xaf2ad3200_0 .net "P", 0 0, L_0xaf2422760;  1 drivers
v0xaf2ad32a0_0 .net "S", 0 0, L_0xaf24227d0;  1 drivers
v0xaf2ad3340_0 .net "a", 0 0, L_0xaf2417980;  1 drivers
v0xaf2ad33e0_0 .net "b", 0 0, L_0xaf2417a20;  1 drivers
v0xaf2ad3480_0 .net "naCin", 0 0, L_0xaf24228b0;  1 drivers
v0xaf2ad3520_0 .net "nab", 0 0, L_0xaf2422840;  1 drivers
v0xaf2ad35c0_0 .net "nbCin", 0 0, L_0xaf2422920;  1 drivers
S_0xaf2ad5080 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9500 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2ad5200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2422a00/d .functor XOR 1, L_0xaf2417840, L_0xaf2417b60, C4<0>, C4<0>;
L_0xaf2422a00 .delay 1 (1,1,1) L_0xaf2422a00/d;
L_0xaf2422a70/d .functor XOR 1, L_0xaf2422a00, L_0xaf2417c00, C4<0>, C4<0>;
L_0xaf2422a70 .delay 1 (1,1,1) L_0xaf2422a70/d;
L_0xaf2422ae0/d .functor NAND 1, L_0xaf2417840, L_0xaf2417b60, C4<1>, C4<1>;
L_0xaf2422ae0 .delay 1 (1,1,1) L_0xaf2422ae0/d;
L_0xaf2422b50/d .functor NAND 1, L_0xaf2417840, L_0xaf2417c00, C4<1>, C4<1>;
L_0xaf2422b50 .delay 1 (1,1,1) L_0xaf2422b50/d;
L_0xaf2422bc0/d .functor NAND 1, L_0xaf2417b60, L_0xaf2417c00, C4<1>, C4<1>;
L_0xaf2422bc0 .delay 1 (1,1,1) L_0xaf2422bc0/d;
L_0xaf2422c30/d .functor NAND 1, L_0xaf2422ae0, L_0xaf2422b50, L_0xaf2422bc0, C4<1>;
L_0xaf2422c30 .delay 1 (1,1,1) L_0xaf2422c30/d;
v0xaf2ad3660_0 .net "Cin", 0 0, L_0xaf2417c00;  1 drivers
v0xaf2ad3700_0 .net "Cout", 0 0, L_0xaf2422c30;  1 drivers
v0xaf2ad37a0_0 .net "P", 0 0, L_0xaf2422a00;  1 drivers
v0xaf2ad3840_0 .net "S", 0 0, L_0xaf2422a70;  1 drivers
v0xaf2ad38e0_0 .net "a", 0 0, L_0xaf2417840;  1 drivers
v0xaf2ad3980_0 .net "b", 0 0, L_0xaf2417b60;  1 drivers
v0xaf2ad3a20_0 .net "naCin", 0 0, L_0xaf2422b50;  1 drivers
v0xaf2ad3ac0_0 .net "nab", 0 0, L_0xaf2422ae0;  1 drivers
v0xaf2ad3b60_0 .net "nbCin", 0 0, L_0xaf2422bc0;  1 drivers
S_0xaf2ad5380 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9400 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2ad5500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2422ca0/d .functor XOR 1, L_0xaf2417ca0, L_0xaf2417d40, C4<0>, C4<0>;
L_0xaf2422ca0 .delay 1 (1,1,1) L_0xaf2422ca0/d;
L_0xaf2422d10/d .functor XOR 1, L_0xaf2422ca0, L_0xaf2417de0, C4<0>, C4<0>;
L_0xaf2422d10 .delay 1 (1,1,1) L_0xaf2422d10/d;
L_0xaf2422d80/d .functor NAND 1, L_0xaf2417ca0, L_0xaf2417d40, C4<1>, C4<1>;
L_0xaf2422d80 .delay 1 (1,1,1) L_0xaf2422d80/d;
L_0xaf2422df0/d .functor NAND 1, L_0xaf2417ca0, L_0xaf2417de0, C4<1>, C4<1>;
L_0xaf2422df0 .delay 1 (1,1,1) L_0xaf2422df0/d;
L_0xaf2422e60/d .functor NAND 1, L_0xaf2417d40, L_0xaf2417de0, C4<1>, C4<1>;
L_0xaf2422e60 .delay 1 (1,1,1) L_0xaf2422e60/d;
L_0xaf2422ed0/d .functor NAND 1, L_0xaf2422d80, L_0xaf2422df0, L_0xaf2422e60, C4<1>;
L_0xaf2422ed0 .delay 1 (1,1,1) L_0xaf2422ed0/d;
v0xaf2ad3c00_0 .net "Cin", 0 0, L_0xaf2417de0;  1 drivers
v0xaf2ad3ca0_0 .net "Cout", 0 0, L_0xaf2422ed0;  1 drivers
v0xaf2ad3d40_0 .net "P", 0 0, L_0xaf2422ca0;  1 drivers
v0xaf2ad3de0_0 .net "S", 0 0, L_0xaf2422d10;  1 drivers
v0xaf2ad3e80_0 .net "a", 0 0, L_0xaf2417ca0;  1 drivers
v0xaf2ad3f20_0 .net "b", 0 0, L_0xaf2417d40;  1 drivers
v0xaf2ad8000_0 .net "naCin", 0 0, L_0xaf2422df0;  1 drivers
v0xaf2ad80a0_0 .net "nab", 0 0, L_0xaf2422d80;  1 drivers
v0xaf2ad8140_0 .net "nbCin", 0 0, L_0xaf2422e60;  1 drivers
S_0xaf2ad5680 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9540 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2ad5800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2422f40/d .functor XOR 1, L_0xaf2417e80, L_0xaf2417f20, C4<0>, C4<0>;
L_0xaf2422f40 .delay 1 (1,1,1) L_0xaf2422f40/d;
L_0xaf2422fb0/d .functor XOR 1, L_0xaf2422f40, L_0xaf2428000, C4<0>, C4<0>;
L_0xaf2422fb0 .delay 1 (1,1,1) L_0xaf2422fb0/d;
L_0xaf2423020/d .functor NAND 1, L_0xaf2417e80, L_0xaf2417f20, C4<1>, C4<1>;
L_0xaf2423020 .delay 1 (1,1,1) L_0xaf2423020/d;
L_0xaf2423090/d .functor NAND 1, L_0xaf2417e80, L_0xaf2428000, C4<1>, C4<1>;
L_0xaf2423090 .delay 1 (1,1,1) L_0xaf2423090/d;
L_0xaf2423100/d .functor NAND 1, L_0xaf2417f20, L_0xaf2428000, C4<1>, C4<1>;
L_0xaf2423100 .delay 1 (1,1,1) L_0xaf2423100/d;
L_0xaf2423170/d .functor NAND 1, L_0xaf2423020, L_0xaf2423090, L_0xaf2423100, C4<1>;
L_0xaf2423170 .delay 1 (1,1,1) L_0xaf2423170/d;
v0xaf2ad81e0_0 .net "Cin", 0 0, L_0xaf2428000;  1 drivers
v0xaf2ad8280_0 .net "Cout", 0 0, L_0xaf2423170;  1 drivers
v0xaf2ad8320_0 .net "P", 0 0, L_0xaf2422f40;  1 drivers
v0xaf2ad83c0_0 .net "S", 0 0, L_0xaf2422fb0;  1 drivers
v0xaf2ad8460_0 .net "a", 0 0, L_0xaf2417e80;  1 drivers
v0xaf2ad8500_0 .net "b", 0 0, L_0xaf2417f20;  1 drivers
v0xaf2ad85a0_0 .net "naCin", 0 0, L_0xaf2423090;  1 drivers
v0xaf2ad8640_0 .net "nab", 0 0, L_0xaf2423020;  1 drivers
v0xaf2ad86e0_0 .net "nbCin", 0 0, L_0xaf2423100;  1 drivers
S_0xaf2ad5980 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9580 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2ad5b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24231e0/d .functor XOR 1, L_0xaf24280a0, L_0xaf2428140, C4<0>, C4<0>;
L_0xaf24231e0 .delay 1 (1,1,1) L_0xaf24231e0/d;
L_0xaf2423250/d .functor XOR 1, L_0xaf24231e0, L_0xaf24281e0, C4<0>, C4<0>;
L_0xaf2423250 .delay 1 (1,1,1) L_0xaf2423250/d;
L_0xaf24232c0/d .functor NAND 1, L_0xaf24280a0, L_0xaf2428140, C4<1>, C4<1>;
L_0xaf24232c0 .delay 1 (1,1,1) L_0xaf24232c0/d;
L_0xaf2423330/d .functor NAND 1, L_0xaf24280a0, L_0xaf24281e0, C4<1>, C4<1>;
L_0xaf2423330 .delay 1 (1,1,1) L_0xaf2423330/d;
L_0xaf24233a0/d .functor NAND 1, L_0xaf2428140, L_0xaf24281e0, C4<1>, C4<1>;
L_0xaf24233a0 .delay 1 (1,1,1) L_0xaf24233a0/d;
L_0xaf2423410/d .functor NAND 1, L_0xaf24232c0, L_0xaf2423330, L_0xaf24233a0, C4<1>;
L_0xaf2423410 .delay 1 (1,1,1) L_0xaf2423410/d;
v0xaf2ad8780_0 .net "Cin", 0 0, L_0xaf24281e0;  1 drivers
v0xaf2ad8820_0 .net "Cout", 0 0, L_0xaf2423410;  1 drivers
v0xaf2ad88c0_0 .net "P", 0 0, L_0xaf24231e0;  1 drivers
v0xaf2ad8960_0 .net "S", 0 0, L_0xaf2423250;  1 drivers
v0xaf2ad8a00_0 .net "a", 0 0, L_0xaf24280a0;  1 drivers
v0xaf2ad8aa0_0 .net "b", 0 0, L_0xaf2428140;  1 drivers
v0xaf2ad8b40_0 .net "naCin", 0 0, L_0xaf2423330;  1 drivers
v0xaf2ad8be0_0 .net "nab", 0 0, L_0xaf24232c0;  1 drivers
v0xaf2ad8c80_0 .net "nbCin", 0 0, L_0xaf24233a0;  1 drivers
S_0xaf2ad5c80 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa95c0 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2ad5e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2423480/d .functor XOR 1, L_0xaf2428280, L_0xaf2428320, C4<0>, C4<0>;
L_0xaf2423480 .delay 1 (1,1,1) L_0xaf2423480/d;
L_0xaf24234f0/d .functor XOR 1, L_0xaf2423480, L_0xaf24283c0, C4<0>, C4<0>;
L_0xaf24234f0 .delay 1 (1,1,1) L_0xaf24234f0/d;
L_0xaf2423560/d .functor NAND 1, L_0xaf2428280, L_0xaf2428320, C4<1>, C4<1>;
L_0xaf2423560 .delay 1 (1,1,1) L_0xaf2423560/d;
L_0xaf24235d0/d .functor NAND 1, L_0xaf2428280, L_0xaf24283c0, C4<1>, C4<1>;
L_0xaf24235d0 .delay 1 (1,1,1) L_0xaf24235d0/d;
L_0xaf2423640/d .functor NAND 1, L_0xaf2428320, L_0xaf24283c0, C4<1>, C4<1>;
L_0xaf2423640 .delay 1 (1,1,1) L_0xaf2423640/d;
L_0xaf24236b0/d .functor NAND 1, L_0xaf2423560, L_0xaf24235d0, L_0xaf2423640, C4<1>;
L_0xaf24236b0 .delay 1 (1,1,1) L_0xaf24236b0/d;
v0xaf2ad8d20_0 .net "Cin", 0 0, L_0xaf24283c0;  1 drivers
v0xaf2ad8dc0_0 .net "Cout", 0 0, L_0xaf24236b0;  1 drivers
v0xaf2ad8e60_0 .net "P", 0 0, L_0xaf2423480;  1 drivers
v0xaf2ad8f00_0 .net "S", 0 0, L_0xaf24234f0;  1 drivers
v0xaf2ad8fa0_0 .net "a", 0 0, L_0xaf2428280;  1 drivers
v0xaf2ad9040_0 .net "b", 0 0, L_0xaf2428320;  1 drivers
v0xaf2ad90e0_0 .net "naCin", 0 0, L_0xaf24235d0;  1 drivers
v0xaf2ad9180_0 .net "nab", 0 0, L_0xaf2423560;  1 drivers
v0xaf2ad9220_0 .net "nbCin", 0 0, L_0xaf2423640;  1 drivers
S_0xaf2ad5f80 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9600 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2ad6100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad5f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2423720/d .functor XOR 1, L_0xaf2428460, L_0xaf2428500, C4<0>, C4<0>;
L_0xaf2423720 .delay 1 (1,1,1) L_0xaf2423720/d;
L_0xaf2423790/d .functor XOR 1, L_0xaf2423720, L_0xaf24285a0, C4<0>, C4<0>;
L_0xaf2423790 .delay 1 (1,1,1) L_0xaf2423790/d;
L_0xaf2423800/d .functor NAND 1, L_0xaf2428460, L_0xaf2428500, C4<1>, C4<1>;
L_0xaf2423800 .delay 1 (1,1,1) L_0xaf2423800/d;
L_0xaf2423870/d .functor NAND 1, L_0xaf2428460, L_0xaf24285a0, C4<1>, C4<1>;
L_0xaf2423870 .delay 1 (1,1,1) L_0xaf2423870/d;
L_0xaf24238e0/d .functor NAND 1, L_0xaf2428500, L_0xaf24285a0, C4<1>, C4<1>;
L_0xaf24238e0 .delay 1 (1,1,1) L_0xaf24238e0/d;
L_0xaf2423950/d .functor NAND 1, L_0xaf2423800, L_0xaf2423870, L_0xaf24238e0, C4<1>;
L_0xaf2423950 .delay 1 (1,1,1) L_0xaf2423950/d;
v0xaf2ad92c0_0 .net "Cin", 0 0, L_0xaf24285a0;  1 drivers
v0xaf2ad9360_0 .net "Cout", 0 0, L_0xaf2423950;  1 drivers
v0xaf2ad9400_0 .net "P", 0 0, L_0xaf2423720;  1 drivers
v0xaf2ad94a0_0 .net "S", 0 0, L_0xaf2423790;  1 drivers
v0xaf2ad9540_0 .net "a", 0 0, L_0xaf2428460;  1 drivers
v0xaf2ad95e0_0 .net "b", 0 0, L_0xaf2428500;  1 drivers
v0xaf2ad9680_0 .net "naCin", 0 0, L_0xaf2423870;  1 drivers
v0xaf2ad9720_0 .net "nab", 0 0, L_0xaf2423800;  1 drivers
v0xaf2ad97c0_0 .net "nbCin", 0 0, L_0xaf24238e0;  1 drivers
S_0xaf2ad6280 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9640 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2ad6400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad6280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24239c0/d .functor XOR 1, L_0xaf2428640, L_0xaf24286e0, C4<0>, C4<0>;
L_0xaf24239c0 .delay 1 (1,1,1) L_0xaf24239c0/d;
L_0xaf2423a30/d .functor XOR 1, L_0xaf24239c0, L_0xaf2428780, C4<0>, C4<0>;
L_0xaf2423a30 .delay 1 (1,1,1) L_0xaf2423a30/d;
L_0xaf2423aa0/d .functor NAND 1, L_0xaf2428640, L_0xaf24286e0, C4<1>, C4<1>;
L_0xaf2423aa0 .delay 1 (1,1,1) L_0xaf2423aa0/d;
L_0xaf2423b10/d .functor NAND 1, L_0xaf2428640, L_0xaf2428780, C4<1>, C4<1>;
L_0xaf2423b10 .delay 1 (1,1,1) L_0xaf2423b10/d;
L_0xaf2423b80/d .functor NAND 1, L_0xaf24286e0, L_0xaf2428780, C4<1>, C4<1>;
L_0xaf2423b80 .delay 1 (1,1,1) L_0xaf2423b80/d;
L_0xaf2423bf0/d .functor NAND 1, L_0xaf2423aa0, L_0xaf2423b10, L_0xaf2423b80, C4<1>;
L_0xaf2423bf0 .delay 1 (1,1,1) L_0xaf2423bf0/d;
v0xaf2ad9860_0 .net "Cin", 0 0, L_0xaf2428780;  1 drivers
v0xaf2ad9900_0 .net "Cout", 0 0, L_0xaf2423bf0;  1 drivers
v0xaf2ad99a0_0 .net "P", 0 0, L_0xaf24239c0;  1 drivers
v0xaf2ad9a40_0 .net "S", 0 0, L_0xaf2423a30;  1 drivers
v0xaf2ad9ae0_0 .net "a", 0 0, L_0xaf2428640;  1 drivers
v0xaf2ad9b80_0 .net "b", 0 0, L_0xaf24286e0;  1 drivers
v0xaf2ad9c20_0 .net "naCin", 0 0, L_0xaf2423b10;  1 drivers
v0xaf2ad9cc0_0 .net "nab", 0 0, L_0xaf2423aa0;  1 drivers
v0xaf2ad9d60_0 .net "nbCin", 0 0, L_0xaf2423b80;  1 drivers
S_0xaf2ad6580 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9680 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2ad6700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad6580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2423c60/d .functor XOR 1, L_0xaf2428820, L_0xaf24288c0, C4<0>, C4<0>;
L_0xaf2423c60 .delay 1 (1,1,1) L_0xaf2423c60/d;
L_0xaf2423cd0/d .functor XOR 1, L_0xaf2423c60, L_0xaf2428960, C4<0>, C4<0>;
L_0xaf2423cd0 .delay 1 (1,1,1) L_0xaf2423cd0/d;
L_0xaf2423d40/d .functor NAND 1, L_0xaf2428820, L_0xaf24288c0, C4<1>, C4<1>;
L_0xaf2423d40 .delay 1 (1,1,1) L_0xaf2423d40/d;
L_0xaf2423db0/d .functor NAND 1, L_0xaf2428820, L_0xaf2428960, C4<1>, C4<1>;
L_0xaf2423db0 .delay 1 (1,1,1) L_0xaf2423db0/d;
L_0xaf2423e20/d .functor NAND 1, L_0xaf24288c0, L_0xaf2428960, C4<1>, C4<1>;
L_0xaf2423e20 .delay 1 (1,1,1) L_0xaf2423e20/d;
L_0xaf2423e90/d .functor NAND 1, L_0xaf2423d40, L_0xaf2423db0, L_0xaf2423e20, C4<1>;
L_0xaf2423e90 .delay 1 (1,1,1) L_0xaf2423e90/d;
v0xaf2ad9e00_0 .net "Cin", 0 0, L_0xaf2428960;  1 drivers
v0xaf2ad9ea0_0 .net "Cout", 0 0, L_0xaf2423e90;  1 drivers
v0xaf2ad9f40_0 .net "P", 0 0, L_0xaf2423c60;  1 drivers
v0xaf2ad9fe0_0 .net "S", 0 0, L_0xaf2423cd0;  1 drivers
v0xaf2ada080_0 .net "a", 0 0, L_0xaf2428820;  1 drivers
v0xaf2ada120_0 .net "b", 0 0, L_0xaf24288c0;  1 drivers
v0xaf2ada1c0_0 .net "naCin", 0 0, L_0xaf2423db0;  1 drivers
v0xaf2ada260_0 .net "nab", 0 0, L_0xaf2423d40;  1 drivers
v0xaf2ada300_0 .net "nbCin", 0 0, L_0xaf2423e20;  1 drivers
S_0xaf2ad6880 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa96c0 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2ad6a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad6880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2423f00/d .functor XOR 1, L_0xaf2428a00, L_0xaf2428aa0, C4<0>, C4<0>;
L_0xaf2423f00 .delay 1 (1,1,1) L_0xaf2423f00/d;
L_0xaf2423f70/d .functor XOR 1, L_0xaf2423f00, L_0xaf2428b40, C4<0>, C4<0>;
L_0xaf2423f70 .delay 1 (1,1,1) L_0xaf2423f70/d;
L_0xaf2430000/d .functor NAND 1, L_0xaf2428a00, L_0xaf2428aa0, C4<1>, C4<1>;
L_0xaf2430000 .delay 1 (1,1,1) L_0xaf2430000/d;
L_0xaf2430070/d .functor NAND 1, L_0xaf2428a00, L_0xaf2428b40, C4<1>, C4<1>;
L_0xaf2430070 .delay 1 (1,1,1) L_0xaf2430070/d;
L_0xaf24300e0/d .functor NAND 1, L_0xaf2428aa0, L_0xaf2428b40, C4<1>, C4<1>;
L_0xaf24300e0 .delay 1 (1,1,1) L_0xaf24300e0/d;
L_0xaf2430150/d .functor NAND 1, L_0xaf2430000, L_0xaf2430070, L_0xaf24300e0, C4<1>;
L_0xaf2430150 .delay 1 (1,1,1) L_0xaf2430150/d;
v0xaf2ada3a0_0 .net "Cin", 0 0, L_0xaf2428b40;  1 drivers
v0xaf2ada440_0 .net "Cout", 0 0, L_0xaf2430150;  1 drivers
v0xaf2ada4e0_0 .net "P", 0 0, L_0xaf2423f00;  1 drivers
v0xaf2ada580_0 .net "S", 0 0, L_0xaf2423f70;  1 drivers
v0xaf2ada620_0 .net "a", 0 0, L_0xaf2428a00;  1 drivers
v0xaf2ada6c0_0 .net "b", 0 0, L_0xaf2428aa0;  1 drivers
v0xaf2ada760_0 .net "naCin", 0 0, L_0xaf2430070;  1 drivers
v0xaf2ada800_0 .net "nab", 0 0, L_0xaf2430000;  1 drivers
v0xaf2ada8a0_0 .net "nbCin", 0 0, L_0xaf24300e0;  1 drivers
S_0xaf2ad6b80 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9700 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2ad6d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad6b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24301c0/d .functor XOR 1, L_0xaf2428be0, L_0xaf2428c80, C4<0>, C4<0>;
L_0xaf24301c0 .delay 1 (1,1,1) L_0xaf24301c0/d;
L_0xaf2430230/d .functor XOR 1, L_0xaf24301c0, L_0xaf2428d20, C4<0>, C4<0>;
L_0xaf2430230 .delay 1 (1,1,1) L_0xaf2430230/d;
L_0xaf24302a0/d .functor NAND 1, L_0xaf2428be0, L_0xaf2428c80, C4<1>, C4<1>;
L_0xaf24302a0 .delay 1 (1,1,1) L_0xaf24302a0/d;
L_0xaf2430310/d .functor NAND 1, L_0xaf2428be0, L_0xaf2428d20, C4<1>, C4<1>;
L_0xaf2430310 .delay 1 (1,1,1) L_0xaf2430310/d;
L_0xaf2430380/d .functor NAND 1, L_0xaf2428c80, L_0xaf2428d20, C4<1>, C4<1>;
L_0xaf2430380 .delay 1 (1,1,1) L_0xaf2430380/d;
L_0xaf24303f0/d .functor NAND 1, L_0xaf24302a0, L_0xaf2430310, L_0xaf2430380, C4<1>;
L_0xaf24303f0 .delay 1 (1,1,1) L_0xaf24303f0/d;
v0xaf2ada940_0 .net "Cin", 0 0, L_0xaf2428d20;  1 drivers
v0xaf2ada9e0_0 .net "Cout", 0 0, L_0xaf24303f0;  1 drivers
v0xaf2adaa80_0 .net "P", 0 0, L_0xaf24301c0;  1 drivers
v0xaf2adab20_0 .net "S", 0 0, L_0xaf2430230;  1 drivers
v0xaf2adabc0_0 .net "a", 0 0, L_0xaf2428be0;  1 drivers
v0xaf2adac60_0 .net "b", 0 0, L_0xaf2428c80;  1 drivers
v0xaf2adad00_0 .net "naCin", 0 0, L_0xaf2430310;  1 drivers
v0xaf2adada0_0 .net "nab", 0 0, L_0xaf24302a0;  1 drivers
v0xaf2adae40_0 .net "nbCin", 0 0, L_0xaf2430380;  1 drivers
S_0xaf2ad6e80 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9740 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2ad7000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad6e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2430460/d .functor XOR 1, L_0xaf2428dc0, L_0xaf2428e60, C4<0>, C4<0>;
L_0xaf2430460 .delay 1 (1,1,1) L_0xaf2430460/d;
L_0xaf24304d0/d .functor XOR 1, L_0xaf2430460, L_0xaf2428f00, C4<0>, C4<0>;
L_0xaf24304d0 .delay 1 (1,1,1) L_0xaf24304d0/d;
L_0xaf2430540/d .functor NAND 1, L_0xaf2428dc0, L_0xaf2428e60, C4<1>, C4<1>;
L_0xaf2430540 .delay 1 (1,1,1) L_0xaf2430540/d;
L_0xaf24305b0/d .functor NAND 1, L_0xaf2428dc0, L_0xaf2428f00, C4<1>, C4<1>;
L_0xaf24305b0 .delay 1 (1,1,1) L_0xaf24305b0/d;
L_0xaf2430620/d .functor NAND 1, L_0xaf2428e60, L_0xaf2428f00, C4<1>, C4<1>;
L_0xaf2430620 .delay 1 (1,1,1) L_0xaf2430620/d;
L_0xaf2430690/d .functor NAND 1, L_0xaf2430540, L_0xaf24305b0, L_0xaf2430620, C4<1>;
L_0xaf2430690 .delay 1 (1,1,1) L_0xaf2430690/d;
v0xaf2adaee0_0 .net "Cin", 0 0, L_0xaf2428f00;  1 drivers
v0xaf2adaf80_0 .net "Cout", 0 0, L_0xaf2430690;  1 drivers
v0xaf2adb020_0 .net "P", 0 0, L_0xaf2430460;  1 drivers
v0xaf2adb0c0_0 .net "S", 0 0, L_0xaf24304d0;  1 drivers
v0xaf2adb160_0 .net "a", 0 0, L_0xaf2428dc0;  1 drivers
v0xaf2adb200_0 .net "b", 0 0, L_0xaf2428e60;  1 drivers
v0xaf2adb2a0_0 .net "naCin", 0 0, L_0xaf24305b0;  1 drivers
v0xaf2adb340_0 .net "nab", 0 0, L_0xaf2430540;  1 drivers
v0xaf2adb3e0_0 .net "nbCin", 0 0, L_0xaf2430620;  1 drivers
S_0xaf2ad7180 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9780 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2ad7300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad7180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa2f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa2fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2430700/d .functor XOR 1, L_0xaf2428fa0, L_0xaf2429040, C4<0>, C4<0>;
L_0xaf2430700 .delay 1 (1,1,1) L_0xaf2430700/d;
L_0xaf2430770/d .functor XOR 1, L_0xaf2430700, L_0xaf24290e0, C4<0>, C4<0>;
L_0xaf2430770 .delay 1 (1,1,1) L_0xaf2430770/d;
L_0xaf24307e0/d .functor NAND 1, L_0xaf2428fa0, L_0xaf2429040, C4<1>, C4<1>;
L_0xaf24307e0 .delay 1 (1,1,1) L_0xaf24307e0/d;
L_0xaf2430850/d .functor NAND 1, L_0xaf2428fa0, L_0xaf24290e0, C4<1>, C4<1>;
L_0xaf2430850 .delay 1 (1,1,1) L_0xaf2430850/d;
L_0xaf24308c0/d .functor NAND 1, L_0xaf2429040, L_0xaf24290e0, C4<1>, C4<1>;
L_0xaf24308c0 .delay 1 (1,1,1) L_0xaf24308c0/d;
L_0xaf2430930/d .functor NAND 1, L_0xaf24307e0, L_0xaf2430850, L_0xaf24308c0, C4<1>;
L_0xaf2430930 .delay 1 (1,1,1) L_0xaf2430930/d;
v0xaf2adb480_0 .net "Cin", 0 0, L_0xaf24290e0;  1 drivers
v0xaf2adb520_0 .net "Cout", 0 0, L_0xaf2430930;  1 drivers
v0xaf2adb5c0_0 .net "P", 0 0, L_0xaf2430700;  1 drivers
v0xaf2adb660_0 .net "S", 0 0, L_0xaf2430770;  1 drivers
v0xaf2adb700_0 .net "a", 0 0, L_0xaf2428fa0;  1 drivers
v0xaf2adb7a0_0 .net "b", 0 0, L_0xaf2429040;  1 drivers
v0xaf2adb840_0 .net "naCin", 0 0, L_0xaf2430850;  1 drivers
v0xaf2adb8e0_0 .net "nab", 0 0, L_0xaf24307e0;  1 drivers
v0xaf2adb980_0 .net "nbCin", 0 0, L_0xaf24308c0;  1 drivers
S_0xaf2ad7480 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa97c0 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2ad7600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad7480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24309a0/d .functor XOR 1, L_0xaf2429180, L_0xaf2429220, C4<0>, C4<0>;
L_0xaf24309a0 .delay 1 (1,1,1) L_0xaf24309a0/d;
L_0xaf2430a10/d .functor XOR 1, L_0xaf24309a0, L_0xaf24292c0, C4<0>, C4<0>;
L_0xaf2430a10 .delay 1 (1,1,1) L_0xaf2430a10/d;
L_0xaf2430a80/d .functor NAND 1, L_0xaf2429180, L_0xaf2429220, C4<1>, C4<1>;
L_0xaf2430a80 .delay 1 (1,1,1) L_0xaf2430a80/d;
L_0xaf2430af0/d .functor NAND 1, L_0xaf2429180, L_0xaf24292c0, C4<1>, C4<1>;
L_0xaf2430af0 .delay 1 (1,1,1) L_0xaf2430af0/d;
L_0xaf2430b60/d .functor NAND 1, L_0xaf2429220, L_0xaf24292c0, C4<1>, C4<1>;
L_0xaf2430b60 .delay 1 (1,1,1) L_0xaf2430b60/d;
L_0xaf2430bd0/d .functor NAND 1, L_0xaf2430a80, L_0xaf2430af0, L_0xaf2430b60, C4<1>;
L_0xaf2430bd0 .delay 1 (1,1,1) L_0xaf2430bd0/d;
v0xaf2adba20_0 .net "Cin", 0 0, L_0xaf24292c0;  1 drivers
v0xaf2adbac0_0 .net "Cout", 0 0, L_0xaf2430bd0;  1 drivers
v0xaf2adbb60_0 .net "P", 0 0, L_0xaf24309a0;  1 drivers
v0xaf2adbc00_0 .net "S", 0 0, L_0xaf2430a10;  1 drivers
v0xaf2adbca0_0 .net "a", 0 0, L_0xaf2429180;  1 drivers
v0xaf2adbd40_0 .net "b", 0 0, L_0xaf2429220;  1 drivers
v0xaf2adbde0_0 .net "naCin", 0 0, L_0xaf2430af0;  1 drivers
v0xaf2adbe80_0 .net "nab", 0 0, L_0xaf2430a80;  1 drivers
v0xaf2adbf20_0 .net "nbCin", 0 0, L_0xaf2430b60;  1 drivers
S_0xaf2ad7780 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9800 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2ad7900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad7780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa30c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2430c40/d .functor XOR 1, L_0xaf2429360, L_0xaf2429400, C4<0>, C4<0>;
L_0xaf2430c40 .delay 1 (1,1,1) L_0xaf2430c40/d;
L_0xaf2430cb0/d .functor XOR 1, L_0xaf2430c40, L_0xaf24294a0, C4<0>, C4<0>;
L_0xaf2430cb0 .delay 1 (1,1,1) L_0xaf2430cb0/d;
L_0xaf2430d20/d .functor NAND 1, L_0xaf2429360, L_0xaf2429400, C4<1>, C4<1>;
L_0xaf2430d20 .delay 1 (1,1,1) L_0xaf2430d20/d;
L_0xaf2430d90/d .functor NAND 1, L_0xaf2429360, L_0xaf24294a0, C4<1>, C4<1>;
L_0xaf2430d90 .delay 1 (1,1,1) L_0xaf2430d90/d;
L_0xaf2430e00/d .functor NAND 1, L_0xaf2429400, L_0xaf24294a0, C4<1>, C4<1>;
L_0xaf2430e00 .delay 1 (1,1,1) L_0xaf2430e00/d;
L_0xaf2430e70/d .functor NAND 1, L_0xaf2430d20, L_0xaf2430d90, L_0xaf2430e00, C4<1>;
L_0xaf2430e70 .delay 1 (1,1,1) L_0xaf2430e70/d;
v0xaf2ae0000_0 .net "Cin", 0 0, L_0xaf24294a0;  1 drivers
v0xaf2ae00a0_0 .net "Cout", 0 0, L_0xaf2430e70;  1 drivers
v0xaf2ae0140_0 .net "P", 0 0, L_0xaf2430c40;  1 drivers
v0xaf2ae01e0_0 .net "S", 0 0, L_0xaf2430cb0;  1 drivers
v0xaf2ae0280_0 .net "a", 0 0, L_0xaf2429360;  1 drivers
v0xaf2ae0320_0 .net "b", 0 0, L_0xaf2429400;  1 drivers
v0xaf2ae03c0_0 .net "naCin", 0 0, L_0xaf2430d90;  1 drivers
v0xaf2ae0460_0 .net "nab", 0 0, L_0xaf2430d20;  1 drivers
v0xaf2ae0500_0 .net "nbCin", 0 0, L_0xaf2430e00;  1 drivers
S_0xaf2ad7a80 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9840 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2ad7c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad7a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2430ee0/d .functor XOR 1, L_0xaf2429540, L_0xaf24295e0, C4<0>, C4<0>;
L_0xaf2430ee0 .delay 1 (1,1,1) L_0xaf2430ee0/d;
L_0xaf2430f50/d .functor XOR 1, L_0xaf2430ee0, L_0xaf2429680, C4<0>, C4<0>;
L_0xaf2430f50 .delay 1 (1,1,1) L_0xaf2430f50/d;
L_0xaf2430fc0/d .functor NAND 1, L_0xaf2429540, L_0xaf24295e0, C4<1>, C4<1>;
L_0xaf2430fc0 .delay 1 (1,1,1) L_0xaf2430fc0/d;
L_0xaf2431030/d .functor NAND 1, L_0xaf2429540, L_0xaf2429680, C4<1>, C4<1>;
L_0xaf2431030 .delay 1 (1,1,1) L_0xaf2431030/d;
L_0xaf24310a0/d .functor NAND 1, L_0xaf24295e0, L_0xaf2429680, C4<1>, C4<1>;
L_0xaf24310a0 .delay 1 (1,1,1) L_0xaf24310a0/d;
L_0xaf2431110/d .functor NAND 1, L_0xaf2430fc0, L_0xaf2431030, L_0xaf24310a0, C4<1>;
L_0xaf2431110 .delay 1 (1,1,1) L_0xaf2431110/d;
v0xaf2ae05a0_0 .net "Cin", 0 0, L_0xaf2429680;  1 drivers
v0xaf2ae0640_0 .net "Cout", 0 0, L_0xaf2431110;  1 drivers
v0xaf2ae06e0_0 .net "P", 0 0, L_0xaf2430ee0;  1 drivers
v0xaf2ae0780_0 .net "S", 0 0, L_0xaf2430f50;  1 drivers
v0xaf2ae0820_0 .net "a", 0 0, L_0xaf2429540;  1 drivers
v0xaf2ae08c0_0 .net "b", 0 0, L_0xaf24295e0;  1 drivers
v0xaf2ae0960_0 .net "naCin", 0 0, L_0xaf2431030;  1 drivers
v0xaf2ae0a00_0 .net "nab", 0 0, L_0xaf2430fc0;  1 drivers
v0xaf2ae0aa0_0 .net "nbCin", 0 0, L_0xaf24310a0;  1 drivers
S_0xaf2ad7d80 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9880 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2ae4000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ad7d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa31c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2431180/d .functor XOR 1, L_0xaf2429720, L_0xaf24297c0, C4<0>, C4<0>;
L_0xaf2431180 .delay 1 (1,1,1) L_0xaf2431180/d;
L_0xaf24311f0/d .functor XOR 1, L_0xaf2431180, L_0xaf2429860, C4<0>, C4<0>;
L_0xaf24311f0 .delay 1 (1,1,1) L_0xaf24311f0/d;
L_0xaf2431260/d .functor NAND 1, L_0xaf2429720, L_0xaf24297c0, C4<1>, C4<1>;
L_0xaf2431260 .delay 1 (1,1,1) L_0xaf2431260/d;
L_0xaf24312d0/d .functor NAND 1, L_0xaf2429720, L_0xaf2429860, C4<1>, C4<1>;
L_0xaf24312d0 .delay 1 (1,1,1) L_0xaf24312d0/d;
L_0xaf2431340/d .functor NAND 1, L_0xaf24297c0, L_0xaf2429860, C4<1>, C4<1>;
L_0xaf2431340 .delay 1 (1,1,1) L_0xaf2431340/d;
L_0xaf24313b0/d .functor NAND 1, L_0xaf2431260, L_0xaf24312d0, L_0xaf2431340, C4<1>;
L_0xaf24313b0 .delay 1 (1,1,1) L_0xaf24313b0/d;
v0xaf2ae0b40_0 .net "Cin", 0 0, L_0xaf2429860;  1 drivers
v0xaf2ae0be0_0 .net "Cout", 0 0, L_0xaf24313b0;  1 drivers
v0xaf2ae0c80_0 .net "P", 0 0, L_0xaf2431180;  1 drivers
v0xaf2ae0d20_0 .net "S", 0 0, L_0xaf24311f0;  1 drivers
v0xaf2ae0dc0_0 .net "a", 0 0, L_0xaf2429720;  1 drivers
v0xaf2ae0e60_0 .net "b", 0 0, L_0xaf24297c0;  1 drivers
v0xaf2ae0f00_0 .net "naCin", 0 0, L_0xaf24312d0;  1 drivers
v0xaf2ae0fa0_0 .net "nab", 0 0, L_0xaf2431260;  1 drivers
v0xaf2ae1040_0 .net "nbCin", 0 0, L_0xaf2431340;  1 drivers
S_0xaf2ae4180 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa98c0 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2ae4300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae4180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2431420/d .functor XOR 1, L_0xaf2429900, L_0xaf24299a0, C4<0>, C4<0>;
L_0xaf2431420 .delay 1 (1,1,1) L_0xaf2431420/d;
L_0xaf2431490/d .functor XOR 1, L_0xaf2431420, L_0xaf2429a40, C4<0>, C4<0>;
L_0xaf2431490 .delay 1 (1,1,1) L_0xaf2431490/d;
L_0xaf2431500/d .functor NAND 1, L_0xaf2429900, L_0xaf24299a0, C4<1>, C4<1>;
L_0xaf2431500 .delay 1 (1,1,1) L_0xaf2431500/d;
L_0xaf2431570/d .functor NAND 1, L_0xaf2429900, L_0xaf2429a40, C4<1>, C4<1>;
L_0xaf2431570 .delay 1 (1,1,1) L_0xaf2431570/d;
L_0xaf24315e0/d .functor NAND 1, L_0xaf24299a0, L_0xaf2429a40, C4<1>, C4<1>;
L_0xaf24315e0 .delay 1 (1,1,1) L_0xaf24315e0/d;
L_0xaf2431650/d .functor NAND 1, L_0xaf2431500, L_0xaf2431570, L_0xaf24315e0, C4<1>;
L_0xaf2431650 .delay 1 (1,1,1) L_0xaf2431650/d;
v0xaf2ae10e0_0 .net "Cin", 0 0, L_0xaf2429a40;  1 drivers
v0xaf2ae1180_0 .net "Cout", 0 0, L_0xaf2431650;  1 drivers
v0xaf2ae1220_0 .net "P", 0 0, L_0xaf2431420;  1 drivers
v0xaf2ae12c0_0 .net "S", 0 0, L_0xaf2431490;  1 drivers
v0xaf2ae1360_0 .net "a", 0 0, L_0xaf2429900;  1 drivers
v0xaf2ae1400_0 .net "b", 0 0, L_0xaf24299a0;  1 drivers
v0xaf2ae14a0_0 .net "naCin", 0 0, L_0xaf2431570;  1 drivers
v0xaf2ae1540_0 .net "nab", 0 0, L_0xaf2431500;  1 drivers
v0xaf2ae15e0_0 .net "nbCin", 0 0, L_0xaf24315e0;  1 drivers
S_0xaf2ae4480 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2acb900;
 .timescale -9 -9;
P_0xaf2aa9900 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2ae4600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae4480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa32c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24316c0/d .functor XOR 1, L_0xaf2429ae0, L_0xaf2429b80, C4<0>, C4<0>;
L_0xaf24316c0 .delay 1 (1,1,1) L_0xaf24316c0/d;
L_0xaf2431730/d .functor XOR 1, L_0xaf24316c0, L_0xaf2429c20, C4<0>, C4<0>;
L_0xaf2431730 .delay 1 (1,1,1) L_0xaf2431730/d;
L_0xaf24317a0/d .functor NAND 1, L_0xaf2429ae0, L_0xaf2429b80, C4<1>, C4<1>;
L_0xaf24317a0 .delay 1 (1,1,1) L_0xaf24317a0/d;
L_0xaf2431810/d .functor NAND 1, L_0xaf2429ae0, L_0xaf2429c20, C4<1>, C4<1>;
L_0xaf2431810 .delay 1 (1,1,1) L_0xaf2431810/d;
L_0xaf2431880/d .functor NAND 1, L_0xaf2429b80, L_0xaf2429c20, C4<1>, C4<1>;
L_0xaf2431880 .delay 1 (1,1,1) L_0xaf2431880/d;
L_0xaf24318f0/d .functor NAND 1, L_0xaf24317a0, L_0xaf2431810, L_0xaf2431880, C4<1>;
L_0xaf24318f0 .delay 1 (1,1,1) L_0xaf24318f0/d;
v0xaf2ae1680_0 .net "Cin", 0 0, L_0xaf2429c20;  1 drivers
v0xaf2ae1720_0 .net "Cout", 0 0, L_0xaf24318f0;  1 drivers
v0xaf2ae17c0_0 .net "P", 0 0, L_0xaf24316c0;  1 drivers
v0xaf2ae1860_0 .net "S", 0 0, L_0xaf2431730;  1 drivers
v0xaf2ae1900_0 .net "a", 0 0, L_0xaf2429ae0;  1 drivers
v0xaf2ae19a0_0 .net "b", 0 0, L_0xaf2429b80;  1 drivers
v0xaf2ae1a40_0 .net "naCin", 0 0, L_0xaf2431810;  1 drivers
v0xaf2ae1ae0_0 .net "nab", 0 0, L_0xaf24317a0;  1 drivers
v0xaf2ae1b80_0 .net "nbCin", 0 0, L_0xaf2431880;  1 drivers
S_0xaf2ae4780 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2acb900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2431960/d .functor XOR 1, L_0xaf2429cc0, L_0xaf2429d60, C4<0>, C4<0>;
L_0xaf2431960 .delay 1 (1,1,1) L_0xaf2431960/d;
L_0xaf24319d0/d .functor XOR 1, L_0xaf2431960, v0xaf2ae2760_0, C4<0>, C4<0>;
L_0xaf24319d0 .delay 1 (1,1,1) L_0xaf24319d0/d;
L_0xaf2431a40/d .functor NAND 1, L_0xaf2429cc0, L_0xaf2429d60, C4<1>, C4<1>;
L_0xaf2431a40 .delay 1 (1,1,1) L_0xaf2431a40/d;
L_0xaf2431ab0/d .functor NAND 1, L_0xaf2429cc0, v0xaf2ae2760_0, C4<1>, C4<1>;
L_0xaf2431ab0 .delay 1 (1,1,1) L_0xaf2431ab0/d;
L_0xaf2431b20/d .functor NAND 1, L_0xaf2429d60, v0xaf2ae2760_0, C4<1>, C4<1>;
L_0xaf2431b20 .delay 1 (1,1,1) L_0xaf2431b20/d;
L_0xaf2431b90/d .functor NAND 1, L_0xaf2431a40, L_0xaf2431ab0, L_0xaf2431b20, C4<1>;
L_0xaf2431b90 .delay 1 (1,1,1) L_0xaf2431b90/d;
v0xaf2ae1c20_0 .net "Cin", 0 0, v0xaf2ae2760_0;  alias, 1 drivers
v0xaf2ae1cc0_0 .net "Cout", 0 0, L_0xaf2431b90;  1 drivers
v0xaf2ae1d60_0 .net "P", 0 0, L_0xaf2431960;  1 drivers
v0xaf2ae1e00_0 .net "S", 0 0, L_0xaf24319d0;  1 drivers
v0xaf2ae1ea0_0 .net "a", 0 0, L_0xaf2429cc0;  1 drivers
v0xaf2ae1f40_0 .net "b", 0 0, L_0xaf2429d60;  1 drivers
v0xaf2ae1fe0_0 .net "naCin", 0 0, L_0xaf2431ab0;  1 drivers
v0xaf2ae2080_0 .net "nab", 0 0, L_0xaf2431a40;  1 drivers
v0xaf2ae2120_0 .net "nbCin", 0 0, L_0xaf2431b20;  1 drivers
S_0xaf2ae4900 .scope generate, "WIDTH_TEST[27]" "WIDTH_TEST[27]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aa9980 .param/l "w" 1 3 21, +C4<011011>;
v0xaf2af8780_0 .var "A", 26 0;
v0xaf2af8820_0 .var "B", 26 0;
v0xaf2af88c0_0 .var "Cin", 0 0;
v0xaf2af8960_0 .net "Cout", 0 0, L_0xaf24410e0;  1 drivers
v0xaf2af8a00_0 .net "P", 26 0, L_0xaf3162f80;  1 drivers
v0xaf2af8aa0_0 .net "S", 26 0, L_0xaf3163020;  1 drivers
v0xaf2af8b40_0 .var "expected_sum", 27 0;
S_0xaf2ae4a80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2ae4900;
 .timescale -9 -9;
    .port_info 0 /INPUT 27 "A";
    .port_info 1 /INPUT 27 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 27 "P";
    .port_info 5 /OUTPUT 27 "S";
P_0xaf2aa99c0 .param/l "N" 0 4 4, +C4<00000000000000000000000000011011>;
v0xaf2af8320_0 .net "A", 26 0, v0xaf2af8780_0;  1 drivers
v0xaf2af83c0_0 .net "B", 26 0, v0xaf2af8820_0;  1 drivers
v0xaf2af8460_0 .net "C", 26 0, L_0xaf3162ee0;  1 drivers
v0xaf2af8500_0 .net "Cin", 0 0, v0xaf2af88c0_0;  1 drivers
v0xaf2af85a0_0 .net "Cout", 0 0, L_0xaf24410e0;  alias, 1 drivers
v0xaf2af8640_0 .net "P", 26 0, L_0xaf3162f80;  alias, 1 drivers
v0xaf2af86e0_0 .net "S", 26 0, L_0xaf3163020;  alias, 1 drivers
L_0xaf2429ea0 .part v0xaf2af8780_0, 1, 1;
L_0xaf2429f40 .part v0xaf2af8820_0, 1, 1;
L_0xaf2429fe0 .part L_0xaf3162ee0, 0, 1;
L_0xaf242a080 .part v0xaf2af8780_0, 2, 1;
L_0xaf242a120 .part v0xaf2af8820_0, 2, 1;
L_0xaf242a1c0 .part L_0xaf3162ee0, 1, 1;
L_0xaf242a260 .part v0xaf2af8780_0, 3, 1;
L_0xaf242a300 .part v0xaf2af8820_0, 3, 1;
L_0xaf242a3a0 .part L_0xaf3162ee0, 2, 1;
L_0xaf242a440 .part v0xaf2af8780_0, 4, 1;
L_0xaf242a4e0 .part v0xaf2af8820_0, 4, 1;
L_0xaf242a580 .part L_0xaf3162ee0, 3, 1;
L_0xaf242a620 .part v0xaf2af8780_0, 5, 1;
L_0xaf242a6c0 .part v0xaf2af8820_0, 5, 1;
L_0xaf242a760 .part L_0xaf3162ee0, 4, 1;
L_0xaf242a800 .part v0xaf2af8780_0, 6, 1;
L_0xaf242a8a0 .part v0xaf2af8820_0, 6, 1;
L_0xaf242a9e0 .part L_0xaf3162ee0, 5, 1;
L_0xaf242aa80 .part v0xaf2af8780_0, 7, 1;
L_0xaf242ab20 .part v0xaf2af8820_0, 7, 1;
L_0xaf242abc0 .part L_0xaf3162ee0, 6, 1;
L_0xaf242a940 .part v0xaf2af8780_0, 8, 1;
L_0xaf242ac60 .part v0xaf2af8820_0, 8, 1;
L_0xaf242ad00 .part L_0xaf3162ee0, 7, 1;
L_0xaf242ada0 .part v0xaf2af8780_0, 9, 1;
L_0xaf242ae40 .part v0xaf2af8820_0, 9, 1;
L_0xaf242aee0 .part L_0xaf3162ee0, 8, 1;
L_0xaf242af80 .part v0xaf2af8780_0, 10, 1;
L_0xaf242b020 .part v0xaf2af8820_0, 10, 1;
L_0xaf242b0c0 .part L_0xaf3162ee0, 9, 1;
L_0xaf242b160 .part v0xaf2af8780_0, 11, 1;
L_0xaf242b200 .part v0xaf2af8820_0, 11, 1;
L_0xaf242b2a0 .part L_0xaf3162ee0, 10, 1;
L_0xaf242b340 .part v0xaf2af8780_0, 12, 1;
L_0xaf242b3e0 .part v0xaf2af8820_0, 12, 1;
L_0xaf242b480 .part L_0xaf3162ee0, 11, 1;
L_0xaf242b520 .part v0xaf2af8780_0, 13, 1;
L_0xaf242b5c0 .part v0xaf2af8820_0, 13, 1;
L_0xaf242b660 .part L_0xaf3162ee0, 12, 1;
L_0xaf242b700 .part v0xaf2af8780_0, 14, 1;
L_0xaf242b7a0 .part v0xaf2af8820_0, 14, 1;
L_0xaf242b840 .part L_0xaf3162ee0, 13, 1;
L_0xaf242b8e0 .part v0xaf2af8780_0, 15, 1;
L_0xaf242b980 .part v0xaf2af8820_0, 15, 1;
L_0xaf242ba20 .part L_0xaf3162ee0, 14, 1;
L_0xaf242bac0 .part v0xaf2af8780_0, 16, 1;
L_0xaf242bb60 .part v0xaf2af8820_0, 16, 1;
L_0xaf242bc00 .part L_0xaf3162ee0, 15, 1;
L_0xaf242bca0 .part v0xaf2af8780_0, 17, 1;
L_0xaf242bd40 .part v0xaf2af8820_0, 17, 1;
L_0xaf242bde0 .part L_0xaf3162ee0, 16, 1;
L_0xaf242be80 .part v0xaf2af8780_0, 18, 1;
L_0xaf242bf20 .part v0xaf2af8820_0, 18, 1;
L_0xaf2440000 .part L_0xaf3162ee0, 17, 1;
L_0xaf24400a0 .part v0xaf2af8780_0, 19, 1;
L_0xaf2440140 .part v0xaf2af8820_0, 19, 1;
L_0xaf24401e0 .part L_0xaf3162ee0, 18, 1;
L_0xaf2440280 .part v0xaf2af8780_0, 20, 1;
L_0xaf2440320 .part v0xaf2af8820_0, 20, 1;
L_0xaf24403c0 .part L_0xaf3162ee0, 19, 1;
L_0xaf2440460 .part v0xaf2af8780_0, 21, 1;
L_0xaf2440500 .part v0xaf2af8820_0, 21, 1;
L_0xaf24405a0 .part L_0xaf3162ee0, 20, 1;
L_0xaf2440640 .part v0xaf2af8780_0, 22, 1;
L_0xaf24406e0 .part v0xaf2af8820_0, 22, 1;
L_0xaf2440780 .part L_0xaf3162ee0, 21, 1;
L_0xaf2440820 .part v0xaf2af8780_0, 23, 1;
L_0xaf24408c0 .part v0xaf2af8820_0, 23, 1;
L_0xaf2440960 .part L_0xaf3162ee0, 22, 1;
L_0xaf2440a00 .part v0xaf2af8780_0, 24, 1;
L_0xaf2440aa0 .part v0xaf2af8820_0, 24, 1;
L_0xaf2440b40 .part L_0xaf3162ee0, 23, 1;
L_0xaf2440be0 .part v0xaf2af8780_0, 25, 1;
L_0xaf2440c80 .part v0xaf2af8820_0, 25, 1;
L_0xaf2440d20 .part L_0xaf3162ee0, 24, 1;
L_0xaf2440dc0 .part v0xaf2af8780_0, 26, 1;
L_0xaf2440e60 .part v0xaf2af8820_0, 26, 1;
L_0xaf2440f00 .part L_0xaf3162ee0, 25, 1;
L_0xaf2440fa0 .part v0xaf2af8780_0, 0, 1;
L_0xaf2441040 .part v0xaf2af8820_0, 0, 1;
LS_0xaf3162ee0_0_0 .concat8 [ 1 1 1 1], L_0xaf243e290, L_0xaf2431e30, L_0xaf24320d0, L_0xaf2432370;
LS_0xaf3162ee0_0_4 .concat8 [ 1 1 1 1], L_0xaf2432610, L_0xaf24328b0, L_0xaf2432b50, L_0xaf2432df0;
LS_0xaf3162ee0_0_8 .concat8 [ 1 1 1 1], L_0xaf2433090, L_0xaf2433330, L_0xaf24335d0, L_0xaf2433870;
LS_0xaf3162ee0_0_12 .concat8 [ 1 1 1 1], L_0xaf2433b10, L_0xaf2433db0, L_0xaf243c070, L_0xaf243c310;
LS_0xaf3162ee0_0_16 .concat8 [ 1 1 1 1], L_0xaf243c5b0, L_0xaf243c850, L_0xaf243caf0, L_0xaf243cd90;
LS_0xaf3162ee0_0_20 .concat8 [ 1 1 1 1], L_0xaf243d030, L_0xaf243d2d0, L_0xaf243d570, L_0xaf243d810;
LS_0xaf3162ee0_0_24 .concat8 [ 1 1 1 0], L_0xaf243dab0, L_0xaf243dd50, L_0xaf243dff0;
LS_0xaf3162ee0_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162ee0_0_0, LS_0xaf3162ee0_0_4, LS_0xaf3162ee0_0_8, LS_0xaf3162ee0_0_12;
LS_0xaf3162ee0_1_4 .concat8 [ 4 4 3 0], LS_0xaf3162ee0_0_16, LS_0xaf3162ee0_0_20, LS_0xaf3162ee0_0_24;
L_0xaf3162ee0 .concat8 [ 16 11 0 0], LS_0xaf3162ee0_1_0, LS_0xaf3162ee0_1_4;
LS_0xaf3162f80_0_0 .concat8 [ 1 1 1 1], L_0xaf243e060, L_0xaf2431c00, L_0xaf2431ea0, L_0xaf2432140;
LS_0xaf3162f80_0_4 .concat8 [ 1 1 1 1], L_0xaf24323e0, L_0xaf2432680, L_0xaf2432920, L_0xaf2432bc0;
LS_0xaf3162f80_0_8 .concat8 [ 1 1 1 1], L_0xaf2432e60, L_0xaf2433100, L_0xaf24333a0, L_0xaf2433640;
LS_0xaf3162f80_0_12 .concat8 [ 1 1 1 1], L_0xaf24338e0, L_0xaf2433b80, L_0xaf2433e20, L_0xaf243c0e0;
LS_0xaf3162f80_0_16 .concat8 [ 1 1 1 1], L_0xaf243c380, L_0xaf243c620, L_0xaf243c8c0, L_0xaf243cb60;
LS_0xaf3162f80_0_20 .concat8 [ 1 1 1 1], L_0xaf243ce00, L_0xaf243d0a0, L_0xaf243d340, L_0xaf243d5e0;
LS_0xaf3162f80_0_24 .concat8 [ 1 1 1 0], L_0xaf243d880, L_0xaf243db20, L_0xaf243ddc0;
LS_0xaf3162f80_1_0 .concat8 [ 4 4 4 4], LS_0xaf3162f80_0_0, LS_0xaf3162f80_0_4, LS_0xaf3162f80_0_8, LS_0xaf3162f80_0_12;
LS_0xaf3162f80_1_4 .concat8 [ 4 4 3 0], LS_0xaf3162f80_0_16, LS_0xaf3162f80_0_20, LS_0xaf3162f80_0_24;
L_0xaf3162f80 .concat8 [ 16 11 0 0], LS_0xaf3162f80_1_0, LS_0xaf3162f80_1_4;
LS_0xaf3163020_0_0 .concat8 [ 1 1 1 1], L_0xaf243e0d0, L_0xaf2431c70, L_0xaf2431f10, L_0xaf24321b0;
LS_0xaf3163020_0_4 .concat8 [ 1 1 1 1], L_0xaf2432450, L_0xaf24326f0, L_0xaf2432990, L_0xaf2432c30;
LS_0xaf3163020_0_8 .concat8 [ 1 1 1 1], L_0xaf2432ed0, L_0xaf2433170, L_0xaf2433410, L_0xaf24336b0;
LS_0xaf3163020_0_12 .concat8 [ 1 1 1 1], L_0xaf2433950, L_0xaf2433bf0, L_0xaf2433e90, L_0xaf243c150;
LS_0xaf3163020_0_16 .concat8 [ 1 1 1 1], L_0xaf243c3f0, L_0xaf243c690, L_0xaf243c930, L_0xaf243cbd0;
LS_0xaf3163020_0_20 .concat8 [ 1 1 1 1], L_0xaf243ce70, L_0xaf243d110, L_0xaf243d3b0, L_0xaf243d650;
LS_0xaf3163020_0_24 .concat8 [ 1 1 1 0], L_0xaf243d8f0, L_0xaf243db90, L_0xaf243de30;
LS_0xaf3163020_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163020_0_0, LS_0xaf3163020_0_4, LS_0xaf3163020_0_8, LS_0xaf3163020_0_12;
LS_0xaf3163020_1_4 .concat8 [ 4 4 3 0], LS_0xaf3163020_0_16, LS_0xaf3163020_0_20, LS_0xaf3163020_0_24;
L_0xaf3163020 .concat8 [ 16 11 0 0], LS_0xaf3163020_1_0, LS_0xaf3163020_1_4;
L_0xaf24410e0 .part L_0xaf3162ee0, 26, 1;
S_0xaf2ae4c00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9a00 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2ae4d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae4c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa33c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2431c00/d .functor XOR 1, L_0xaf2429ea0, L_0xaf2429f40, C4<0>, C4<0>;
L_0xaf2431c00 .delay 1 (1,1,1) L_0xaf2431c00/d;
L_0xaf2431c70/d .functor XOR 1, L_0xaf2431c00, L_0xaf2429fe0, C4<0>, C4<0>;
L_0xaf2431c70 .delay 1 (1,1,1) L_0xaf2431c70/d;
L_0xaf2431ce0/d .functor NAND 1, L_0xaf2429ea0, L_0xaf2429f40, C4<1>, C4<1>;
L_0xaf2431ce0 .delay 1 (1,1,1) L_0xaf2431ce0/d;
L_0xaf2431d50/d .functor NAND 1, L_0xaf2429ea0, L_0xaf2429fe0, C4<1>, C4<1>;
L_0xaf2431d50 .delay 1 (1,1,1) L_0xaf2431d50/d;
L_0xaf2431dc0/d .functor NAND 1, L_0xaf2429f40, L_0xaf2429fe0, C4<1>, C4<1>;
L_0xaf2431dc0 .delay 1 (1,1,1) L_0xaf2431dc0/d;
L_0xaf2431e30/d .functor NAND 1, L_0xaf2431ce0, L_0xaf2431d50, L_0xaf2431dc0, C4<1>;
L_0xaf2431e30 .delay 1 (1,1,1) L_0xaf2431e30/d;
v0xaf2ae2a80_0 .net "Cin", 0 0, L_0xaf2429fe0;  1 drivers
v0xaf2ae2b20_0 .net "Cout", 0 0, L_0xaf2431e30;  1 drivers
v0xaf2ae2bc0_0 .net "P", 0 0, L_0xaf2431c00;  1 drivers
v0xaf2ae2c60_0 .net "S", 0 0, L_0xaf2431c70;  1 drivers
v0xaf2ae2d00_0 .net "a", 0 0, L_0xaf2429ea0;  1 drivers
v0xaf2ae2da0_0 .net "b", 0 0, L_0xaf2429f40;  1 drivers
v0xaf2ae2e40_0 .net "naCin", 0 0, L_0xaf2431d50;  1 drivers
v0xaf2ae2ee0_0 .net "nab", 0 0, L_0xaf2431ce0;  1 drivers
v0xaf2ae2f80_0 .net "nbCin", 0 0, L_0xaf2431dc0;  1 drivers
S_0xaf2ae4f00 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9a40 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2ae5080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae4f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2431ea0/d .functor XOR 1, L_0xaf242a080, L_0xaf242a120, C4<0>, C4<0>;
L_0xaf2431ea0 .delay 1 (1,1,1) L_0xaf2431ea0/d;
L_0xaf2431f10/d .functor XOR 1, L_0xaf2431ea0, L_0xaf242a1c0, C4<0>, C4<0>;
L_0xaf2431f10 .delay 1 (1,1,1) L_0xaf2431f10/d;
L_0xaf2431f80/d .functor NAND 1, L_0xaf242a080, L_0xaf242a120, C4<1>, C4<1>;
L_0xaf2431f80 .delay 1 (1,1,1) L_0xaf2431f80/d;
L_0xaf2431ff0/d .functor NAND 1, L_0xaf242a080, L_0xaf242a1c0, C4<1>, C4<1>;
L_0xaf2431ff0 .delay 1 (1,1,1) L_0xaf2431ff0/d;
L_0xaf2432060/d .functor NAND 1, L_0xaf242a120, L_0xaf242a1c0, C4<1>, C4<1>;
L_0xaf2432060 .delay 1 (1,1,1) L_0xaf2432060/d;
L_0xaf24320d0/d .functor NAND 1, L_0xaf2431f80, L_0xaf2431ff0, L_0xaf2432060, C4<1>;
L_0xaf24320d0 .delay 1 (1,1,1) L_0xaf24320d0/d;
v0xaf2ae3020_0 .net "Cin", 0 0, L_0xaf242a1c0;  1 drivers
v0xaf2ae30c0_0 .net "Cout", 0 0, L_0xaf24320d0;  1 drivers
v0xaf2ae3160_0 .net "P", 0 0, L_0xaf2431ea0;  1 drivers
v0xaf2ae3200_0 .net "S", 0 0, L_0xaf2431f10;  1 drivers
v0xaf2ae32a0_0 .net "a", 0 0, L_0xaf242a080;  1 drivers
v0xaf2ae3340_0 .net "b", 0 0, L_0xaf242a120;  1 drivers
v0xaf2ae33e0_0 .net "naCin", 0 0, L_0xaf2431ff0;  1 drivers
v0xaf2ae3480_0 .net "nab", 0 0, L_0xaf2431f80;  1 drivers
v0xaf2ae3520_0 .net "nbCin", 0 0, L_0xaf2432060;  1 drivers
S_0xaf2ae5200 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9a80 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2ae5380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae5200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa34c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2432140/d .functor XOR 1, L_0xaf242a260, L_0xaf242a300, C4<0>, C4<0>;
L_0xaf2432140 .delay 1 (1,1,1) L_0xaf2432140/d;
L_0xaf24321b0/d .functor XOR 1, L_0xaf2432140, L_0xaf242a3a0, C4<0>, C4<0>;
L_0xaf24321b0 .delay 1 (1,1,1) L_0xaf24321b0/d;
L_0xaf2432220/d .functor NAND 1, L_0xaf242a260, L_0xaf242a300, C4<1>, C4<1>;
L_0xaf2432220 .delay 1 (1,1,1) L_0xaf2432220/d;
L_0xaf2432290/d .functor NAND 1, L_0xaf242a260, L_0xaf242a3a0, C4<1>, C4<1>;
L_0xaf2432290 .delay 1 (1,1,1) L_0xaf2432290/d;
L_0xaf2432300/d .functor NAND 1, L_0xaf242a300, L_0xaf242a3a0, C4<1>, C4<1>;
L_0xaf2432300 .delay 1 (1,1,1) L_0xaf2432300/d;
L_0xaf2432370/d .functor NAND 1, L_0xaf2432220, L_0xaf2432290, L_0xaf2432300, C4<1>;
L_0xaf2432370 .delay 1 (1,1,1) L_0xaf2432370/d;
v0xaf2ae35c0_0 .net "Cin", 0 0, L_0xaf242a3a0;  1 drivers
v0xaf2ae3660_0 .net "Cout", 0 0, L_0xaf2432370;  1 drivers
v0xaf2ae3700_0 .net "P", 0 0, L_0xaf2432140;  1 drivers
v0xaf2ae37a0_0 .net "S", 0 0, L_0xaf24321b0;  1 drivers
v0xaf2ae3840_0 .net "a", 0 0, L_0xaf242a260;  1 drivers
v0xaf2ae38e0_0 .net "b", 0 0, L_0xaf242a300;  1 drivers
v0xaf2ae3980_0 .net "naCin", 0 0, L_0xaf2432290;  1 drivers
v0xaf2ae3a20_0 .net "nab", 0 0, L_0xaf2432220;  1 drivers
v0xaf2ae3ac0_0 .net "nbCin", 0 0, L_0xaf2432300;  1 drivers
S_0xaf2ae5500 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9ac0 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2ae5680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae5500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24323e0/d .functor XOR 1, L_0xaf242a440, L_0xaf242a4e0, C4<0>, C4<0>;
L_0xaf24323e0 .delay 1 (1,1,1) L_0xaf24323e0/d;
L_0xaf2432450/d .functor XOR 1, L_0xaf24323e0, L_0xaf242a580, C4<0>, C4<0>;
L_0xaf2432450 .delay 1 (1,1,1) L_0xaf2432450/d;
L_0xaf24324c0/d .functor NAND 1, L_0xaf242a440, L_0xaf242a4e0, C4<1>, C4<1>;
L_0xaf24324c0 .delay 1 (1,1,1) L_0xaf24324c0/d;
L_0xaf2432530/d .functor NAND 1, L_0xaf242a440, L_0xaf242a580, C4<1>, C4<1>;
L_0xaf2432530 .delay 1 (1,1,1) L_0xaf2432530/d;
L_0xaf24325a0/d .functor NAND 1, L_0xaf242a4e0, L_0xaf242a580, C4<1>, C4<1>;
L_0xaf24325a0 .delay 1 (1,1,1) L_0xaf24325a0/d;
L_0xaf2432610/d .functor NAND 1, L_0xaf24324c0, L_0xaf2432530, L_0xaf24325a0, C4<1>;
L_0xaf2432610 .delay 1 (1,1,1) L_0xaf2432610/d;
v0xaf2ae3b60_0 .net "Cin", 0 0, L_0xaf242a580;  1 drivers
v0xaf2ae3c00_0 .net "Cout", 0 0, L_0xaf2432610;  1 drivers
v0xaf2ae3ca0_0 .net "P", 0 0, L_0xaf24323e0;  1 drivers
v0xaf2ae3d40_0 .net "S", 0 0, L_0xaf2432450;  1 drivers
v0xaf2ae3de0_0 .net "a", 0 0, L_0xaf242a440;  1 drivers
v0xaf2ae3e80_0 .net "b", 0 0, L_0xaf242a4e0;  1 drivers
v0xaf2ae3f20_0 .net "naCin", 0 0, L_0xaf2432530;  1 drivers
v0xaf2ae8000_0 .net "nab", 0 0, L_0xaf24324c0;  1 drivers
v0xaf2ae80a0_0 .net "nbCin", 0 0, L_0xaf24325a0;  1 drivers
S_0xaf2ae5800 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9b40 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2ae5980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae5800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa35c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2432680/d .functor XOR 1, L_0xaf242a620, L_0xaf242a6c0, C4<0>, C4<0>;
L_0xaf2432680 .delay 1 (1,1,1) L_0xaf2432680/d;
L_0xaf24326f0/d .functor XOR 1, L_0xaf2432680, L_0xaf242a760, C4<0>, C4<0>;
L_0xaf24326f0 .delay 1 (1,1,1) L_0xaf24326f0/d;
L_0xaf2432760/d .functor NAND 1, L_0xaf242a620, L_0xaf242a6c0, C4<1>, C4<1>;
L_0xaf2432760 .delay 1 (1,1,1) L_0xaf2432760/d;
L_0xaf24327d0/d .functor NAND 1, L_0xaf242a620, L_0xaf242a760, C4<1>, C4<1>;
L_0xaf24327d0 .delay 1 (1,1,1) L_0xaf24327d0/d;
L_0xaf2432840/d .functor NAND 1, L_0xaf242a6c0, L_0xaf242a760, C4<1>, C4<1>;
L_0xaf2432840 .delay 1 (1,1,1) L_0xaf2432840/d;
L_0xaf24328b0/d .functor NAND 1, L_0xaf2432760, L_0xaf24327d0, L_0xaf2432840, C4<1>;
L_0xaf24328b0 .delay 1 (1,1,1) L_0xaf24328b0/d;
v0xaf2ae8140_0 .net "Cin", 0 0, L_0xaf242a760;  1 drivers
v0xaf2ae81e0_0 .net "Cout", 0 0, L_0xaf24328b0;  1 drivers
v0xaf2ae8280_0 .net "P", 0 0, L_0xaf2432680;  1 drivers
v0xaf2ae8320_0 .net "S", 0 0, L_0xaf24326f0;  1 drivers
v0xaf2ae83c0_0 .net "a", 0 0, L_0xaf242a620;  1 drivers
v0xaf2ae8460_0 .net "b", 0 0, L_0xaf242a6c0;  1 drivers
v0xaf2ae8500_0 .net "naCin", 0 0, L_0xaf24327d0;  1 drivers
v0xaf2ae85a0_0 .net "nab", 0 0, L_0xaf2432760;  1 drivers
v0xaf2ae8640_0 .net "nbCin", 0 0, L_0xaf2432840;  1 drivers
S_0xaf2ae5b00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9b80 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2ae5c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae5b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2432920/d .functor XOR 1, L_0xaf242a800, L_0xaf242a8a0, C4<0>, C4<0>;
L_0xaf2432920 .delay 1 (1,1,1) L_0xaf2432920/d;
L_0xaf2432990/d .functor XOR 1, L_0xaf2432920, L_0xaf242a9e0, C4<0>, C4<0>;
L_0xaf2432990 .delay 1 (1,1,1) L_0xaf2432990/d;
L_0xaf2432a00/d .functor NAND 1, L_0xaf242a800, L_0xaf242a8a0, C4<1>, C4<1>;
L_0xaf2432a00 .delay 1 (1,1,1) L_0xaf2432a00/d;
L_0xaf2432a70/d .functor NAND 1, L_0xaf242a800, L_0xaf242a9e0, C4<1>, C4<1>;
L_0xaf2432a70 .delay 1 (1,1,1) L_0xaf2432a70/d;
L_0xaf2432ae0/d .functor NAND 1, L_0xaf242a8a0, L_0xaf242a9e0, C4<1>, C4<1>;
L_0xaf2432ae0 .delay 1 (1,1,1) L_0xaf2432ae0/d;
L_0xaf2432b50/d .functor NAND 1, L_0xaf2432a00, L_0xaf2432a70, L_0xaf2432ae0, C4<1>;
L_0xaf2432b50 .delay 1 (1,1,1) L_0xaf2432b50/d;
v0xaf2ae86e0_0 .net "Cin", 0 0, L_0xaf242a9e0;  1 drivers
v0xaf2ae8780_0 .net "Cout", 0 0, L_0xaf2432b50;  1 drivers
v0xaf2ae8820_0 .net "P", 0 0, L_0xaf2432920;  1 drivers
v0xaf2ae88c0_0 .net "S", 0 0, L_0xaf2432990;  1 drivers
v0xaf2ae8960_0 .net "a", 0 0, L_0xaf242a800;  1 drivers
v0xaf2ae8a00_0 .net "b", 0 0, L_0xaf242a8a0;  1 drivers
v0xaf2ae8aa0_0 .net "naCin", 0 0, L_0xaf2432a70;  1 drivers
v0xaf2ae8b40_0 .net "nab", 0 0, L_0xaf2432a00;  1 drivers
v0xaf2ae8be0_0 .net "nbCin", 0 0, L_0xaf2432ae0;  1 drivers
S_0xaf2ae5e00 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9bc0 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2ae5f80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae5e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa36c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2432bc0/d .functor XOR 1, L_0xaf242aa80, L_0xaf242ab20, C4<0>, C4<0>;
L_0xaf2432bc0 .delay 1 (1,1,1) L_0xaf2432bc0/d;
L_0xaf2432c30/d .functor XOR 1, L_0xaf2432bc0, L_0xaf242abc0, C4<0>, C4<0>;
L_0xaf2432c30 .delay 1 (1,1,1) L_0xaf2432c30/d;
L_0xaf2432ca0/d .functor NAND 1, L_0xaf242aa80, L_0xaf242ab20, C4<1>, C4<1>;
L_0xaf2432ca0 .delay 1 (1,1,1) L_0xaf2432ca0/d;
L_0xaf2432d10/d .functor NAND 1, L_0xaf242aa80, L_0xaf242abc0, C4<1>, C4<1>;
L_0xaf2432d10 .delay 1 (1,1,1) L_0xaf2432d10/d;
L_0xaf2432d80/d .functor NAND 1, L_0xaf242ab20, L_0xaf242abc0, C4<1>, C4<1>;
L_0xaf2432d80 .delay 1 (1,1,1) L_0xaf2432d80/d;
L_0xaf2432df0/d .functor NAND 1, L_0xaf2432ca0, L_0xaf2432d10, L_0xaf2432d80, C4<1>;
L_0xaf2432df0 .delay 1 (1,1,1) L_0xaf2432df0/d;
v0xaf2ae8c80_0 .net "Cin", 0 0, L_0xaf242abc0;  1 drivers
v0xaf2ae8d20_0 .net "Cout", 0 0, L_0xaf2432df0;  1 drivers
v0xaf2ae8dc0_0 .net "P", 0 0, L_0xaf2432bc0;  1 drivers
v0xaf2ae8e60_0 .net "S", 0 0, L_0xaf2432c30;  1 drivers
v0xaf2ae8f00_0 .net "a", 0 0, L_0xaf242aa80;  1 drivers
v0xaf2ae8fa0_0 .net "b", 0 0, L_0xaf242ab20;  1 drivers
v0xaf2ae9040_0 .net "naCin", 0 0, L_0xaf2432d10;  1 drivers
v0xaf2ae90e0_0 .net "nab", 0 0, L_0xaf2432ca0;  1 drivers
v0xaf2ae9180_0 .net "nbCin", 0 0, L_0xaf2432d80;  1 drivers
S_0xaf2ae6100 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9c00 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2ae6280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae6100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2432e60/d .functor XOR 1, L_0xaf242a940, L_0xaf242ac60, C4<0>, C4<0>;
L_0xaf2432e60 .delay 1 (1,1,1) L_0xaf2432e60/d;
L_0xaf2432ed0/d .functor XOR 1, L_0xaf2432e60, L_0xaf242ad00, C4<0>, C4<0>;
L_0xaf2432ed0 .delay 1 (1,1,1) L_0xaf2432ed0/d;
L_0xaf2432f40/d .functor NAND 1, L_0xaf242a940, L_0xaf242ac60, C4<1>, C4<1>;
L_0xaf2432f40 .delay 1 (1,1,1) L_0xaf2432f40/d;
L_0xaf2432fb0/d .functor NAND 1, L_0xaf242a940, L_0xaf242ad00, C4<1>, C4<1>;
L_0xaf2432fb0 .delay 1 (1,1,1) L_0xaf2432fb0/d;
L_0xaf2433020/d .functor NAND 1, L_0xaf242ac60, L_0xaf242ad00, C4<1>, C4<1>;
L_0xaf2433020 .delay 1 (1,1,1) L_0xaf2433020/d;
L_0xaf2433090/d .functor NAND 1, L_0xaf2432f40, L_0xaf2432fb0, L_0xaf2433020, C4<1>;
L_0xaf2433090 .delay 1 (1,1,1) L_0xaf2433090/d;
v0xaf2ae9220_0 .net "Cin", 0 0, L_0xaf242ad00;  1 drivers
v0xaf2ae92c0_0 .net "Cout", 0 0, L_0xaf2433090;  1 drivers
v0xaf2ae9360_0 .net "P", 0 0, L_0xaf2432e60;  1 drivers
v0xaf2ae9400_0 .net "S", 0 0, L_0xaf2432ed0;  1 drivers
v0xaf2ae94a0_0 .net "a", 0 0, L_0xaf242a940;  1 drivers
v0xaf2ae9540_0 .net "b", 0 0, L_0xaf242ac60;  1 drivers
v0xaf2ae95e0_0 .net "naCin", 0 0, L_0xaf2432fb0;  1 drivers
v0xaf2ae9680_0 .net "nab", 0 0, L_0xaf2432f40;  1 drivers
v0xaf2ae9720_0 .net "nbCin", 0 0, L_0xaf2433020;  1 drivers
S_0xaf2ae6400 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9b00 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2ae6580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2433100/d .functor XOR 1, L_0xaf242ada0, L_0xaf242ae40, C4<0>, C4<0>;
L_0xaf2433100 .delay 1 (1,1,1) L_0xaf2433100/d;
L_0xaf2433170/d .functor XOR 1, L_0xaf2433100, L_0xaf242aee0, C4<0>, C4<0>;
L_0xaf2433170 .delay 1 (1,1,1) L_0xaf2433170/d;
L_0xaf24331e0/d .functor NAND 1, L_0xaf242ada0, L_0xaf242ae40, C4<1>, C4<1>;
L_0xaf24331e0 .delay 1 (1,1,1) L_0xaf24331e0/d;
L_0xaf2433250/d .functor NAND 1, L_0xaf242ada0, L_0xaf242aee0, C4<1>, C4<1>;
L_0xaf2433250 .delay 1 (1,1,1) L_0xaf2433250/d;
L_0xaf24332c0/d .functor NAND 1, L_0xaf242ae40, L_0xaf242aee0, C4<1>, C4<1>;
L_0xaf24332c0 .delay 1 (1,1,1) L_0xaf24332c0/d;
L_0xaf2433330/d .functor NAND 1, L_0xaf24331e0, L_0xaf2433250, L_0xaf24332c0, C4<1>;
L_0xaf2433330 .delay 1 (1,1,1) L_0xaf2433330/d;
v0xaf2ae97c0_0 .net "Cin", 0 0, L_0xaf242aee0;  1 drivers
v0xaf2ae9860_0 .net "Cout", 0 0, L_0xaf2433330;  1 drivers
v0xaf2ae9900_0 .net "P", 0 0, L_0xaf2433100;  1 drivers
v0xaf2ae99a0_0 .net "S", 0 0, L_0xaf2433170;  1 drivers
v0xaf2ae9a40_0 .net "a", 0 0, L_0xaf242ada0;  1 drivers
v0xaf2ae9ae0_0 .net "b", 0 0, L_0xaf242ae40;  1 drivers
v0xaf2ae9b80_0 .net "naCin", 0 0, L_0xaf2433250;  1 drivers
v0xaf2ae9c20_0 .net "nab", 0 0, L_0xaf24331e0;  1 drivers
v0xaf2ae9cc0_0 .net "nbCin", 0 0, L_0xaf24332c0;  1 drivers
S_0xaf2ae6700 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9c40 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2ae6880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae6700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa38c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24333a0/d .functor XOR 1, L_0xaf242af80, L_0xaf242b020, C4<0>, C4<0>;
L_0xaf24333a0 .delay 1 (1,1,1) L_0xaf24333a0/d;
L_0xaf2433410/d .functor XOR 1, L_0xaf24333a0, L_0xaf242b0c0, C4<0>, C4<0>;
L_0xaf2433410 .delay 1 (1,1,1) L_0xaf2433410/d;
L_0xaf2433480/d .functor NAND 1, L_0xaf242af80, L_0xaf242b020, C4<1>, C4<1>;
L_0xaf2433480 .delay 1 (1,1,1) L_0xaf2433480/d;
L_0xaf24334f0/d .functor NAND 1, L_0xaf242af80, L_0xaf242b0c0, C4<1>, C4<1>;
L_0xaf24334f0 .delay 1 (1,1,1) L_0xaf24334f0/d;
L_0xaf2433560/d .functor NAND 1, L_0xaf242b020, L_0xaf242b0c0, C4<1>, C4<1>;
L_0xaf2433560 .delay 1 (1,1,1) L_0xaf2433560/d;
L_0xaf24335d0/d .functor NAND 1, L_0xaf2433480, L_0xaf24334f0, L_0xaf2433560, C4<1>;
L_0xaf24335d0 .delay 1 (1,1,1) L_0xaf24335d0/d;
v0xaf2ae9d60_0 .net "Cin", 0 0, L_0xaf242b0c0;  1 drivers
v0xaf2ae9e00_0 .net "Cout", 0 0, L_0xaf24335d0;  1 drivers
v0xaf2ae9ea0_0 .net "P", 0 0, L_0xaf24333a0;  1 drivers
v0xaf2ae9f40_0 .net "S", 0 0, L_0xaf2433410;  1 drivers
v0xaf2ae9fe0_0 .net "a", 0 0, L_0xaf242af80;  1 drivers
v0xaf2aea080_0 .net "b", 0 0, L_0xaf242b020;  1 drivers
v0xaf2aea120_0 .net "naCin", 0 0, L_0xaf24334f0;  1 drivers
v0xaf2aea1c0_0 .net "nab", 0 0, L_0xaf2433480;  1 drivers
v0xaf2aea260_0 .net "nbCin", 0 0, L_0xaf2433560;  1 drivers
S_0xaf2ae6a00 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9c80 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2ae6b80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae6a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2433640/d .functor XOR 1, L_0xaf242b160, L_0xaf242b200, C4<0>, C4<0>;
L_0xaf2433640 .delay 1 (1,1,1) L_0xaf2433640/d;
L_0xaf24336b0/d .functor XOR 1, L_0xaf2433640, L_0xaf242b2a0, C4<0>, C4<0>;
L_0xaf24336b0 .delay 1 (1,1,1) L_0xaf24336b0/d;
L_0xaf2433720/d .functor NAND 1, L_0xaf242b160, L_0xaf242b200, C4<1>, C4<1>;
L_0xaf2433720 .delay 1 (1,1,1) L_0xaf2433720/d;
L_0xaf2433790/d .functor NAND 1, L_0xaf242b160, L_0xaf242b2a0, C4<1>, C4<1>;
L_0xaf2433790 .delay 1 (1,1,1) L_0xaf2433790/d;
L_0xaf2433800/d .functor NAND 1, L_0xaf242b200, L_0xaf242b2a0, C4<1>, C4<1>;
L_0xaf2433800 .delay 1 (1,1,1) L_0xaf2433800/d;
L_0xaf2433870/d .functor NAND 1, L_0xaf2433720, L_0xaf2433790, L_0xaf2433800, C4<1>;
L_0xaf2433870 .delay 1 (1,1,1) L_0xaf2433870/d;
v0xaf2aea300_0 .net "Cin", 0 0, L_0xaf242b2a0;  1 drivers
v0xaf2aea3a0_0 .net "Cout", 0 0, L_0xaf2433870;  1 drivers
v0xaf2aea440_0 .net "P", 0 0, L_0xaf2433640;  1 drivers
v0xaf2aea4e0_0 .net "S", 0 0, L_0xaf24336b0;  1 drivers
v0xaf2aea580_0 .net "a", 0 0, L_0xaf242b160;  1 drivers
v0xaf2aea620_0 .net "b", 0 0, L_0xaf242b200;  1 drivers
v0xaf2aea6c0_0 .net "naCin", 0 0, L_0xaf2433790;  1 drivers
v0xaf2aea760_0 .net "nab", 0 0, L_0xaf2433720;  1 drivers
v0xaf2aea800_0 .net "nbCin", 0 0, L_0xaf2433800;  1 drivers
S_0xaf2ae6d00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9cc0 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2ae6e80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae6d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa39c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24338e0/d .functor XOR 1, L_0xaf242b340, L_0xaf242b3e0, C4<0>, C4<0>;
L_0xaf24338e0 .delay 1 (1,1,1) L_0xaf24338e0/d;
L_0xaf2433950/d .functor XOR 1, L_0xaf24338e0, L_0xaf242b480, C4<0>, C4<0>;
L_0xaf2433950 .delay 1 (1,1,1) L_0xaf2433950/d;
L_0xaf24339c0/d .functor NAND 1, L_0xaf242b340, L_0xaf242b3e0, C4<1>, C4<1>;
L_0xaf24339c0 .delay 1 (1,1,1) L_0xaf24339c0/d;
L_0xaf2433a30/d .functor NAND 1, L_0xaf242b340, L_0xaf242b480, C4<1>, C4<1>;
L_0xaf2433a30 .delay 1 (1,1,1) L_0xaf2433a30/d;
L_0xaf2433aa0/d .functor NAND 1, L_0xaf242b3e0, L_0xaf242b480, C4<1>, C4<1>;
L_0xaf2433aa0 .delay 1 (1,1,1) L_0xaf2433aa0/d;
L_0xaf2433b10/d .functor NAND 1, L_0xaf24339c0, L_0xaf2433a30, L_0xaf2433aa0, C4<1>;
L_0xaf2433b10 .delay 1 (1,1,1) L_0xaf2433b10/d;
v0xaf2aea8a0_0 .net "Cin", 0 0, L_0xaf242b480;  1 drivers
v0xaf2aea940_0 .net "Cout", 0 0, L_0xaf2433b10;  1 drivers
v0xaf2aea9e0_0 .net "P", 0 0, L_0xaf24338e0;  1 drivers
v0xaf2aeaa80_0 .net "S", 0 0, L_0xaf2433950;  1 drivers
v0xaf2aeab20_0 .net "a", 0 0, L_0xaf242b340;  1 drivers
v0xaf2aeabc0_0 .net "b", 0 0, L_0xaf242b3e0;  1 drivers
v0xaf2aeac60_0 .net "naCin", 0 0, L_0xaf2433a30;  1 drivers
v0xaf2aead00_0 .net "nab", 0 0, L_0xaf24339c0;  1 drivers
v0xaf2aeada0_0 .net "nbCin", 0 0, L_0xaf2433aa0;  1 drivers
S_0xaf2ae7000 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9d00 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2ae7180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae7000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2433b80/d .functor XOR 1, L_0xaf242b520, L_0xaf242b5c0, C4<0>, C4<0>;
L_0xaf2433b80 .delay 1 (1,1,1) L_0xaf2433b80/d;
L_0xaf2433bf0/d .functor XOR 1, L_0xaf2433b80, L_0xaf242b660, C4<0>, C4<0>;
L_0xaf2433bf0 .delay 1 (1,1,1) L_0xaf2433bf0/d;
L_0xaf2433c60/d .functor NAND 1, L_0xaf242b520, L_0xaf242b5c0, C4<1>, C4<1>;
L_0xaf2433c60 .delay 1 (1,1,1) L_0xaf2433c60/d;
L_0xaf2433cd0/d .functor NAND 1, L_0xaf242b520, L_0xaf242b660, C4<1>, C4<1>;
L_0xaf2433cd0 .delay 1 (1,1,1) L_0xaf2433cd0/d;
L_0xaf2433d40/d .functor NAND 1, L_0xaf242b5c0, L_0xaf242b660, C4<1>, C4<1>;
L_0xaf2433d40 .delay 1 (1,1,1) L_0xaf2433d40/d;
L_0xaf2433db0/d .functor NAND 1, L_0xaf2433c60, L_0xaf2433cd0, L_0xaf2433d40, C4<1>;
L_0xaf2433db0 .delay 1 (1,1,1) L_0xaf2433db0/d;
v0xaf2aeae40_0 .net "Cin", 0 0, L_0xaf242b660;  1 drivers
v0xaf2aeaee0_0 .net "Cout", 0 0, L_0xaf2433db0;  1 drivers
v0xaf2aeaf80_0 .net "P", 0 0, L_0xaf2433b80;  1 drivers
v0xaf2aeb020_0 .net "S", 0 0, L_0xaf2433bf0;  1 drivers
v0xaf2aeb0c0_0 .net "a", 0 0, L_0xaf242b520;  1 drivers
v0xaf2aeb160_0 .net "b", 0 0, L_0xaf242b5c0;  1 drivers
v0xaf2aeb200_0 .net "naCin", 0 0, L_0xaf2433cd0;  1 drivers
v0xaf2aeb2a0_0 .net "nab", 0 0, L_0xaf2433c60;  1 drivers
v0xaf2aeb340_0 .net "nbCin", 0 0, L_0xaf2433d40;  1 drivers
S_0xaf2ae7300 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9d40 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2ae7480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae7300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2433e20/d .functor XOR 1, L_0xaf242b700, L_0xaf242b7a0, C4<0>, C4<0>;
L_0xaf2433e20 .delay 1 (1,1,1) L_0xaf2433e20/d;
L_0xaf2433e90/d .functor XOR 1, L_0xaf2433e20, L_0xaf242b840, C4<0>, C4<0>;
L_0xaf2433e90 .delay 1 (1,1,1) L_0xaf2433e90/d;
L_0xaf2433f00/d .functor NAND 1, L_0xaf242b700, L_0xaf242b7a0, C4<1>, C4<1>;
L_0xaf2433f00 .delay 1 (1,1,1) L_0xaf2433f00/d;
L_0xaf2433f70/d .functor NAND 1, L_0xaf242b700, L_0xaf242b840, C4<1>, C4<1>;
L_0xaf2433f70 .delay 1 (1,1,1) L_0xaf2433f70/d;
L_0xaf243c000/d .functor NAND 1, L_0xaf242b7a0, L_0xaf242b840, C4<1>, C4<1>;
L_0xaf243c000 .delay 1 (1,1,1) L_0xaf243c000/d;
L_0xaf243c070/d .functor NAND 1, L_0xaf2433f00, L_0xaf2433f70, L_0xaf243c000, C4<1>;
L_0xaf243c070 .delay 1 (1,1,1) L_0xaf243c070/d;
v0xaf2aeb3e0_0 .net "Cin", 0 0, L_0xaf242b840;  1 drivers
v0xaf2aeb480_0 .net "Cout", 0 0, L_0xaf243c070;  1 drivers
v0xaf2aeb520_0 .net "P", 0 0, L_0xaf2433e20;  1 drivers
v0xaf2aeb5c0_0 .net "S", 0 0, L_0xaf2433e90;  1 drivers
v0xaf2aeb660_0 .net "a", 0 0, L_0xaf242b700;  1 drivers
v0xaf2aeb700_0 .net "b", 0 0, L_0xaf242b7a0;  1 drivers
v0xaf2aeb7a0_0 .net "naCin", 0 0, L_0xaf2433f70;  1 drivers
v0xaf2aeb840_0 .net "nab", 0 0, L_0xaf2433f00;  1 drivers
v0xaf2aeb8e0_0 .net "nbCin", 0 0, L_0xaf243c000;  1 drivers
S_0xaf2ae7600 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9d80 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2ae7780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae7600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243c0e0/d .functor XOR 1, L_0xaf242b8e0, L_0xaf242b980, C4<0>, C4<0>;
L_0xaf243c0e0 .delay 1 (1,1,1) L_0xaf243c0e0/d;
L_0xaf243c150/d .functor XOR 1, L_0xaf243c0e0, L_0xaf242ba20, C4<0>, C4<0>;
L_0xaf243c150 .delay 1 (1,1,1) L_0xaf243c150/d;
L_0xaf243c1c0/d .functor NAND 1, L_0xaf242b8e0, L_0xaf242b980, C4<1>, C4<1>;
L_0xaf243c1c0 .delay 1 (1,1,1) L_0xaf243c1c0/d;
L_0xaf243c230/d .functor NAND 1, L_0xaf242b8e0, L_0xaf242ba20, C4<1>, C4<1>;
L_0xaf243c230 .delay 1 (1,1,1) L_0xaf243c230/d;
L_0xaf243c2a0/d .functor NAND 1, L_0xaf242b980, L_0xaf242ba20, C4<1>, C4<1>;
L_0xaf243c2a0 .delay 1 (1,1,1) L_0xaf243c2a0/d;
L_0xaf243c310/d .functor NAND 1, L_0xaf243c1c0, L_0xaf243c230, L_0xaf243c2a0, C4<1>;
L_0xaf243c310 .delay 1 (1,1,1) L_0xaf243c310/d;
v0xaf2aeb980_0 .net "Cin", 0 0, L_0xaf242ba20;  1 drivers
v0xaf2aeba20_0 .net "Cout", 0 0, L_0xaf243c310;  1 drivers
v0xaf2aebac0_0 .net "P", 0 0, L_0xaf243c0e0;  1 drivers
v0xaf2aebb60_0 .net "S", 0 0, L_0xaf243c150;  1 drivers
v0xaf2aebc00_0 .net "a", 0 0, L_0xaf242b8e0;  1 drivers
v0xaf2aebca0_0 .net "b", 0 0, L_0xaf242b980;  1 drivers
v0xaf2aebd40_0 .net "naCin", 0 0, L_0xaf243c230;  1 drivers
v0xaf2aebde0_0 .net "nab", 0 0, L_0xaf243c1c0;  1 drivers
v0xaf2aebe80_0 .net "nbCin", 0 0, L_0xaf243c2a0;  1 drivers
S_0xaf2ae7900 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9dc0 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2ae7a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae7900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243c380/d .functor XOR 1, L_0xaf242bac0, L_0xaf242bb60, C4<0>, C4<0>;
L_0xaf243c380 .delay 1 (1,1,1) L_0xaf243c380/d;
L_0xaf243c3f0/d .functor XOR 1, L_0xaf243c380, L_0xaf242bc00, C4<0>, C4<0>;
L_0xaf243c3f0 .delay 1 (1,1,1) L_0xaf243c3f0/d;
L_0xaf243c460/d .functor NAND 1, L_0xaf242bac0, L_0xaf242bb60, C4<1>, C4<1>;
L_0xaf243c460 .delay 1 (1,1,1) L_0xaf243c460/d;
L_0xaf243c4d0/d .functor NAND 1, L_0xaf242bac0, L_0xaf242bc00, C4<1>, C4<1>;
L_0xaf243c4d0 .delay 1 (1,1,1) L_0xaf243c4d0/d;
L_0xaf243c540/d .functor NAND 1, L_0xaf242bb60, L_0xaf242bc00, C4<1>, C4<1>;
L_0xaf243c540 .delay 1 (1,1,1) L_0xaf243c540/d;
L_0xaf243c5b0/d .functor NAND 1, L_0xaf243c460, L_0xaf243c4d0, L_0xaf243c540, C4<1>;
L_0xaf243c5b0 .delay 1 (1,1,1) L_0xaf243c5b0/d;
v0xaf2aebf20_0 .net "Cin", 0 0, L_0xaf242bc00;  1 drivers
v0xaf2aec000_0 .net "Cout", 0 0, L_0xaf243c5b0;  1 drivers
v0xaf2aec0a0_0 .net "P", 0 0, L_0xaf243c380;  1 drivers
v0xaf2aec140_0 .net "S", 0 0, L_0xaf243c3f0;  1 drivers
v0xaf2aec1e0_0 .net "a", 0 0, L_0xaf242bac0;  1 drivers
v0xaf2aec280_0 .net "b", 0 0, L_0xaf242bb60;  1 drivers
v0xaf2aec320_0 .net "naCin", 0 0, L_0xaf243c4d0;  1 drivers
v0xaf2aec3c0_0 .net "nab", 0 0, L_0xaf243c460;  1 drivers
v0xaf2aec460_0 .net "nbCin", 0 0, L_0xaf243c540;  1 drivers
S_0xaf2ae7c00 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9e00 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2ae7d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2ae7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa37c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243c620/d .functor XOR 1, L_0xaf242bca0, L_0xaf242bd40, C4<0>, C4<0>;
L_0xaf243c620 .delay 1 (1,1,1) L_0xaf243c620/d;
L_0xaf243c690/d .functor XOR 1, L_0xaf243c620, L_0xaf242bde0, C4<0>, C4<0>;
L_0xaf243c690 .delay 1 (1,1,1) L_0xaf243c690/d;
L_0xaf243c700/d .functor NAND 1, L_0xaf242bca0, L_0xaf242bd40, C4<1>, C4<1>;
L_0xaf243c700 .delay 1 (1,1,1) L_0xaf243c700/d;
L_0xaf243c770/d .functor NAND 1, L_0xaf242bca0, L_0xaf242bde0, C4<1>, C4<1>;
L_0xaf243c770 .delay 1 (1,1,1) L_0xaf243c770/d;
L_0xaf243c7e0/d .functor NAND 1, L_0xaf242bd40, L_0xaf242bde0, C4<1>, C4<1>;
L_0xaf243c7e0 .delay 1 (1,1,1) L_0xaf243c7e0/d;
L_0xaf243c850/d .functor NAND 1, L_0xaf243c700, L_0xaf243c770, L_0xaf243c7e0, C4<1>;
L_0xaf243c850 .delay 1 (1,1,1) L_0xaf243c850/d;
v0xaf2aec500_0 .net "Cin", 0 0, L_0xaf242bde0;  1 drivers
v0xaf2aec5a0_0 .net "Cout", 0 0, L_0xaf243c850;  1 drivers
v0xaf2aec640_0 .net "P", 0 0, L_0xaf243c620;  1 drivers
v0xaf2aec6e0_0 .net "S", 0 0, L_0xaf243c690;  1 drivers
v0xaf2aec780_0 .net "a", 0 0, L_0xaf242bca0;  1 drivers
v0xaf2aec820_0 .net "b", 0 0, L_0xaf242bd40;  1 drivers
v0xaf2aec8c0_0 .net "naCin", 0 0, L_0xaf243c770;  1 drivers
v0xaf2aec960_0 .net "nab", 0 0, L_0xaf243c700;  1 drivers
v0xaf2aeca00_0 .net "nbCin", 0 0, L_0xaf243c7e0;  1 drivers
S_0xaf2af0000 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9e40 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2af0180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243c8c0/d .functor XOR 1, L_0xaf242be80, L_0xaf242bf20, C4<0>, C4<0>;
L_0xaf243c8c0 .delay 1 (1,1,1) L_0xaf243c8c0/d;
L_0xaf243c930/d .functor XOR 1, L_0xaf243c8c0, L_0xaf2440000, C4<0>, C4<0>;
L_0xaf243c930 .delay 1 (1,1,1) L_0xaf243c930/d;
L_0xaf243c9a0/d .functor NAND 1, L_0xaf242be80, L_0xaf242bf20, C4<1>, C4<1>;
L_0xaf243c9a0 .delay 1 (1,1,1) L_0xaf243c9a0/d;
L_0xaf243ca10/d .functor NAND 1, L_0xaf242be80, L_0xaf2440000, C4<1>, C4<1>;
L_0xaf243ca10 .delay 1 (1,1,1) L_0xaf243ca10/d;
L_0xaf243ca80/d .functor NAND 1, L_0xaf242bf20, L_0xaf2440000, C4<1>, C4<1>;
L_0xaf243ca80 .delay 1 (1,1,1) L_0xaf243ca80/d;
L_0xaf243caf0/d .functor NAND 1, L_0xaf243c9a0, L_0xaf243ca10, L_0xaf243ca80, C4<1>;
L_0xaf243caf0 .delay 1 (1,1,1) L_0xaf243caf0/d;
v0xaf2aecaa0_0 .net "Cin", 0 0, L_0xaf2440000;  1 drivers
v0xaf2aecb40_0 .net "Cout", 0 0, L_0xaf243caf0;  1 drivers
v0xaf2aecbe0_0 .net "P", 0 0, L_0xaf243c8c0;  1 drivers
v0xaf2aecc80_0 .net "S", 0 0, L_0xaf243c930;  1 drivers
v0xaf2aecd20_0 .net "a", 0 0, L_0xaf242be80;  1 drivers
v0xaf2aecdc0_0 .net "b", 0 0, L_0xaf242bf20;  1 drivers
v0xaf2aece60_0 .net "naCin", 0 0, L_0xaf243ca10;  1 drivers
v0xaf2aecf00_0 .net "nab", 0 0, L_0xaf243c9a0;  1 drivers
v0xaf2aecfa0_0 .net "nbCin", 0 0, L_0xaf243ca80;  1 drivers
S_0xaf2af0300 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9e80 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2af0480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243cb60/d .functor XOR 1, L_0xaf24400a0, L_0xaf2440140, C4<0>, C4<0>;
L_0xaf243cb60 .delay 1 (1,1,1) L_0xaf243cb60/d;
L_0xaf243cbd0/d .functor XOR 1, L_0xaf243cb60, L_0xaf24401e0, C4<0>, C4<0>;
L_0xaf243cbd0 .delay 1 (1,1,1) L_0xaf243cbd0/d;
L_0xaf243cc40/d .functor NAND 1, L_0xaf24400a0, L_0xaf2440140, C4<1>, C4<1>;
L_0xaf243cc40 .delay 1 (1,1,1) L_0xaf243cc40/d;
L_0xaf243ccb0/d .functor NAND 1, L_0xaf24400a0, L_0xaf24401e0, C4<1>, C4<1>;
L_0xaf243ccb0 .delay 1 (1,1,1) L_0xaf243ccb0/d;
L_0xaf243cd20/d .functor NAND 1, L_0xaf2440140, L_0xaf24401e0, C4<1>, C4<1>;
L_0xaf243cd20 .delay 1 (1,1,1) L_0xaf243cd20/d;
L_0xaf243cd90/d .functor NAND 1, L_0xaf243cc40, L_0xaf243ccb0, L_0xaf243cd20, C4<1>;
L_0xaf243cd90 .delay 1 (1,1,1) L_0xaf243cd90/d;
v0xaf2aed040_0 .net "Cin", 0 0, L_0xaf24401e0;  1 drivers
v0xaf2aed0e0_0 .net "Cout", 0 0, L_0xaf243cd90;  1 drivers
v0xaf2aed180_0 .net "P", 0 0, L_0xaf243cb60;  1 drivers
v0xaf2aed220_0 .net "S", 0 0, L_0xaf243cbd0;  1 drivers
v0xaf2aed2c0_0 .net "a", 0 0, L_0xaf24400a0;  1 drivers
v0xaf2aed360_0 .net "b", 0 0, L_0xaf2440140;  1 drivers
v0xaf2aed400_0 .net "naCin", 0 0, L_0xaf243ccb0;  1 drivers
v0xaf2aed4a0_0 .net "nab", 0 0, L_0xaf243cc40;  1 drivers
v0xaf2aed540_0 .net "nbCin", 0 0, L_0xaf243cd20;  1 drivers
S_0xaf2af0600 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9ec0 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2af0780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243ce00/d .functor XOR 1, L_0xaf2440280, L_0xaf2440320, C4<0>, C4<0>;
L_0xaf243ce00 .delay 1 (1,1,1) L_0xaf243ce00/d;
L_0xaf243ce70/d .functor XOR 1, L_0xaf243ce00, L_0xaf24403c0, C4<0>, C4<0>;
L_0xaf243ce70 .delay 1 (1,1,1) L_0xaf243ce70/d;
L_0xaf243cee0/d .functor NAND 1, L_0xaf2440280, L_0xaf2440320, C4<1>, C4<1>;
L_0xaf243cee0 .delay 1 (1,1,1) L_0xaf243cee0/d;
L_0xaf243cf50/d .functor NAND 1, L_0xaf2440280, L_0xaf24403c0, C4<1>, C4<1>;
L_0xaf243cf50 .delay 1 (1,1,1) L_0xaf243cf50/d;
L_0xaf243cfc0/d .functor NAND 1, L_0xaf2440320, L_0xaf24403c0, C4<1>, C4<1>;
L_0xaf243cfc0 .delay 1 (1,1,1) L_0xaf243cfc0/d;
L_0xaf243d030/d .functor NAND 1, L_0xaf243cee0, L_0xaf243cf50, L_0xaf243cfc0, C4<1>;
L_0xaf243d030 .delay 1 (1,1,1) L_0xaf243d030/d;
v0xaf2aed5e0_0 .net "Cin", 0 0, L_0xaf24403c0;  1 drivers
v0xaf2aed680_0 .net "Cout", 0 0, L_0xaf243d030;  1 drivers
v0xaf2aed720_0 .net "P", 0 0, L_0xaf243ce00;  1 drivers
v0xaf2aed7c0_0 .net "S", 0 0, L_0xaf243ce70;  1 drivers
v0xaf2aed860_0 .net "a", 0 0, L_0xaf2440280;  1 drivers
v0xaf2aed900_0 .net "b", 0 0, L_0xaf2440320;  1 drivers
v0xaf2aed9a0_0 .net "naCin", 0 0, L_0xaf243cf50;  1 drivers
v0xaf2aeda40_0 .net "nab", 0 0, L_0xaf243cee0;  1 drivers
v0xaf2aedae0_0 .net "nbCin", 0 0, L_0xaf243cfc0;  1 drivers
S_0xaf2af0900 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9f00 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2af0a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243d0a0/d .functor XOR 1, L_0xaf2440460, L_0xaf2440500, C4<0>, C4<0>;
L_0xaf243d0a0 .delay 1 (1,1,1) L_0xaf243d0a0/d;
L_0xaf243d110/d .functor XOR 1, L_0xaf243d0a0, L_0xaf24405a0, C4<0>, C4<0>;
L_0xaf243d110 .delay 1 (1,1,1) L_0xaf243d110/d;
L_0xaf243d180/d .functor NAND 1, L_0xaf2440460, L_0xaf2440500, C4<1>, C4<1>;
L_0xaf243d180 .delay 1 (1,1,1) L_0xaf243d180/d;
L_0xaf243d1f0/d .functor NAND 1, L_0xaf2440460, L_0xaf24405a0, C4<1>, C4<1>;
L_0xaf243d1f0 .delay 1 (1,1,1) L_0xaf243d1f0/d;
L_0xaf243d260/d .functor NAND 1, L_0xaf2440500, L_0xaf24405a0, C4<1>, C4<1>;
L_0xaf243d260 .delay 1 (1,1,1) L_0xaf243d260/d;
L_0xaf243d2d0/d .functor NAND 1, L_0xaf243d180, L_0xaf243d1f0, L_0xaf243d260, C4<1>;
L_0xaf243d2d0 .delay 1 (1,1,1) L_0xaf243d2d0/d;
v0xaf2aedb80_0 .net "Cin", 0 0, L_0xaf24405a0;  1 drivers
v0xaf2aedc20_0 .net "Cout", 0 0, L_0xaf243d2d0;  1 drivers
v0xaf2aedcc0_0 .net "P", 0 0, L_0xaf243d0a0;  1 drivers
v0xaf2aedd60_0 .net "S", 0 0, L_0xaf243d110;  1 drivers
v0xaf2aede00_0 .net "a", 0 0, L_0xaf2440460;  1 drivers
v0xaf2aedea0_0 .net "b", 0 0, L_0xaf2440500;  1 drivers
v0xaf2aedf40_0 .net "naCin", 0 0, L_0xaf243d1f0;  1 drivers
v0xaf2aedfe0_0 .net "nab", 0 0, L_0xaf243d180;  1 drivers
v0xaf2aee080_0 .net "nbCin", 0 0, L_0xaf243d260;  1 drivers
S_0xaf2af0c00 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9f40 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2af0d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243d340/d .functor XOR 1, L_0xaf2440640, L_0xaf24406e0, C4<0>, C4<0>;
L_0xaf243d340 .delay 1 (1,1,1) L_0xaf243d340/d;
L_0xaf243d3b0/d .functor XOR 1, L_0xaf243d340, L_0xaf2440780, C4<0>, C4<0>;
L_0xaf243d3b0 .delay 1 (1,1,1) L_0xaf243d3b0/d;
L_0xaf243d420/d .functor NAND 1, L_0xaf2440640, L_0xaf24406e0, C4<1>, C4<1>;
L_0xaf243d420 .delay 1 (1,1,1) L_0xaf243d420/d;
L_0xaf243d490/d .functor NAND 1, L_0xaf2440640, L_0xaf2440780, C4<1>, C4<1>;
L_0xaf243d490 .delay 1 (1,1,1) L_0xaf243d490/d;
L_0xaf243d500/d .functor NAND 1, L_0xaf24406e0, L_0xaf2440780, C4<1>, C4<1>;
L_0xaf243d500 .delay 1 (1,1,1) L_0xaf243d500/d;
L_0xaf243d570/d .functor NAND 1, L_0xaf243d420, L_0xaf243d490, L_0xaf243d500, C4<1>;
L_0xaf243d570 .delay 1 (1,1,1) L_0xaf243d570/d;
v0xaf2aee120_0 .net "Cin", 0 0, L_0xaf2440780;  1 drivers
v0xaf2aee1c0_0 .net "Cout", 0 0, L_0xaf243d570;  1 drivers
v0xaf2aee260_0 .net "P", 0 0, L_0xaf243d340;  1 drivers
v0xaf2aee300_0 .net "S", 0 0, L_0xaf243d3b0;  1 drivers
v0xaf2aee3a0_0 .net "a", 0 0, L_0xaf2440640;  1 drivers
v0xaf2aee440_0 .net "b", 0 0, L_0xaf24406e0;  1 drivers
v0xaf2aee4e0_0 .net "naCin", 0 0, L_0xaf243d490;  1 drivers
v0xaf2aee580_0 .net "nab", 0 0, L_0xaf243d420;  1 drivers
v0xaf2aee620_0 .net "nbCin", 0 0, L_0xaf243d500;  1 drivers
S_0xaf2af0f00 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9f80 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2af1080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af0f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243d5e0/d .functor XOR 1, L_0xaf2440820, L_0xaf24408c0, C4<0>, C4<0>;
L_0xaf243d5e0 .delay 1 (1,1,1) L_0xaf243d5e0/d;
L_0xaf243d650/d .functor XOR 1, L_0xaf243d5e0, L_0xaf2440960, C4<0>, C4<0>;
L_0xaf243d650 .delay 1 (1,1,1) L_0xaf243d650/d;
L_0xaf243d6c0/d .functor NAND 1, L_0xaf2440820, L_0xaf24408c0, C4<1>, C4<1>;
L_0xaf243d6c0 .delay 1 (1,1,1) L_0xaf243d6c0/d;
L_0xaf243d730/d .functor NAND 1, L_0xaf2440820, L_0xaf2440960, C4<1>, C4<1>;
L_0xaf243d730 .delay 1 (1,1,1) L_0xaf243d730/d;
L_0xaf243d7a0/d .functor NAND 1, L_0xaf24408c0, L_0xaf2440960, C4<1>, C4<1>;
L_0xaf243d7a0 .delay 1 (1,1,1) L_0xaf243d7a0/d;
L_0xaf243d810/d .functor NAND 1, L_0xaf243d6c0, L_0xaf243d730, L_0xaf243d7a0, C4<1>;
L_0xaf243d810 .delay 1 (1,1,1) L_0xaf243d810/d;
v0xaf2aee6c0_0 .net "Cin", 0 0, L_0xaf2440960;  1 drivers
v0xaf2aee760_0 .net "Cout", 0 0, L_0xaf243d810;  1 drivers
v0xaf2aee800_0 .net "P", 0 0, L_0xaf243d5e0;  1 drivers
v0xaf2aee8a0_0 .net "S", 0 0, L_0xaf243d650;  1 drivers
v0xaf2aee940_0 .net "a", 0 0, L_0xaf2440820;  1 drivers
v0xaf2aee9e0_0 .net "b", 0 0, L_0xaf24408c0;  1 drivers
v0xaf2aeea80_0 .net "naCin", 0 0, L_0xaf243d730;  1 drivers
v0xaf2aeeb20_0 .net "nab", 0 0, L_0xaf243d6c0;  1 drivers
v0xaf2aeebc0_0 .net "nbCin", 0 0, L_0xaf243d7a0;  1 drivers
S_0xaf2af1200 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aa9fc0 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2af1380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243d880/d .functor XOR 1, L_0xaf2440a00, L_0xaf2440aa0, C4<0>, C4<0>;
L_0xaf243d880 .delay 1 (1,1,1) L_0xaf243d880/d;
L_0xaf243d8f0/d .functor XOR 1, L_0xaf243d880, L_0xaf2440b40, C4<0>, C4<0>;
L_0xaf243d8f0 .delay 1 (1,1,1) L_0xaf243d8f0/d;
L_0xaf243d960/d .functor NAND 1, L_0xaf2440a00, L_0xaf2440aa0, C4<1>, C4<1>;
L_0xaf243d960 .delay 1 (1,1,1) L_0xaf243d960/d;
L_0xaf243d9d0/d .functor NAND 1, L_0xaf2440a00, L_0xaf2440b40, C4<1>, C4<1>;
L_0xaf243d9d0 .delay 1 (1,1,1) L_0xaf243d9d0/d;
L_0xaf243da40/d .functor NAND 1, L_0xaf2440aa0, L_0xaf2440b40, C4<1>, C4<1>;
L_0xaf243da40 .delay 1 (1,1,1) L_0xaf243da40/d;
L_0xaf243dab0/d .functor NAND 1, L_0xaf243d960, L_0xaf243d9d0, L_0xaf243da40, C4<1>;
L_0xaf243dab0 .delay 1 (1,1,1) L_0xaf243dab0/d;
v0xaf2aeec60_0 .net "Cin", 0 0, L_0xaf2440b40;  1 drivers
v0xaf2aeed00_0 .net "Cout", 0 0, L_0xaf243dab0;  1 drivers
v0xaf2aeeda0_0 .net "P", 0 0, L_0xaf243d880;  1 drivers
v0xaf2aeee40_0 .net "S", 0 0, L_0xaf243d8f0;  1 drivers
v0xaf2aeeee0_0 .net "a", 0 0, L_0xaf2440a00;  1 drivers
v0xaf2aeef80_0 .net "b", 0 0, L_0xaf2440aa0;  1 drivers
v0xaf2aef020_0 .net "naCin", 0 0, L_0xaf243d9d0;  1 drivers
v0xaf2aef0c0_0 .net "nab", 0 0, L_0xaf243d960;  1 drivers
v0xaf2aef160_0 .net "nbCin", 0 0, L_0xaf243da40;  1 drivers
S_0xaf2af1500 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aaa000 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2af1680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af1500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2aa3f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2aa3fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243db20/d .functor XOR 1, L_0xaf2440be0, L_0xaf2440c80, C4<0>, C4<0>;
L_0xaf243db20 .delay 1 (1,1,1) L_0xaf243db20/d;
L_0xaf243db90/d .functor XOR 1, L_0xaf243db20, L_0xaf2440d20, C4<0>, C4<0>;
L_0xaf243db90 .delay 1 (1,1,1) L_0xaf243db90/d;
L_0xaf243dc00/d .functor NAND 1, L_0xaf2440be0, L_0xaf2440c80, C4<1>, C4<1>;
L_0xaf243dc00 .delay 1 (1,1,1) L_0xaf243dc00/d;
L_0xaf243dc70/d .functor NAND 1, L_0xaf2440be0, L_0xaf2440d20, C4<1>, C4<1>;
L_0xaf243dc70 .delay 1 (1,1,1) L_0xaf243dc70/d;
L_0xaf243dce0/d .functor NAND 1, L_0xaf2440c80, L_0xaf2440d20, C4<1>, C4<1>;
L_0xaf243dce0 .delay 1 (1,1,1) L_0xaf243dce0/d;
L_0xaf243dd50/d .functor NAND 1, L_0xaf243dc00, L_0xaf243dc70, L_0xaf243dce0, C4<1>;
L_0xaf243dd50 .delay 1 (1,1,1) L_0xaf243dd50/d;
v0xaf2aef200_0 .net "Cin", 0 0, L_0xaf2440d20;  1 drivers
v0xaf2aef2a0_0 .net "Cout", 0 0, L_0xaf243dd50;  1 drivers
v0xaf2aef340_0 .net "P", 0 0, L_0xaf243db20;  1 drivers
v0xaf2aef3e0_0 .net "S", 0 0, L_0xaf243db90;  1 drivers
v0xaf2aef480_0 .net "a", 0 0, L_0xaf2440be0;  1 drivers
v0xaf2aef520_0 .net "b", 0 0, L_0xaf2440c80;  1 drivers
v0xaf2aef5c0_0 .net "naCin", 0 0, L_0xaf243dc70;  1 drivers
v0xaf2aef660_0 .net "nab", 0 0, L_0xaf243dc00;  1 drivers
v0xaf2aef700_0 .net "nbCin", 0 0, L_0xaf243dce0;  1 drivers
S_0xaf2af1800 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2ae4a80;
 .timescale -9 -9;
P_0xaf2aaa040 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2af1980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243ddc0/d .functor XOR 1, L_0xaf2440dc0, L_0xaf2440e60, C4<0>, C4<0>;
L_0xaf243ddc0 .delay 1 (1,1,1) L_0xaf243ddc0/d;
L_0xaf243de30/d .functor XOR 1, L_0xaf243ddc0, L_0xaf2440f00, C4<0>, C4<0>;
L_0xaf243de30 .delay 1 (1,1,1) L_0xaf243de30/d;
L_0xaf243dea0/d .functor NAND 1, L_0xaf2440dc0, L_0xaf2440e60, C4<1>, C4<1>;
L_0xaf243dea0 .delay 1 (1,1,1) L_0xaf243dea0/d;
L_0xaf243df10/d .functor NAND 1, L_0xaf2440dc0, L_0xaf2440f00, C4<1>, C4<1>;
L_0xaf243df10 .delay 1 (1,1,1) L_0xaf243df10/d;
L_0xaf243df80/d .functor NAND 1, L_0xaf2440e60, L_0xaf2440f00, C4<1>, C4<1>;
L_0xaf243df80 .delay 1 (1,1,1) L_0xaf243df80/d;
L_0xaf243dff0/d .functor NAND 1, L_0xaf243dea0, L_0xaf243df10, L_0xaf243df80, C4<1>;
L_0xaf243dff0 .delay 1 (1,1,1) L_0xaf243dff0/d;
v0xaf2aef7a0_0 .net "Cin", 0 0, L_0xaf2440f00;  1 drivers
v0xaf2aef840_0 .net "Cout", 0 0, L_0xaf243dff0;  1 drivers
v0xaf2aef8e0_0 .net "P", 0 0, L_0xaf243ddc0;  1 drivers
v0xaf2aef980_0 .net "S", 0 0, L_0xaf243de30;  1 drivers
v0xaf2aefa20_0 .net "a", 0 0, L_0xaf2440dc0;  1 drivers
v0xaf2aefac0_0 .net "b", 0 0, L_0xaf2440e60;  1 drivers
v0xaf2aefb60_0 .net "naCin", 0 0, L_0xaf243df10;  1 drivers
v0xaf2aefc00_0 .net "nab", 0 0, L_0xaf243dea0;  1 drivers
v0xaf2aefca0_0 .net "nbCin", 0 0, L_0xaf243df80;  1 drivers
S_0xaf2af1b00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2ae4a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af40c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243e060/d .functor XOR 1, L_0xaf2440fa0, L_0xaf2441040, C4<0>, C4<0>;
L_0xaf243e060 .delay 1 (1,1,1) L_0xaf243e060/d;
L_0xaf243e0d0/d .functor XOR 1, L_0xaf243e060, v0xaf2af88c0_0, C4<0>, C4<0>;
L_0xaf243e0d0 .delay 1 (1,1,1) L_0xaf243e0d0/d;
L_0xaf243e140/d .functor NAND 1, L_0xaf2440fa0, L_0xaf2441040, C4<1>, C4<1>;
L_0xaf243e140 .delay 1 (1,1,1) L_0xaf243e140/d;
L_0xaf243e1b0/d .functor NAND 1, L_0xaf2440fa0, v0xaf2af88c0_0, C4<1>, C4<1>;
L_0xaf243e1b0 .delay 1 (1,1,1) L_0xaf243e1b0/d;
L_0xaf243e220/d .functor NAND 1, L_0xaf2441040, v0xaf2af88c0_0, C4<1>, C4<1>;
L_0xaf243e220 .delay 1 (1,1,1) L_0xaf243e220/d;
L_0xaf243e290/d .functor NAND 1, L_0xaf243e140, L_0xaf243e1b0, L_0xaf243e220, C4<1>;
L_0xaf243e290 .delay 1 (1,1,1) L_0xaf243e290/d;
v0xaf2aefd40_0 .net "Cin", 0 0, v0xaf2af88c0_0;  alias, 1 drivers
v0xaf2aefde0_0 .net "Cout", 0 0, L_0xaf243e290;  1 drivers
v0xaf2aefe80_0 .net "P", 0 0, L_0xaf243e060;  1 drivers
v0xaf2aeff20_0 .net "S", 0 0, L_0xaf243e0d0;  1 drivers
v0xaf2af8000_0 .net "a", 0 0, L_0xaf2440fa0;  1 drivers
v0xaf2af80a0_0 .net "b", 0 0, L_0xaf2441040;  1 drivers
v0xaf2af8140_0 .net "naCin", 0 0, L_0xaf243e1b0;  1 drivers
v0xaf2af81e0_0 .net "nab", 0 0, L_0xaf243e140;  1 drivers
v0xaf2af8280_0 .net "nbCin", 0 0, L_0xaf243e220;  1 drivers
S_0xaf2af1c80 .scope generate, "WIDTH_TEST[28]" "WIDTH_TEST[28]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aaa0c0 .param/l "w" 1 3 21, +C4<011100>;
v0xaf2b06e40_0 .var "A", 27 0;
v0xaf2b06ee0_0 .var "B", 27 0;
v0xaf2b06f80_0 .var "Cin", 0 0;
v0xaf2b07020_0 .net "Cout", 0 0, L_0xaf24545a0;  1 drivers
v0xaf2b070c0_0 .net "P", 27 0, L_0xaf3163160;  1 drivers
v0xaf2b07160_0 .net "S", 27 0, L_0xaf3163200;  1 drivers
v0xaf2b07200_0 .var "expected_sum", 28 0;
S_0xaf2af1e00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2af1c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 28 "A";
    .port_info 1 /INPUT 28 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 28 "P";
    .port_info 5 /OUTPUT 28 "S";
P_0xaf2aaa100 .param/l "N" 0 4 4, +C4<00000000000000000000000000011100>;
v0xaf2b069e0_0 .net "A", 27 0, v0xaf2b06e40_0;  1 drivers
v0xaf2b06a80_0 .net "B", 27 0, v0xaf2b06ee0_0;  1 drivers
v0xaf2b06b20_0 .net "C", 27 0, L_0xaf31630c0;  1 drivers
v0xaf2b06bc0_0 .net "Cin", 0 0, v0xaf2b06f80_0;  1 drivers
v0xaf2b06c60_0 .net "Cout", 0 0, L_0xaf24545a0;  alias, 1 drivers
v0xaf2b06d00_0 .net "P", 27 0, L_0xaf3163160;  alias, 1 drivers
v0xaf2b06da0_0 .net "S", 27 0, L_0xaf3163200;  alias, 1 drivers
L_0xaf2441180 .part v0xaf2b06e40_0, 1, 1;
L_0xaf2441220 .part v0xaf2b06ee0_0, 1, 1;
L_0xaf24412c0 .part L_0xaf31630c0, 0, 1;
L_0xaf2441360 .part v0xaf2b06e40_0, 2, 1;
L_0xaf2441400 .part v0xaf2b06ee0_0, 2, 1;
L_0xaf24414a0 .part L_0xaf31630c0, 1, 1;
L_0xaf2441540 .part v0xaf2b06e40_0, 3, 1;
L_0xaf24415e0 .part v0xaf2b06ee0_0, 3, 1;
L_0xaf2441680 .part L_0xaf31630c0, 2, 1;
L_0xaf2441720 .part v0xaf2b06e40_0, 4, 1;
L_0xaf24417c0 .part v0xaf2b06ee0_0, 4, 1;
L_0xaf2441860 .part L_0xaf31630c0, 3, 1;
L_0xaf2441900 .part v0xaf2b06e40_0, 5, 1;
L_0xaf24419a0 .part v0xaf2b06ee0_0, 5, 1;
L_0xaf2441a40 .part L_0xaf31630c0, 4, 1;
L_0xaf2441ae0 .part v0xaf2b06e40_0, 6, 1;
L_0xaf2441b80 .part v0xaf2b06ee0_0, 6, 1;
L_0xaf2441cc0 .part L_0xaf31630c0, 5, 1;
L_0xaf2441d60 .part v0xaf2b06e40_0, 7, 1;
L_0xaf2441e00 .part v0xaf2b06ee0_0, 7, 1;
L_0xaf2441ea0 .part L_0xaf31630c0, 6, 1;
L_0xaf2441c20 .part v0xaf2b06e40_0, 8, 1;
L_0xaf2441f40 .part v0xaf2b06ee0_0, 8, 1;
L_0xaf2441fe0 .part L_0xaf31630c0, 7, 1;
L_0xaf2442080 .part v0xaf2b06e40_0, 9, 1;
L_0xaf2442120 .part v0xaf2b06ee0_0, 9, 1;
L_0xaf24421c0 .part L_0xaf31630c0, 8, 1;
L_0xaf2442260 .part v0xaf2b06e40_0, 10, 1;
L_0xaf2442300 .part v0xaf2b06ee0_0, 10, 1;
L_0xaf24423a0 .part L_0xaf31630c0, 9, 1;
L_0xaf2442440 .part v0xaf2b06e40_0, 11, 1;
L_0xaf24424e0 .part v0xaf2b06ee0_0, 11, 1;
L_0xaf2442580 .part L_0xaf31630c0, 10, 1;
L_0xaf2442620 .part v0xaf2b06e40_0, 12, 1;
L_0xaf24426c0 .part v0xaf2b06ee0_0, 12, 1;
L_0xaf2442760 .part L_0xaf31630c0, 11, 1;
L_0xaf2442800 .part v0xaf2b06e40_0, 13, 1;
L_0xaf24428a0 .part v0xaf2b06ee0_0, 13, 1;
L_0xaf2442940 .part L_0xaf31630c0, 12, 1;
L_0xaf24429e0 .part v0xaf2b06e40_0, 14, 1;
L_0xaf2442a80 .part v0xaf2b06ee0_0, 14, 1;
L_0xaf2442b20 .part L_0xaf31630c0, 13, 1;
L_0xaf2442bc0 .part v0xaf2b06e40_0, 15, 1;
L_0xaf2442c60 .part v0xaf2b06ee0_0, 15, 1;
L_0xaf2442d00 .part L_0xaf31630c0, 14, 1;
L_0xaf2442da0 .part v0xaf2b06e40_0, 16, 1;
L_0xaf2442e40 .part v0xaf2b06ee0_0, 16, 1;
L_0xaf2442ee0 .part L_0xaf31630c0, 15, 1;
L_0xaf2442f80 .part v0xaf2b06e40_0, 17, 1;
L_0xaf2443020 .part v0xaf2b06ee0_0, 17, 1;
L_0xaf24430c0 .part L_0xaf31630c0, 16, 1;
L_0xaf2443160 .part v0xaf2b06e40_0, 18, 1;
L_0xaf2443200 .part v0xaf2b06ee0_0, 18, 1;
L_0xaf24432a0 .part L_0xaf31630c0, 17, 1;
L_0xaf2443340 .part v0xaf2b06e40_0, 19, 1;
L_0xaf24433e0 .part v0xaf2b06ee0_0, 19, 1;
L_0xaf2443480 .part L_0xaf31630c0, 18, 1;
L_0xaf2443520 .part v0xaf2b06e40_0, 20, 1;
L_0xaf24435c0 .part v0xaf2b06ee0_0, 20, 1;
L_0xaf2443660 .part L_0xaf31630c0, 19, 1;
L_0xaf2443700 .part v0xaf2b06e40_0, 21, 1;
L_0xaf24437a0 .part v0xaf2b06ee0_0, 21, 1;
L_0xaf2443840 .part L_0xaf31630c0, 20, 1;
L_0xaf24438e0 .part v0xaf2b06e40_0, 22, 1;
L_0xaf2443980 .part v0xaf2b06ee0_0, 22, 1;
L_0xaf2443a20 .part L_0xaf31630c0, 21, 1;
L_0xaf2443ac0 .part v0xaf2b06e40_0, 23, 1;
L_0xaf2443b60 .part v0xaf2b06ee0_0, 23, 1;
L_0xaf2443c00 .part L_0xaf31630c0, 22, 1;
L_0xaf2443ca0 .part v0xaf2b06e40_0, 24, 1;
L_0xaf2443d40 .part v0xaf2b06ee0_0, 24, 1;
L_0xaf2443de0 .part L_0xaf31630c0, 23, 1;
L_0xaf2443e80 .part v0xaf2b06e40_0, 25, 1;
L_0xaf2443f20 .part v0xaf2b06ee0_0, 25, 1;
L_0xaf2454000 .part L_0xaf31630c0, 24, 1;
L_0xaf24540a0 .part v0xaf2b06e40_0, 26, 1;
L_0xaf2454140 .part v0xaf2b06ee0_0, 26, 1;
L_0xaf24541e0 .part L_0xaf31630c0, 25, 1;
L_0xaf2454280 .part v0xaf2b06e40_0, 27, 1;
L_0xaf2454320 .part v0xaf2b06ee0_0, 27, 1;
L_0xaf24543c0 .part L_0xaf31630c0, 26, 1;
L_0xaf2454460 .part v0xaf2b06e40_0, 0, 1;
L_0xaf2454500 .part v0xaf2b06ee0_0, 0, 1;
LS_0xaf31630c0_0_0 .concat8 [ 1 1 1 1], L_0xaf244ec30, L_0xaf243e530, L_0xaf243e7d0, L_0xaf243ea70;
LS_0xaf31630c0_0_4 .concat8 [ 1 1 1 1], L_0xaf243ed10, L_0xaf243efb0, L_0xaf243f250, L_0xaf243f4f0;
LS_0xaf31630c0_0_8 .concat8 [ 1 1 1 1], L_0xaf243f790, L_0xaf243fa30, L_0xaf243fcd0, L_0xaf243ff70;
LS_0xaf31630c0_0_12 .concat8 [ 1 1 1 1], L_0xaf244c230, L_0xaf244c4d0, L_0xaf244c770, L_0xaf244ca10;
LS_0xaf31630c0_0_16 .concat8 [ 1 1 1 1], L_0xaf244ccb0, L_0xaf244cf50, L_0xaf244d1f0, L_0xaf244d490;
LS_0xaf31630c0_0_20 .concat8 [ 1 1 1 1], L_0xaf244d730, L_0xaf244d9d0, L_0xaf244dc70, L_0xaf244df10;
LS_0xaf31630c0_0_24 .concat8 [ 1 1 1 1], L_0xaf244e1b0, L_0xaf244e450, L_0xaf244e6f0, L_0xaf244e990;
LS_0xaf31630c0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31630c0_0_0, LS_0xaf31630c0_0_4, LS_0xaf31630c0_0_8, LS_0xaf31630c0_0_12;
LS_0xaf31630c0_1_4 .concat8 [ 4 4 4 0], LS_0xaf31630c0_0_16, LS_0xaf31630c0_0_20, LS_0xaf31630c0_0_24;
L_0xaf31630c0 .concat8 [ 16 12 0 0], LS_0xaf31630c0_1_0, LS_0xaf31630c0_1_4;
LS_0xaf3163160_0_0 .concat8 [ 1 1 1 1], L_0xaf244ea00, L_0xaf243e300, L_0xaf243e5a0, L_0xaf243e840;
LS_0xaf3163160_0_4 .concat8 [ 1 1 1 1], L_0xaf243eae0, L_0xaf243ed80, L_0xaf243f020, L_0xaf243f2c0;
LS_0xaf3163160_0_8 .concat8 [ 1 1 1 1], L_0xaf243f560, L_0xaf243f800, L_0xaf243faa0, L_0xaf243fd40;
LS_0xaf3163160_0_12 .concat8 [ 1 1 1 1], L_0xaf244c000, L_0xaf244c2a0, L_0xaf244c540, L_0xaf244c7e0;
LS_0xaf3163160_0_16 .concat8 [ 1 1 1 1], L_0xaf244ca80, L_0xaf244cd20, L_0xaf244cfc0, L_0xaf244d260;
LS_0xaf3163160_0_20 .concat8 [ 1 1 1 1], L_0xaf244d500, L_0xaf244d7a0, L_0xaf244da40, L_0xaf244dce0;
LS_0xaf3163160_0_24 .concat8 [ 1 1 1 1], L_0xaf244df80, L_0xaf244e220, L_0xaf244e4c0, L_0xaf244e760;
LS_0xaf3163160_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163160_0_0, LS_0xaf3163160_0_4, LS_0xaf3163160_0_8, LS_0xaf3163160_0_12;
LS_0xaf3163160_1_4 .concat8 [ 4 4 4 0], LS_0xaf3163160_0_16, LS_0xaf3163160_0_20, LS_0xaf3163160_0_24;
L_0xaf3163160 .concat8 [ 16 12 0 0], LS_0xaf3163160_1_0, LS_0xaf3163160_1_4;
LS_0xaf3163200_0_0 .concat8 [ 1 1 1 1], L_0xaf244ea70, L_0xaf243e370, L_0xaf243e610, L_0xaf243e8b0;
LS_0xaf3163200_0_4 .concat8 [ 1 1 1 1], L_0xaf243eb50, L_0xaf243edf0, L_0xaf243f090, L_0xaf243f330;
LS_0xaf3163200_0_8 .concat8 [ 1 1 1 1], L_0xaf243f5d0, L_0xaf243f870, L_0xaf243fb10, L_0xaf243fdb0;
LS_0xaf3163200_0_12 .concat8 [ 1 1 1 1], L_0xaf244c070, L_0xaf244c310, L_0xaf244c5b0, L_0xaf244c850;
LS_0xaf3163200_0_16 .concat8 [ 1 1 1 1], L_0xaf244caf0, L_0xaf244cd90, L_0xaf244d030, L_0xaf244d2d0;
LS_0xaf3163200_0_20 .concat8 [ 1 1 1 1], L_0xaf244d570, L_0xaf244d810, L_0xaf244dab0, L_0xaf244dd50;
LS_0xaf3163200_0_24 .concat8 [ 1 1 1 1], L_0xaf244dff0, L_0xaf244e290, L_0xaf244e530, L_0xaf244e7d0;
LS_0xaf3163200_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163200_0_0, LS_0xaf3163200_0_4, LS_0xaf3163200_0_8, LS_0xaf3163200_0_12;
LS_0xaf3163200_1_4 .concat8 [ 4 4 4 0], LS_0xaf3163200_0_16, LS_0xaf3163200_0_20, LS_0xaf3163200_0_24;
L_0xaf3163200 .concat8 [ 16 12 0 0], LS_0xaf3163200_1_0, LS_0xaf3163200_1_4;
L_0xaf24545a0 .part L_0xaf31630c0, 27, 1;
S_0xaf2af1f80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa140 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2af2100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243e300/d .functor XOR 1, L_0xaf2441180, L_0xaf2441220, C4<0>, C4<0>;
L_0xaf243e300 .delay 1 (1,1,1) L_0xaf243e300/d;
L_0xaf243e370/d .functor XOR 1, L_0xaf243e300, L_0xaf24412c0, C4<0>, C4<0>;
L_0xaf243e370 .delay 1 (1,1,1) L_0xaf243e370/d;
L_0xaf243e3e0/d .functor NAND 1, L_0xaf2441180, L_0xaf2441220, C4<1>, C4<1>;
L_0xaf243e3e0 .delay 1 (1,1,1) L_0xaf243e3e0/d;
L_0xaf243e450/d .functor NAND 1, L_0xaf2441180, L_0xaf24412c0, C4<1>, C4<1>;
L_0xaf243e450 .delay 1 (1,1,1) L_0xaf243e450/d;
L_0xaf243e4c0/d .functor NAND 1, L_0xaf2441220, L_0xaf24412c0, C4<1>, C4<1>;
L_0xaf243e4c0 .delay 1 (1,1,1) L_0xaf243e4c0/d;
L_0xaf243e530/d .functor NAND 1, L_0xaf243e3e0, L_0xaf243e450, L_0xaf243e4c0, C4<1>;
L_0xaf243e530 .delay 1 (1,1,1) L_0xaf243e530/d;
v0xaf2af8be0_0 .net "Cin", 0 0, L_0xaf24412c0;  1 drivers
v0xaf2af8c80_0 .net "Cout", 0 0, L_0xaf243e530;  1 drivers
v0xaf2af8d20_0 .net "P", 0 0, L_0xaf243e300;  1 drivers
v0xaf2af8dc0_0 .net "S", 0 0, L_0xaf243e370;  1 drivers
v0xaf2af8e60_0 .net "a", 0 0, L_0xaf2441180;  1 drivers
v0xaf2af8f00_0 .net "b", 0 0, L_0xaf2441220;  1 drivers
v0xaf2af8fa0_0 .net "naCin", 0 0, L_0xaf243e450;  1 drivers
v0xaf2af9040_0 .net "nab", 0 0, L_0xaf243e3e0;  1 drivers
v0xaf2af90e0_0 .net "nbCin", 0 0, L_0xaf243e4c0;  1 drivers
S_0xaf2af2280 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa180 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2af2400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af2280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af41c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243e5a0/d .functor XOR 1, L_0xaf2441360, L_0xaf2441400, C4<0>, C4<0>;
L_0xaf243e5a0 .delay 1 (1,1,1) L_0xaf243e5a0/d;
L_0xaf243e610/d .functor XOR 1, L_0xaf243e5a0, L_0xaf24414a0, C4<0>, C4<0>;
L_0xaf243e610 .delay 1 (1,1,1) L_0xaf243e610/d;
L_0xaf243e680/d .functor NAND 1, L_0xaf2441360, L_0xaf2441400, C4<1>, C4<1>;
L_0xaf243e680 .delay 1 (1,1,1) L_0xaf243e680/d;
L_0xaf243e6f0/d .functor NAND 1, L_0xaf2441360, L_0xaf24414a0, C4<1>, C4<1>;
L_0xaf243e6f0 .delay 1 (1,1,1) L_0xaf243e6f0/d;
L_0xaf243e760/d .functor NAND 1, L_0xaf2441400, L_0xaf24414a0, C4<1>, C4<1>;
L_0xaf243e760 .delay 1 (1,1,1) L_0xaf243e760/d;
L_0xaf243e7d0/d .functor NAND 1, L_0xaf243e680, L_0xaf243e6f0, L_0xaf243e760, C4<1>;
L_0xaf243e7d0 .delay 1 (1,1,1) L_0xaf243e7d0/d;
v0xaf2af9180_0 .net "Cin", 0 0, L_0xaf24414a0;  1 drivers
v0xaf2af9220_0 .net "Cout", 0 0, L_0xaf243e7d0;  1 drivers
v0xaf2af92c0_0 .net "P", 0 0, L_0xaf243e5a0;  1 drivers
v0xaf2af9360_0 .net "S", 0 0, L_0xaf243e610;  1 drivers
v0xaf2af9400_0 .net "a", 0 0, L_0xaf2441360;  1 drivers
v0xaf2af94a0_0 .net "b", 0 0, L_0xaf2441400;  1 drivers
v0xaf2af9540_0 .net "naCin", 0 0, L_0xaf243e6f0;  1 drivers
v0xaf2af95e0_0 .net "nab", 0 0, L_0xaf243e680;  1 drivers
v0xaf2af9680_0 .net "nbCin", 0 0, L_0xaf243e760;  1 drivers
S_0xaf2af2580 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa1c0 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2af2700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af2580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243e840/d .functor XOR 1, L_0xaf2441540, L_0xaf24415e0, C4<0>, C4<0>;
L_0xaf243e840 .delay 1 (1,1,1) L_0xaf243e840/d;
L_0xaf243e8b0/d .functor XOR 1, L_0xaf243e840, L_0xaf2441680, C4<0>, C4<0>;
L_0xaf243e8b0 .delay 1 (1,1,1) L_0xaf243e8b0/d;
L_0xaf243e920/d .functor NAND 1, L_0xaf2441540, L_0xaf24415e0, C4<1>, C4<1>;
L_0xaf243e920 .delay 1 (1,1,1) L_0xaf243e920/d;
L_0xaf243e990/d .functor NAND 1, L_0xaf2441540, L_0xaf2441680, C4<1>, C4<1>;
L_0xaf243e990 .delay 1 (1,1,1) L_0xaf243e990/d;
L_0xaf243ea00/d .functor NAND 1, L_0xaf24415e0, L_0xaf2441680, C4<1>, C4<1>;
L_0xaf243ea00 .delay 1 (1,1,1) L_0xaf243ea00/d;
L_0xaf243ea70/d .functor NAND 1, L_0xaf243e920, L_0xaf243e990, L_0xaf243ea00, C4<1>;
L_0xaf243ea70 .delay 1 (1,1,1) L_0xaf243ea70/d;
v0xaf2af9720_0 .net "Cin", 0 0, L_0xaf2441680;  1 drivers
v0xaf2af97c0_0 .net "Cout", 0 0, L_0xaf243ea70;  1 drivers
v0xaf2af9860_0 .net "P", 0 0, L_0xaf243e840;  1 drivers
v0xaf2af9900_0 .net "S", 0 0, L_0xaf243e8b0;  1 drivers
v0xaf2af99a0_0 .net "a", 0 0, L_0xaf2441540;  1 drivers
v0xaf2af9a40_0 .net "b", 0 0, L_0xaf24415e0;  1 drivers
v0xaf2af9ae0_0 .net "naCin", 0 0, L_0xaf243e990;  1 drivers
v0xaf2af9b80_0 .net "nab", 0 0, L_0xaf243e920;  1 drivers
v0xaf2af9c20_0 .net "nbCin", 0 0, L_0xaf243ea00;  1 drivers
S_0xaf2af2880 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa200 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2af2a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af2880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af42c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243eae0/d .functor XOR 1, L_0xaf2441720, L_0xaf24417c0, C4<0>, C4<0>;
L_0xaf243eae0 .delay 1 (1,1,1) L_0xaf243eae0/d;
L_0xaf243eb50/d .functor XOR 1, L_0xaf243eae0, L_0xaf2441860, C4<0>, C4<0>;
L_0xaf243eb50 .delay 1 (1,1,1) L_0xaf243eb50/d;
L_0xaf243ebc0/d .functor NAND 1, L_0xaf2441720, L_0xaf24417c0, C4<1>, C4<1>;
L_0xaf243ebc0 .delay 1 (1,1,1) L_0xaf243ebc0/d;
L_0xaf243ec30/d .functor NAND 1, L_0xaf2441720, L_0xaf2441860, C4<1>, C4<1>;
L_0xaf243ec30 .delay 1 (1,1,1) L_0xaf243ec30/d;
L_0xaf243eca0/d .functor NAND 1, L_0xaf24417c0, L_0xaf2441860, C4<1>, C4<1>;
L_0xaf243eca0 .delay 1 (1,1,1) L_0xaf243eca0/d;
L_0xaf243ed10/d .functor NAND 1, L_0xaf243ebc0, L_0xaf243ec30, L_0xaf243eca0, C4<1>;
L_0xaf243ed10 .delay 1 (1,1,1) L_0xaf243ed10/d;
v0xaf2af9cc0_0 .net "Cin", 0 0, L_0xaf2441860;  1 drivers
v0xaf2af9d60_0 .net "Cout", 0 0, L_0xaf243ed10;  1 drivers
v0xaf2af9e00_0 .net "P", 0 0, L_0xaf243eae0;  1 drivers
v0xaf2af9ea0_0 .net "S", 0 0, L_0xaf243eb50;  1 drivers
v0xaf2af9f40_0 .net "a", 0 0, L_0xaf2441720;  1 drivers
v0xaf2af9fe0_0 .net "b", 0 0, L_0xaf24417c0;  1 drivers
v0xaf2afa080_0 .net "naCin", 0 0, L_0xaf243ec30;  1 drivers
v0xaf2afa120_0 .net "nab", 0 0, L_0xaf243ebc0;  1 drivers
v0xaf2afa1c0_0 .net "nbCin", 0 0, L_0xaf243eca0;  1 drivers
S_0xaf2af2b80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa280 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2af2d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af2b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243ed80/d .functor XOR 1, L_0xaf2441900, L_0xaf24419a0, C4<0>, C4<0>;
L_0xaf243ed80 .delay 1 (1,1,1) L_0xaf243ed80/d;
L_0xaf243edf0/d .functor XOR 1, L_0xaf243ed80, L_0xaf2441a40, C4<0>, C4<0>;
L_0xaf243edf0 .delay 1 (1,1,1) L_0xaf243edf0/d;
L_0xaf243ee60/d .functor NAND 1, L_0xaf2441900, L_0xaf24419a0, C4<1>, C4<1>;
L_0xaf243ee60 .delay 1 (1,1,1) L_0xaf243ee60/d;
L_0xaf243eed0/d .functor NAND 1, L_0xaf2441900, L_0xaf2441a40, C4<1>, C4<1>;
L_0xaf243eed0 .delay 1 (1,1,1) L_0xaf243eed0/d;
L_0xaf243ef40/d .functor NAND 1, L_0xaf24419a0, L_0xaf2441a40, C4<1>, C4<1>;
L_0xaf243ef40 .delay 1 (1,1,1) L_0xaf243ef40/d;
L_0xaf243efb0/d .functor NAND 1, L_0xaf243ee60, L_0xaf243eed0, L_0xaf243ef40, C4<1>;
L_0xaf243efb0 .delay 1 (1,1,1) L_0xaf243efb0/d;
v0xaf2afa260_0 .net "Cin", 0 0, L_0xaf2441a40;  1 drivers
v0xaf2afa300_0 .net "Cout", 0 0, L_0xaf243efb0;  1 drivers
v0xaf2afa3a0_0 .net "P", 0 0, L_0xaf243ed80;  1 drivers
v0xaf2afa440_0 .net "S", 0 0, L_0xaf243edf0;  1 drivers
v0xaf2afa4e0_0 .net "a", 0 0, L_0xaf2441900;  1 drivers
v0xaf2afa580_0 .net "b", 0 0, L_0xaf24419a0;  1 drivers
v0xaf2afa620_0 .net "naCin", 0 0, L_0xaf243eed0;  1 drivers
v0xaf2afa6c0_0 .net "nab", 0 0, L_0xaf243ee60;  1 drivers
v0xaf2afa760_0 .net "nbCin", 0 0, L_0xaf243ef40;  1 drivers
S_0xaf2af2e80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa2c0 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2af3000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af2e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af43c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243f020/d .functor XOR 1, L_0xaf2441ae0, L_0xaf2441b80, C4<0>, C4<0>;
L_0xaf243f020 .delay 1 (1,1,1) L_0xaf243f020/d;
L_0xaf243f090/d .functor XOR 1, L_0xaf243f020, L_0xaf2441cc0, C4<0>, C4<0>;
L_0xaf243f090 .delay 1 (1,1,1) L_0xaf243f090/d;
L_0xaf243f100/d .functor NAND 1, L_0xaf2441ae0, L_0xaf2441b80, C4<1>, C4<1>;
L_0xaf243f100 .delay 1 (1,1,1) L_0xaf243f100/d;
L_0xaf243f170/d .functor NAND 1, L_0xaf2441ae0, L_0xaf2441cc0, C4<1>, C4<1>;
L_0xaf243f170 .delay 1 (1,1,1) L_0xaf243f170/d;
L_0xaf243f1e0/d .functor NAND 1, L_0xaf2441b80, L_0xaf2441cc0, C4<1>, C4<1>;
L_0xaf243f1e0 .delay 1 (1,1,1) L_0xaf243f1e0/d;
L_0xaf243f250/d .functor NAND 1, L_0xaf243f100, L_0xaf243f170, L_0xaf243f1e0, C4<1>;
L_0xaf243f250 .delay 1 (1,1,1) L_0xaf243f250/d;
v0xaf2afa800_0 .net "Cin", 0 0, L_0xaf2441cc0;  1 drivers
v0xaf2afa8a0_0 .net "Cout", 0 0, L_0xaf243f250;  1 drivers
v0xaf2afa940_0 .net "P", 0 0, L_0xaf243f020;  1 drivers
v0xaf2afa9e0_0 .net "S", 0 0, L_0xaf243f090;  1 drivers
v0xaf2afaa80_0 .net "a", 0 0, L_0xaf2441ae0;  1 drivers
v0xaf2afab20_0 .net "b", 0 0, L_0xaf2441b80;  1 drivers
v0xaf2afabc0_0 .net "naCin", 0 0, L_0xaf243f170;  1 drivers
v0xaf2afac60_0 .net "nab", 0 0, L_0xaf243f100;  1 drivers
v0xaf2afad00_0 .net "nbCin", 0 0, L_0xaf243f1e0;  1 drivers
S_0xaf2af3180 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa300 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2af3300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af3180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243f2c0/d .functor XOR 1, L_0xaf2441d60, L_0xaf2441e00, C4<0>, C4<0>;
L_0xaf243f2c0 .delay 1 (1,1,1) L_0xaf243f2c0/d;
L_0xaf243f330/d .functor XOR 1, L_0xaf243f2c0, L_0xaf2441ea0, C4<0>, C4<0>;
L_0xaf243f330 .delay 1 (1,1,1) L_0xaf243f330/d;
L_0xaf243f3a0/d .functor NAND 1, L_0xaf2441d60, L_0xaf2441e00, C4<1>, C4<1>;
L_0xaf243f3a0 .delay 1 (1,1,1) L_0xaf243f3a0/d;
L_0xaf243f410/d .functor NAND 1, L_0xaf2441d60, L_0xaf2441ea0, C4<1>, C4<1>;
L_0xaf243f410 .delay 1 (1,1,1) L_0xaf243f410/d;
L_0xaf243f480/d .functor NAND 1, L_0xaf2441e00, L_0xaf2441ea0, C4<1>, C4<1>;
L_0xaf243f480 .delay 1 (1,1,1) L_0xaf243f480/d;
L_0xaf243f4f0/d .functor NAND 1, L_0xaf243f3a0, L_0xaf243f410, L_0xaf243f480, C4<1>;
L_0xaf243f4f0 .delay 1 (1,1,1) L_0xaf243f4f0/d;
v0xaf2afada0_0 .net "Cin", 0 0, L_0xaf2441ea0;  1 drivers
v0xaf2afae40_0 .net "Cout", 0 0, L_0xaf243f4f0;  1 drivers
v0xaf2afaee0_0 .net "P", 0 0, L_0xaf243f2c0;  1 drivers
v0xaf2afaf80_0 .net "S", 0 0, L_0xaf243f330;  1 drivers
v0xaf2afb020_0 .net "a", 0 0, L_0xaf2441d60;  1 drivers
v0xaf2afb0c0_0 .net "b", 0 0, L_0xaf2441e00;  1 drivers
v0xaf2afb160_0 .net "naCin", 0 0, L_0xaf243f410;  1 drivers
v0xaf2afb200_0 .net "nab", 0 0, L_0xaf243f3a0;  1 drivers
v0xaf2afb2a0_0 .net "nbCin", 0 0, L_0xaf243f480;  1 drivers
S_0xaf2af3480 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa340 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2af3600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af44c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243f560/d .functor XOR 1, L_0xaf2441c20, L_0xaf2441f40, C4<0>, C4<0>;
L_0xaf243f560 .delay 1 (1,1,1) L_0xaf243f560/d;
L_0xaf243f5d0/d .functor XOR 1, L_0xaf243f560, L_0xaf2441fe0, C4<0>, C4<0>;
L_0xaf243f5d0 .delay 1 (1,1,1) L_0xaf243f5d0/d;
L_0xaf243f640/d .functor NAND 1, L_0xaf2441c20, L_0xaf2441f40, C4<1>, C4<1>;
L_0xaf243f640 .delay 1 (1,1,1) L_0xaf243f640/d;
L_0xaf243f6b0/d .functor NAND 1, L_0xaf2441c20, L_0xaf2441fe0, C4<1>, C4<1>;
L_0xaf243f6b0 .delay 1 (1,1,1) L_0xaf243f6b0/d;
L_0xaf243f720/d .functor NAND 1, L_0xaf2441f40, L_0xaf2441fe0, C4<1>, C4<1>;
L_0xaf243f720 .delay 1 (1,1,1) L_0xaf243f720/d;
L_0xaf243f790/d .functor NAND 1, L_0xaf243f640, L_0xaf243f6b0, L_0xaf243f720, C4<1>;
L_0xaf243f790 .delay 1 (1,1,1) L_0xaf243f790/d;
v0xaf2afb340_0 .net "Cin", 0 0, L_0xaf2441fe0;  1 drivers
v0xaf2afb3e0_0 .net "Cout", 0 0, L_0xaf243f790;  1 drivers
v0xaf2afb480_0 .net "P", 0 0, L_0xaf243f560;  1 drivers
v0xaf2afb520_0 .net "S", 0 0, L_0xaf243f5d0;  1 drivers
v0xaf2afb5c0_0 .net "a", 0 0, L_0xaf2441c20;  1 drivers
v0xaf2afb660_0 .net "b", 0 0, L_0xaf2441f40;  1 drivers
v0xaf2afb700_0 .net "naCin", 0 0, L_0xaf243f6b0;  1 drivers
v0xaf2afb7a0_0 .net "nab", 0 0, L_0xaf243f640;  1 drivers
v0xaf2afb840_0 .net "nbCin", 0 0, L_0xaf243f720;  1 drivers
S_0xaf2af3780 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa240 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2af3900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af3780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af45c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243f800/d .functor XOR 1, L_0xaf2442080, L_0xaf2442120, C4<0>, C4<0>;
L_0xaf243f800 .delay 1 (1,1,1) L_0xaf243f800/d;
L_0xaf243f870/d .functor XOR 1, L_0xaf243f800, L_0xaf24421c0, C4<0>, C4<0>;
L_0xaf243f870 .delay 1 (1,1,1) L_0xaf243f870/d;
L_0xaf243f8e0/d .functor NAND 1, L_0xaf2442080, L_0xaf2442120, C4<1>, C4<1>;
L_0xaf243f8e0 .delay 1 (1,1,1) L_0xaf243f8e0/d;
L_0xaf243f950/d .functor NAND 1, L_0xaf2442080, L_0xaf24421c0, C4<1>, C4<1>;
L_0xaf243f950 .delay 1 (1,1,1) L_0xaf243f950/d;
L_0xaf243f9c0/d .functor NAND 1, L_0xaf2442120, L_0xaf24421c0, C4<1>, C4<1>;
L_0xaf243f9c0 .delay 1 (1,1,1) L_0xaf243f9c0/d;
L_0xaf243fa30/d .functor NAND 1, L_0xaf243f8e0, L_0xaf243f950, L_0xaf243f9c0, C4<1>;
L_0xaf243fa30 .delay 1 (1,1,1) L_0xaf243fa30/d;
v0xaf2afb8e0_0 .net "Cin", 0 0, L_0xaf24421c0;  1 drivers
v0xaf2afb980_0 .net "Cout", 0 0, L_0xaf243fa30;  1 drivers
v0xaf2afba20_0 .net "P", 0 0, L_0xaf243f800;  1 drivers
v0xaf2afbac0_0 .net "S", 0 0, L_0xaf243f870;  1 drivers
v0xaf2afbb60_0 .net "a", 0 0, L_0xaf2442080;  1 drivers
v0xaf2afbc00_0 .net "b", 0 0, L_0xaf2442120;  1 drivers
v0xaf2afbca0_0 .net "naCin", 0 0, L_0xaf243f950;  1 drivers
v0xaf2afbd40_0 .net "nab", 0 0, L_0xaf243f8e0;  1 drivers
v0xaf2afbde0_0 .net "nbCin", 0 0, L_0xaf243f9c0;  1 drivers
S_0xaf2af3a80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa380 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2af3c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af3a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243faa0/d .functor XOR 1, L_0xaf2442260, L_0xaf2442300, C4<0>, C4<0>;
L_0xaf243faa0 .delay 1 (1,1,1) L_0xaf243faa0/d;
L_0xaf243fb10/d .functor XOR 1, L_0xaf243faa0, L_0xaf24423a0, C4<0>, C4<0>;
L_0xaf243fb10 .delay 1 (1,1,1) L_0xaf243fb10/d;
L_0xaf243fb80/d .functor NAND 1, L_0xaf2442260, L_0xaf2442300, C4<1>, C4<1>;
L_0xaf243fb80 .delay 1 (1,1,1) L_0xaf243fb80/d;
L_0xaf243fbf0/d .functor NAND 1, L_0xaf2442260, L_0xaf24423a0, C4<1>, C4<1>;
L_0xaf243fbf0 .delay 1 (1,1,1) L_0xaf243fbf0/d;
L_0xaf243fc60/d .functor NAND 1, L_0xaf2442300, L_0xaf24423a0, C4<1>, C4<1>;
L_0xaf243fc60 .delay 1 (1,1,1) L_0xaf243fc60/d;
L_0xaf243fcd0/d .functor NAND 1, L_0xaf243fb80, L_0xaf243fbf0, L_0xaf243fc60, C4<1>;
L_0xaf243fcd0 .delay 1 (1,1,1) L_0xaf243fcd0/d;
v0xaf2afbe80_0 .net "Cin", 0 0, L_0xaf24423a0;  1 drivers
v0xaf2afbf20_0 .net "Cout", 0 0, L_0xaf243fcd0;  1 drivers
v0xaf2afc000_0 .net "P", 0 0, L_0xaf243faa0;  1 drivers
v0xaf2afc0a0_0 .net "S", 0 0, L_0xaf243fb10;  1 drivers
v0xaf2afc140_0 .net "a", 0 0, L_0xaf2442260;  1 drivers
v0xaf2afc1e0_0 .net "b", 0 0, L_0xaf2442300;  1 drivers
v0xaf2afc280_0 .net "naCin", 0 0, L_0xaf243fbf0;  1 drivers
v0xaf2afc320_0 .net "nab", 0 0, L_0xaf243fb80;  1 drivers
v0xaf2afc3c0_0 .net "nbCin", 0 0, L_0xaf243fc60;  1 drivers
S_0xaf2af3d80 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa3c0 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2b00000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2af3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af46c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf243fd40/d .functor XOR 1, L_0xaf2442440, L_0xaf24424e0, C4<0>, C4<0>;
L_0xaf243fd40 .delay 1 (1,1,1) L_0xaf243fd40/d;
L_0xaf243fdb0/d .functor XOR 1, L_0xaf243fd40, L_0xaf2442580, C4<0>, C4<0>;
L_0xaf243fdb0 .delay 1 (1,1,1) L_0xaf243fdb0/d;
L_0xaf243fe20/d .functor NAND 1, L_0xaf2442440, L_0xaf24424e0, C4<1>, C4<1>;
L_0xaf243fe20 .delay 1 (1,1,1) L_0xaf243fe20/d;
L_0xaf243fe90/d .functor NAND 1, L_0xaf2442440, L_0xaf2442580, C4<1>, C4<1>;
L_0xaf243fe90 .delay 1 (1,1,1) L_0xaf243fe90/d;
L_0xaf243ff00/d .functor NAND 1, L_0xaf24424e0, L_0xaf2442580, C4<1>, C4<1>;
L_0xaf243ff00 .delay 1 (1,1,1) L_0xaf243ff00/d;
L_0xaf243ff70/d .functor NAND 1, L_0xaf243fe20, L_0xaf243fe90, L_0xaf243ff00, C4<1>;
L_0xaf243ff70 .delay 1 (1,1,1) L_0xaf243ff70/d;
v0xaf2afc460_0 .net "Cin", 0 0, L_0xaf2442580;  1 drivers
v0xaf2afc500_0 .net "Cout", 0 0, L_0xaf243ff70;  1 drivers
v0xaf2afc5a0_0 .net "P", 0 0, L_0xaf243fd40;  1 drivers
v0xaf2afc640_0 .net "S", 0 0, L_0xaf243fdb0;  1 drivers
v0xaf2afc6e0_0 .net "a", 0 0, L_0xaf2442440;  1 drivers
v0xaf2afc780_0 .net "b", 0 0, L_0xaf24424e0;  1 drivers
v0xaf2afc820_0 .net "naCin", 0 0, L_0xaf243fe90;  1 drivers
v0xaf2afc8c0_0 .net "nab", 0 0, L_0xaf243fe20;  1 drivers
v0xaf2afc960_0 .net "nbCin", 0 0, L_0xaf243ff00;  1 drivers
S_0xaf2b00180 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa400 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2b00300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b00180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244c000/d .functor XOR 1, L_0xaf2442620, L_0xaf24426c0, C4<0>, C4<0>;
L_0xaf244c000 .delay 1 (1,1,1) L_0xaf244c000/d;
L_0xaf244c070/d .functor XOR 1, L_0xaf244c000, L_0xaf2442760, C4<0>, C4<0>;
L_0xaf244c070 .delay 1 (1,1,1) L_0xaf244c070/d;
L_0xaf244c0e0/d .functor NAND 1, L_0xaf2442620, L_0xaf24426c0, C4<1>, C4<1>;
L_0xaf244c0e0 .delay 1 (1,1,1) L_0xaf244c0e0/d;
L_0xaf244c150/d .functor NAND 1, L_0xaf2442620, L_0xaf2442760, C4<1>, C4<1>;
L_0xaf244c150 .delay 1 (1,1,1) L_0xaf244c150/d;
L_0xaf244c1c0/d .functor NAND 1, L_0xaf24426c0, L_0xaf2442760, C4<1>, C4<1>;
L_0xaf244c1c0 .delay 1 (1,1,1) L_0xaf244c1c0/d;
L_0xaf244c230/d .functor NAND 1, L_0xaf244c0e0, L_0xaf244c150, L_0xaf244c1c0, C4<1>;
L_0xaf244c230 .delay 1 (1,1,1) L_0xaf244c230/d;
v0xaf2afca00_0 .net "Cin", 0 0, L_0xaf2442760;  1 drivers
v0xaf2afcaa0_0 .net "Cout", 0 0, L_0xaf244c230;  1 drivers
v0xaf2afcb40_0 .net "P", 0 0, L_0xaf244c000;  1 drivers
v0xaf2afcbe0_0 .net "S", 0 0, L_0xaf244c070;  1 drivers
v0xaf2afcc80_0 .net "a", 0 0, L_0xaf2442620;  1 drivers
v0xaf2afcd20_0 .net "b", 0 0, L_0xaf24426c0;  1 drivers
v0xaf2afcdc0_0 .net "naCin", 0 0, L_0xaf244c150;  1 drivers
v0xaf2afce60_0 .net "nab", 0 0, L_0xaf244c0e0;  1 drivers
v0xaf2afcf00_0 .net "nbCin", 0 0, L_0xaf244c1c0;  1 drivers
S_0xaf2b00480 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa440 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2b00600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b00480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af47c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244c2a0/d .functor XOR 1, L_0xaf2442800, L_0xaf24428a0, C4<0>, C4<0>;
L_0xaf244c2a0 .delay 1 (1,1,1) L_0xaf244c2a0/d;
L_0xaf244c310/d .functor XOR 1, L_0xaf244c2a0, L_0xaf2442940, C4<0>, C4<0>;
L_0xaf244c310 .delay 1 (1,1,1) L_0xaf244c310/d;
L_0xaf244c380/d .functor NAND 1, L_0xaf2442800, L_0xaf24428a0, C4<1>, C4<1>;
L_0xaf244c380 .delay 1 (1,1,1) L_0xaf244c380/d;
L_0xaf244c3f0/d .functor NAND 1, L_0xaf2442800, L_0xaf2442940, C4<1>, C4<1>;
L_0xaf244c3f0 .delay 1 (1,1,1) L_0xaf244c3f0/d;
L_0xaf244c460/d .functor NAND 1, L_0xaf24428a0, L_0xaf2442940, C4<1>, C4<1>;
L_0xaf244c460 .delay 1 (1,1,1) L_0xaf244c460/d;
L_0xaf244c4d0/d .functor NAND 1, L_0xaf244c380, L_0xaf244c3f0, L_0xaf244c460, C4<1>;
L_0xaf244c4d0 .delay 1 (1,1,1) L_0xaf244c4d0/d;
v0xaf2afcfa0_0 .net "Cin", 0 0, L_0xaf2442940;  1 drivers
v0xaf2afd040_0 .net "Cout", 0 0, L_0xaf244c4d0;  1 drivers
v0xaf2afd0e0_0 .net "P", 0 0, L_0xaf244c2a0;  1 drivers
v0xaf2afd180_0 .net "S", 0 0, L_0xaf244c310;  1 drivers
v0xaf2afd220_0 .net "a", 0 0, L_0xaf2442800;  1 drivers
v0xaf2afd2c0_0 .net "b", 0 0, L_0xaf24428a0;  1 drivers
v0xaf2afd360_0 .net "naCin", 0 0, L_0xaf244c3f0;  1 drivers
v0xaf2afd400_0 .net "nab", 0 0, L_0xaf244c380;  1 drivers
v0xaf2afd4a0_0 .net "nbCin", 0 0, L_0xaf244c460;  1 drivers
S_0xaf2b00780 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa480 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2b00900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b00780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244c540/d .functor XOR 1, L_0xaf24429e0, L_0xaf2442a80, C4<0>, C4<0>;
L_0xaf244c540 .delay 1 (1,1,1) L_0xaf244c540/d;
L_0xaf244c5b0/d .functor XOR 1, L_0xaf244c540, L_0xaf2442b20, C4<0>, C4<0>;
L_0xaf244c5b0 .delay 1 (1,1,1) L_0xaf244c5b0/d;
L_0xaf244c620/d .functor NAND 1, L_0xaf24429e0, L_0xaf2442a80, C4<1>, C4<1>;
L_0xaf244c620 .delay 1 (1,1,1) L_0xaf244c620/d;
L_0xaf244c690/d .functor NAND 1, L_0xaf24429e0, L_0xaf2442b20, C4<1>, C4<1>;
L_0xaf244c690 .delay 1 (1,1,1) L_0xaf244c690/d;
L_0xaf244c700/d .functor NAND 1, L_0xaf2442a80, L_0xaf2442b20, C4<1>, C4<1>;
L_0xaf244c700 .delay 1 (1,1,1) L_0xaf244c700/d;
L_0xaf244c770/d .functor NAND 1, L_0xaf244c620, L_0xaf244c690, L_0xaf244c700, C4<1>;
L_0xaf244c770 .delay 1 (1,1,1) L_0xaf244c770/d;
v0xaf2afd540_0 .net "Cin", 0 0, L_0xaf2442b20;  1 drivers
v0xaf2afd5e0_0 .net "Cout", 0 0, L_0xaf244c770;  1 drivers
v0xaf2afd680_0 .net "P", 0 0, L_0xaf244c540;  1 drivers
v0xaf2afd720_0 .net "S", 0 0, L_0xaf244c5b0;  1 drivers
v0xaf2afd7c0_0 .net "a", 0 0, L_0xaf24429e0;  1 drivers
v0xaf2afd860_0 .net "b", 0 0, L_0xaf2442a80;  1 drivers
v0xaf2afd900_0 .net "naCin", 0 0, L_0xaf244c690;  1 drivers
v0xaf2afd9a0_0 .net "nab", 0 0, L_0xaf244c620;  1 drivers
v0xaf2afda40_0 .net "nbCin", 0 0, L_0xaf244c700;  1 drivers
S_0xaf2b00a80 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa4c0 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2b00c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b00a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af48c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244c7e0/d .functor XOR 1, L_0xaf2442bc0, L_0xaf2442c60, C4<0>, C4<0>;
L_0xaf244c7e0 .delay 1 (1,1,1) L_0xaf244c7e0/d;
L_0xaf244c850/d .functor XOR 1, L_0xaf244c7e0, L_0xaf2442d00, C4<0>, C4<0>;
L_0xaf244c850 .delay 1 (1,1,1) L_0xaf244c850/d;
L_0xaf244c8c0/d .functor NAND 1, L_0xaf2442bc0, L_0xaf2442c60, C4<1>, C4<1>;
L_0xaf244c8c0 .delay 1 (1,1,1) L_0xaf244c8c0/d;
L_0xaf244c930/d .functor NAND 1, L_0xaf2442bc0, L_0xaf2442d00, C4<1>, C4<1>;
L_0xaf244c930 .delay 1 (1,1,1) L_0xaf244c930/d;
L_0xaf244c9a0/d .functor NAND 1, L_0xaf2442c60, L_0xaf2442d00, C4<1>, C4<1>;
L_0xaf244c9a0 .delay 1 (1,1,1) L_0xaf244c9a0/d;
L_0xaf244ca10/d .functor NAND 1, L_0xaf244c8c0, L_0xaf244c930, L_0xaf244c9a0, C4<1>;
L_0xaf244ca10 .delay 1 (1,1,1) L_0xaf244ca10/d;
v0xaf2afdae0_0 .net "Cin", 0 0, L_0xaf2442d00;  1 drivers
v0xaf2afdb80_0 .net "Cout", 0 0, L_0xaf244ca10;  1 drivers
v0xaf2afdc20_0 .net "P", 0 0, L_0xaf244c7e0;  1 drivers
v0xaf2afdcc0_0 .net "S", 0 0, L_0xaf244c850;  1 drivers
v0xaf2afdd60_0 .net "a", 0 0, L_0xaf2442bc0;  1 drivers
v0xaf2afde00_0 .net "b", 0 0, L_0xaf2442c60;  1 drivers
v0xaf2afdea0_0 .net "naCin", 0 0, L_0xaf244c930;  1 drivers
v0xaf2afdf40_0 .net "nab", 0 0, L_0xaf244c8c0;  1 drivers
v0xaf2afdfe0_0 .net "nbCin", 0 0, L_0xaf244c9a0;  1 drivers
S_0xaf2b00d80 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa500 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2b00f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b00d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244ca80/d .functor XOR 1, L_0xaf2442da0, L_0xaf2442e40, C4<0>, C4<0>;
L_0xaf244ca80 .delay 1 (1,1,1) L_0xaf244ca80/d;
L_0xaf244caf0/d .functor XOR 1, L_0xaf244ca80, L_0xaf2442ee0, C4<0>, C4<0>;
L_0xaf244caf0 .delay 1 (1,1,1) L_0xaf244caf0/d;
L_0xaf244cb60/d .functor NAND 1, L_0xaf2442da0, L_0xaf2442e40, C4<1>, C4<1>;
L_0xaf244cb60 .delay 1 (1,1,1) L_0xaf244cb60/d;
L_0xaf244cbd0/d .functor NAND 1, L_0xaf2442da0, L_0xaf2442ee0, C4<1>, C4<1>;
L_0xaf244cbd0 .delay 1 (1,1,1) L_0xaf244cbd0/d;
L_0xaf244cc40/d .functor NAND 1, L_0xaf2442e40, L_0xaf2442ee0, C4<1>, C4<1>;
L_0xaf244cc40 .delay 1 (1,1,1) L_0xaf244cc40/d;
L_0xaf244ccb0/d .functor NAND 1, L_0xaf244cb60, L_0xaf244cbd0, L_0xaf244cc40, C4<1>;
L_0xaf244ccb0 .delay 1 (1,1,1) L_0xaf244ccb0/d;
v0xaf2afe080_0 .net "Cin", 0 0, L_0xaf2442ee0;  1 drivers
v0xaf2afe120_0 .net "Cout", 0 0, L_0xaf244ccb0;  1 drivers
v0xaf2afe1c0_0 .net "P", 0 0, L_0xaf244ca80;  1 drivers
v0xaf2afe260_0 .net "S", 0 0, L_0xaf244caf0;  1 drivers
v0xaf2afe300_0 .net "a", 0 0, L_0xaf2442da0;  1 drivers
v0xaf2afe3a0_0 .net "b", 0 0, L_0xaf2442e40;  1 drivers
v0xaf2afe440_0 .net "naCin", 0 0, L_0xaf244cbd0;  1 drivers
v0xaf2afe4e0_0 .net "nab", 0 0, L_0xaf244cb60;  1 drivers
v0xaf2afe580_0 .net "nbCin", 0 0, L_0xaf244cc40;  1 drivers
S_0xaf2b01080 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa540 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2b01200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244cd20/d .functor XOR 1, L_0xaf2442f80, L_0xaf2443020, C4<0>, C4<0>;
L_0xaf244cd20 .delay 1 (1,1,1) L_0xaf244cd20/d;
L_0xaf244cd90/d .functor XOR 1, L_0xaf244cd20, L_0xaf24430c0, C4<0>, C4<0>;
L_0xaf244cd90 .delay 1 (1,1,1) L_0xaf244cd90/d;
L_0xaf244ce00/d .functor NAND 1, L_0xaf2442f80, L_0xaf2443020, C4<1>, C4<1>;
L_0xaf244ce00 .delay 1 (1,1,1) L_0xaf244ce00/d;
L_0xaf244ce70/d .functor NAND 1, L_0xaf2442f80, L_0xaf24430c0, C4<1>, C4<1>;
L_0xaf244ce70 .delay 1 (1,1,1) L_0xaf244ce70/d;
L_0xaf244cee0/d .functor NAND 1, L_0xaf2443020, L_0xaf24430c0, C4<1>, C4<1>;
L_0xaf244cee0 .delay 1 (1,1,1) L_0xaf244cee0/d;
L_0xaf244cf50/d .functor NAND 1, L_0xaf244ce00, L_0xaf244ce70, L_0xaf244cee0, C4<1>;
L_0xaf244cf50 .delay 1 (1,1,1) L_0xaf244cf50/d;
v0xaf2afe620_0 .net "Cin", 0 0, L_0xaf24430c0;  1 drivers
v0xaf2afe6c0_0 .net "Cout", 0 0, L_0xaf244cf50;  1 drivers
v0xaf2afe760_0 .net "P", 0 0, L_0xaf244cd20;  1 drivers
v0xaf2afe800_0 .net "S", 0 0, L_0xaf244cd90;  1 drivers
v0xaf2afe8a0_0 .net "a", 0 0, L_0xaf2442f80;  1 drivers
v0xaf2afe940_0 .net "b", 0 0, L_0xaf2443020;  1 drivers
v0xaf2afe9e0_0 .net "naCin", 0 0, L_0xaf244ce70;  1 drivers
v0xaf2afea80_0 .net "nab", 0 0, L_0xaf244ce00;  1 drivers
v0xaf2afeb20_0 .net "nbCin", 0 0, L_0xaf244cee0;  1 drivers
S_0xaf2b01380 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa580 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2b01500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af49c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244cfc0/d .functor XOR 1, L_0xaf2443160, L_0xaf2443200, C4<0>, C4<0>;
L_0xaf244cfc0 .delay 1 (1,1,1) L_0xaf244cfc0/d;
L_0xaf244d030/d .functor XOR 1, L_0xaf244cfc0, L_0xaf24432a0, C4<0>, C4<0>;
L_0xaf244d030 .delay 1 (1,1,1) L_0xaf244d030/d;
L_0xaf244d0a0/d .functor NAND 1, L_0xaf2443160, L_0xaf2443200, C4<1>, C4<1>;
L_0xaf244d0a0 .delay 1 (1,1,1) L_0xaf244d0a0/d;
L_0xaf244d110/d .functor NAND 1, L_0xaf2443160, L_0xaf24432a0, C4<1>, C4<1>;
L_0xaf244d110 .delay 1 (1,1,1) L_0xaf244d110/d;
L_0xaf244d180/d .functor NAND 1, L_0xaf2443200, L_0xaf24432a0, C4<1>, C4<1>;
L_0xaf244d180 .delay 1 (1,1,1) L_0xaf244d180/d;
L_0xaf244d1f0/d .functor NAND 1, L_0xaf244d0a0, L_0xaf244d110, L_0xaf244d180, C4<1>;
L_0xaf244d1f0 .delay 1 (1,1,1) L_0xaf244d1f0/d;
v0xaf2afebc0_0 .net "Cin", 0 0, L_0xaf24432a0;  1 drivers
v0xaf2afec60_0 .net "Cout", 0 0, L_0xaf244d1f0;  1 drivers
v0xaf2afed00_0 .net "P", 0 0, L_0xaf244cfc0;  1 drivers
v0xaf2afeda0_0 .net "S", 0 0, L_0xaf244d030;  1 drivers
v0xaf2afee40_0 .net "a", 0 0, L_0xaf2443160;  1 drivers
v0xaf2afeee0_0 .net "b", 0 0, L_0xaf2443200;  1 drivers
v0xaf2afef80_0 .net "naCin", 0 0, L_0xaf244d110;  1 drivers
v0xaf2aff020_0 .net "nab", 0 0, L_0xaf244d0a0;  1 drivers
v0xaf2aff0c0_0 .net "nbCin", 0 0, L_0xaf244d180;  1 drivers
S_0xaf2b01680 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa5c0 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2b01800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244d260/d .functor XOR 1, L_0xaf2443340, L_0xaf24433e0, C4<0>, C4<0>;
L_0xaf244d260 .delay 1 (1,1,1) L_0xaf244d260/d;
L_0xaf244d2d0/d .functor XOR 1, L_0xaf244d260, L_0xaf2443480, C4<0>, C4<0>;
L_0xaf244d2d0 .delay 1 (1,1,1) L_0xaf244d2d0/d;
L_0xaf244d340/d .functor NAND 1, L_0xaf2443340, L_0xaf24433e0, C4<1>, C4<1>;
L_0xaf244d340 .delay 1 (1,1,1) L_0xaf244d340/d;
L_0xaf244d3b0/d .functor NAND 1, L_0xaf2443340, L_0xaf2443480, C4<1>, C4<1>;
L_0xaf244d3b0 .delay 1 (1,1,1) L_0xaf244d3b0/d;
L_0xaf244d420/d .functor NAND 1, L_0xaf24433e0, L_0xaf2443480, C4<1>, C4<1>;
L_0xaf244d420 .delay 1 (1,1,1) L_0xaf244d420/d;
L_0xaf244d490/d .functor NAND 1, L_0xaf244d340, L_0xaf244d3b0, L_0xaf244d420, C4<1>;
L_0xaf244d490 .delay 1 (1,1,1) L_0xaf244d490/d;
v0xaf2aff160_0 .net "Cin", 0 0, L_0xaf2443480;  1 drivers
v0xaf2aff200_0 .net "Cout", 0 0, L_0xaf244d490;  1 drivers
v0xaf2aff2a0_0 .net "P", 0 0, L_0xaf244d260;  1 drivers
v0xaf2aff340_0 .net "S", 0 0, L_0xaf244d2d0;  1 drivers
v0xaf2aff3e0_0 .net "a", 0 0, L_0xaf2443340;  1 drivers
v0xaf2aff480_0 .net "b", 0 0, L_0xaf24433e0;  1 drivers
v0xaf2aff520_0 .net "naCin", 0 0, L_0xaf244d3b0;  1 drivers
v0xaf2aff5c0_0 .net "nab", 0 0, L_0xaf244d340;  1 drivers
v0xaf2aff660_0 .net "nbCin", 0 0, L_0xaf244d420;  1 drivers
S_0xaf2b01980 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa600 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2b01b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244d500/d .functor XOR 1, L_0xaf2443520, L_0xaf24435c0, C4<0>, C4<0>;
L_0xaf244d500 .delay 1 (1,1,1) L_0xaf244d500/d;
L_0xaf244d570/d .functor XOR 1, L_0xaf244d500, L_0xaf2443660, C4<0>, C4<0>;
L_0xaf244d570 .delay 1 (1,1,1) L_0xaf244d570/d;
L_0xaf244d5e0/d .functor NAND 1, L_0xaf2443520, L_0xaf24435c0, C4<1>, C4<1>;
L_0xaf244d5e0 .delay 1 (1,1,1) L_0xaf244d5e0/d;
L_0xaf244d650/d .functor NAND 1, L_0xaf2443520, L_0xaf2443660, C4<1>, C4<1>;
L_0xaf244d650 .delay 1 (1,1,1) L_0xaf244d650/d;
L_0xaf244d6c0/d .functor NAND 1, L_0xaf24435c0, L_0xaf2443660, C4<1>, C4<1>;
L_0xaf244d6c0 .delay 1 (1,1,1) L_0xaf244d6c0/d;
L_0xaf244d730/d .functor NAND 1, L_0xaf244d5e0, L_0xaf244d650, L_0xaf244d6c0, C4<1>;
L_0xaf244d730 .delay 1 (1,1,1) L_0xaf244d730/d;
v0xaf2aff700_0 .net "Cin", 0 0, L_0xaf2443660;  1 drivers
v0xaf2aff7a0_0 .net "Cout", 0 0, L_0xaf244d730;  1 drivers
v0xaf2aff840_0 .net "P", 0 0, L_0xaf244d500;  1 drivers
v0xaf2aff8e0_0 .net "S", 0 0, L_0xaf244d570;  1 drivers
v0xaf2aff980_0 .net "a", 0 0, L_0xaf2443520;  1 drivers
v0xaf2affa20_0 .net "b", 0 0, L_0xaf24435c0;  1 drivers
v0xaf2affac0_0 .net "naCin", 0 0, L_0xaf244d650;  1 drivers
v0xaf2affb60_0 .net "nab", 0 0, L_0xaf244d5e0;  1 drivers
v0xaf2affc00_0 .net "nbCin", 0 0, L_0xaf244d6c0;  1 drivers
S_0xaf2b01c80 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa640 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2b01e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244d7a0/d .functor XOR 1, L_0xaf2443700, L_0xaf24437a0, C4<0>, C4<0>;
L_0xaf244d7a0 .delay 1 (1,1,1) L_0xaf244d7a0/d;
L_0xaf244d810/d .functor XOR 1, L_0xaf244d7a0, L_0xaf2443840, C4<0>, C4<0>;
L_0xaf244d810 .delay 1 (1,1,1) L_0xaf244d810/d;
L_0xaf244d880/d .functor NAND 1, L_0xaf2443700, L_0xaf24437a0, C4<1>, C4<1>;
L_0xaf244d880 .delay 1 (1,1,1) L_0xaf244d880/d;
L_0xaf244d8f0/d .functor NAND 1, L_0xaf2443700, L_0xaf2443840, C4<1>, C4<1>;
L_0xaf244d8f0 .delay 1 (1,1,1) L_0xaf244d8f0/d;
L_0xaf244d960/d .functor NAND 1, L_0xaf24437a0, L_0xaf2443840, C4<1>, C4<1>;
L_0xaf244d960 .delay 1 (1,1,1) L_0xaf244d960/d;
L_0xaf244d9d0/d .functor NAND 1, L_0xaf244d880, L_0xaf244d8f0, L_0xaf244d960, C4<1>;
L_0xaf244d9d0 .delay 1 (1,1,1) L_0xaf244d9d0/d;
v0xaf2affca0_0 .net "Cin", 0 0, L_0xaf2443840;  1 drivers
v0xaf2affd40_0 .net "Cout", 0 0, L_0xaf244d9d0;  1 drivers
v0xaf2affde0_0 .net "P", 0 0, L_0xaf244d7a0;  1 drivers
v0xaf2affe80_0 .net "S", 0 0, L_0xaf244d810;  1 drivers
v0xaf2afff20_0 .net "a", 0 0, L_0xaf2443700;  1 drivers
v0xaf2b04000_0 .net "b", 0 0, L_0xaf24437a0;  1 drivers
v0xaf2b040a0_0 .net "naCin", 0 0, L_0xaf244d8f0;  1 drivers
v0xaf2b04140_0 .net "nab", 0 0, L_0xaf244d880;  1 drivers
v0xaf2b041e0_0 .net "nbCin", 0 0, L_0xaf244d960;  1 drivers
S_0xaf2b01f80 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa680 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2b02100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b01f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244da40/d .functor XOR 1, L_0xaf24438e0, L_0xaf2443980, C4<0>, C4<0>;
L_0xaf244da40 .delay 1 (1,1,1) L_0xaf244da40/d;
L_0xaf244dab0/d .functor XOR 1, L_0xaf244da40, L_0xaf2443a20, C4<0>, C4<0>;
L_0xaf244dab0 .delay 1 (1,1,1) L_0xaf244dab0/d;
L_0xaf244db20/d .functor NAND 1, L_0xaf24438e0, L_0xaf2443980, C4<1>, C4<1>;
L_0xaf244db20 .delay 1 (1,1,1) L_0xaf244db20/d;
L_0xaf244db90/d .functor NAND 1, L_0xaf24438e0, L_0xaf2443a20, C4<1>, C4<1>;
L_0xaf244db90 .delay 1 (1,1,1) L_0xaf244db90/d;
L_0xaf244dc00/d .functor NAND 1, L_0xaf2443980, L_0xaf2443a20, C4<1>, C4<1>;
L_0xaf244dc00 .delay 1 (1,1,1) L_0xaf244dc00/d;
L_0xaf244dc70/d .functor NAND 1, L_0xaf244db20, L_0xaf244db90, L_0xaf244dc00, C4<1>;
L_0xaf244dc70 .delay 1 (1,1,1) L_0xaf244dc70/d;
v0xaf2b04280_0 .net "Cin", 0 0, L_0xaf2443a20;  1 drivers
v0xaf2b04320_0 .net "Cout", 0 0, L_0xaf244dc70;  1 drivers
v0xaf2b043c0_0 .net "P", 0 0, L_0xaf244da40;  1 drivers
v0xaf2b04460_0 .net "S", 0 0, L_0xaf244dab0;  1 drivers
v0xaf2b04500_0 .net "a", 0 0, L_0xaf24438e0;  1 drivers
v0xaf2b045a0_0 .net "b", 0 0, L_0xaf2443980;  1 drivers
v0xaf2b04640_0 .net "naCin", 0 0, L_0xaf244db90;  1 drivers
v0xaf2b046e0_0 .net "nab", 0 0, L_0xaf244db20;  1 drivers
v0xaf2b04780_0 .net "nbCin", 0 0, L_0xaf244dc00;  1 drivers
S_0xaf2b02280 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa6c0 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2b02400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b02280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244dce0/d .functor XOR 1, L_0xaf2443ac0, L_0xaf2443b60, C4<0>, C4<0>;
L_0xaf244dce0 .delay 1 (1,1,1) L_0xaf244dce0/d;
L_0xaf244dd50/d .functor XOR 1, L_0xaf244dce0, L_0xaf2443c00, C4<0>, C4<0>;
L_0xaf244dd50 .delay 1 (1,1,1) L_0xaf244dd50/d;
L_0xaf244ddc0/d .functor NAND 1, L_0xaf2443ac0, L_0xaf2443b60, C4<1>, C4<1>;
L_0xaf244ddc0 .delay 1 (1,1,1) L_0xaf244ddc0/d;
L_0xaf244de30/d .functor NAND 1, L_0xaf2443ac0, L_0xaf2443c00, C4<1>, C4<1>;
L_0xaf244de30 .delay 1 (1,1,1) L_0xaf244de30/d;
L_0xaf244dea0/d .functor NAND 1, L_0xaf2443b60, L_0xaf2443c00, C4<1>, C4<1>;
L_0xaf244dea0 .delay 1 (1,1,1) L_0xaf244dea0/d;
L_0xaf244df10/d .functor NAND 1, L_0xaf244ddc0, L_0xaf244de30, L_0xaf244dea0, C4<1>;
L_0xaf244df10 .delay 1 (1,1,1) L_0xaf244df10/d;
v0xaf2b04820_0 .net "Cin", 0 0, L_0xaf2443c00;  1 drivers
v0xaf2b048c0_0 .net "Cout", 0 0, L_0xaf244df10;  1 drivers
v0xaf2b04960_0 .net "P", 0 0, L_0xaf244dce0;  1 drivers
v0xaf2b04a00_0 .net "S", 0 0, L_0xaf244dd50;  1 drivers
v0xaf2b04aa0_0 .net "a", 0 0, L_0xaf2443ac0;  1 drivers
v0xaf2b04b40_0 .net "b", 0 0, L_0xaf2443b60;  1 drivers
v0xaf2b04be0_0 .net "naCin", 0 0, L_0xaf244de30;  1 drivers
v0xaf2b04c80_0 .net "nab", 0 0, L_0xaf244ddc0;  1 drivers
v0xaf2b04d20_0 .net "nbCin", 0 0, L_0xaf244dea0;  1 drivers
S_0xaf2b02580 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa700 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2b02700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b02580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244df80/d .functor XOR 1, L_0xaf2443ca0, L_0xaf2443d40, C4<0>, C4<0>;
L_0xaf244df80 .delay 1 (1,1,1) L_0xaf244df80/d;
L_0xaf244dff0/d .functor XOR 1, L_0xaf244df80, L_0xaf2443de0, C4<0>, C4<0>;
L_0xaf244dff0 .delay 1 (1,1,1) L_0xaf244dff0/d;
L_0xaf244e060/d .functor NAND 1, L_0xaf2443ca0, L_0xaf2443d40, C4<1>, C4<1>;
L_0xaf244e060 .delay 1 (1,1,1) L_0xaf244e060/d;
L_0xaf244e0d0/d .functor NAND 1, L_0xaf2443ca0, L_0xaf2443de0, C4<1>, C4<1>;
L_0xaf244e0d0 .delay 1 (1,1,1) L_0xaf244e0d0/d;
L_0xaf244e140/d .functor NAND 1, L_0xaf2443d40, L_0xaf2443de0, C4<1>, C4<1>;
L_0xaf244e140 .delay 1 (1,1,1) L_0xaf244e140/d;
L_0xaf244e1b0/d .functor NAND 1, L_0xaf244e060, L_0xaf244e0d0, L_0xaf244e140, C4<1>;
L_0xaf244e1b0 .delay 1 (1,1,1) L_0xaf244e1b0/d;
v0xaf2b04dc0_0 .net "Cin", 0 0, L_0xaf2443de0;  1 drivers
v0xaf2b04e60_0 .net "Cout", 0 0, L_0xaf244e1b0;  1 drivers
v0xaf2b04f00_0 .net "P", 0 0, L_0xaf244df80;  1 drivers
v0xaf2b04fa0_0 .net "S", 0 0, L_0xaf244dff0;  1 drivers
v0xaf2b05040_0 .net "a", 0 0, L_0xaf2443ca0;  1 drivers
v0xaf2b050e0_0 .net "b", 0 0, L_0xaf2443d40;  1 drivers
v0xaf2b05180_0 .net "naCin", 0 0, L_0xaf244e0d0;  1 drivers
v0xaf2b05220_0 .net "nab", 0 0, L_0xaf244e060;  1 drivers
v0xaf2b052c0_0 .net "nbCin", 0 0, L_0xaf244e140;  1 drivers
S_0xaf2b02880 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa740 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2b02a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b02880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244e220/d .functor XOR 1, L_0xaf2443e80, L_0xaf2443f20, C4<0>, C4<0>;
L_0xaf244e220 .delay 1 (1,1,1) L_0xaf244e220/d;
L_0xaf244e290/d .functor XOR 1, L_0xaf244e220, L_0xaf2454000, C4<0>, C4<0>;
L_0xaf244e290 .delay 1 (1,1,1) L_0xaf244e290/d;
L_0xaf244e300/d .functor NAND 1, L_0xaf2443e80, L_0xaf2443f20, C4<1>, C4<1>;
L_0xaf244e300 .delay 1 (1,1,1) L_0xaf244e300/d;
L_0xaf244e370/d .functor NAND 1, L_0xaf2443e80, L_0xaf2454000, C4<1>, C4<1>;
L_0xaf244e370 .delay 1 (1,1,1) L_0xaf244e370/d;
L_0xaf244e3e0/d .functor NAND 1, L_0xaf2443f20, L_0xaf2454000, C4<1>, C4<1>;
L_0xaf244e3e0 .delay 1 (1,1,1) L_0xaf244e3e0/d;
L_0xaf244e450/d .functor NAND 1, L_0xaf244e300, L_0xaf244e370, L_0xaf244e3e0, C4<1>;
L_0xaf244e450 .delay 1 (1,1,1) L_0xaf244e450/d;
v0xaf2b05360_0 .net "Cin", 0 0, L_0xaf2454000;  1 drivers
v0xaf2b05400_0 .net "Cout", 0 0, L_0xaf244e450;  1 drivers
v0xaf2b054a0_0 .net "P", 0 0, L_0xaf244e220;  1 drivers
v0xaf2b05540_0 .net "S", 0 0, L_0xaf244e290;  1 drivers
v0xaf2b055e0_0 .net "a", 0 0, L_0xaf2443e80;  1 drivers
v0xaf2b05680_0 .net "b", 0 0, L_0xaf2443f20;  1 drivers
v0xaf2b05720_0 .net "naCin", 0 0, L_0xaf244e370;  1 drivers
v0xaf2b057c0_0 .net "nab", 0 0, L_0xaf244e300;  1 drivers
v0xaf2b05860_0 .net "nbCin", 0 0, L_0xaf244e3e0;  1 drivers
S_0xaf2b02b80 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa780 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2b02d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b02b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244e4c0/d .functor XOR 1, L_0xaf24540a0, L_0xaf2454140, C4<0>, C4<0>;
L_0xaf244e4c0 .delay 1 (1,1,1) L_0xaf244e4c0/d;
L_0xaf244e530/d .functor XOR 1, L_0xaf244e4c0, L_0xaf24541e0, C4<0>, C4<0>;
L_0xaf244e530 .delay 1 (1,1,1) L_0xaf244e530/d;
L_0xaf244e5a0/d .functor NAND 1, L_0xaf24540a0, L_0xaf2454140, C4<1>, C4<1>;
L_0xaf244e5a0 .delay 1 (1,1,1) L_0xaf244e5a0/d;
L_0xaf244e610/d .functor NAND 1, L_0xaf24540a0, L_0xaf24541e0, C4<1>, C4<1>;
L_0xaf244e610 .delay 1 (1,1,1) L_0xaf244e610/d;
L_0xaf244e680/d .functor NAND 1, L_0xaf2454140, L_0xaf24541e0, C4<1>, C4<1>;
L_0xaf244e680 .delay 1 (1,1,1) L_0xaf244e680/d;
L_0xaf244e6f0/d .functor NAND 1, L_0xaf244e5a0, L_0xaf244e610, L_0xaf244e680, C4<1>;
L_0xaf244e6f0 .delay 1 (1,1,1) L_0xaf244e6f0/d;
v0xaf2b05900_0 .net "Cin", 0 0, L_0xaf24541e0;  1 drivers
v0xaf2b059a0_0 .net "Cout", 0 0, L_0xaf244e6f0;  1 drivers
v0xaf2b05a40_0 .net "P", 0 0, L_0xaf244e4c0;  1 drivers
v0xaf2b05ae0_0 .net "S", 0 0, L_0xaf244e530;  1 drivers
v0xaf2b05b80_0 .net "a", 0 0, L_0xaf24540a0;  1 drivers
v0xaf2b05c20_0 .net "b", 0 0, L_0xaf2454140;  1 drivers
v0xaf2b05cc0_0 .net "naCin", 0 0, L_0xaf244e610;  1 drivers
v0xaf2b05d60_0 .net "nab", 0 0, L_0xaf244e5a0;  1 drivers
v0xaf2b05e00_0 .net "nbCin", 0 0, L_0xaf244e680;  1 drivers
S_0xaf2b02e80 .scope generate, "adder[27]" "adder[27]" 4 21, 4 21 0, S_0xaf2af1e00;
 .timescale -9 -9;
P_0xaf2aaa7c0 .param/l "i" 1 4 21, +C4<011011>;
S_0xaf2b03000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b02e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244e760/d .functor XOR 1, L_0xaf2454280, L_0xaf2454320, C4<0>, C4<0>;
L_0xaf244e760 .delay 1 (1,1,1) L_0xaf244e760/d;
L_0xaf244e7d0/d .functor XOR 1, L_0xaf244e760, L_0xaf24543c0, C4<0>, C4<0>;
L_0xaf244e7d0 .delay 1 (1,1,1) L_0xaf244e7d0/d;
L_0xaf244e840/d .functor NAND 1, L_0xaf2454280, L_0xaf2454320, C4<1>, C4<1>;
L_0xaf244e840 .delay 1 (1,1,1) L_0xaf244e840/d;
L_0xaf244e8b0/d .functor NAND 1, L_0xaf2454280, L_0xaf24543c0, C4<1>, C4<1>;
L_0xaf244e8b0 .delay 1 (1,1,1) L_0xaf244e8b0/d;
L_0xaf244e920/d .functor NAND 1, L_0xaf2454320, L_0xaf24543c0, C4<1>, C4<1>;
L_0xaf244e920 .delay 1 (1,1,1) L_0xaf244e920/d;
L_0xaf244e990/d .functor NAND 1, L_0xaf244e840, L_0xaf244e8b0, L_0xaf244e920, C4<1>;
L_0xaf244e990 .delay 1 (1,1,1) L_0xaf244e990/d;
v0xaf2b05ea0_0 .net "Cin", 0 0, L_0xaf24543c0;  1 drivers
v0xaf2b05f40_0 .net "Cout", 0 0, L_0xaf244e990;  1 drivers
v0xaf2b05fe0_0 .net "P", 0 0, L_0xaf244e760;  1 drivers
v0xaf2b06080_0 .net "S", 0 0, L_0xaf244e7d0;  1 drivers
v0xaf2b06120_0 .net "a", 0 0, L_0xaf2454280;  1 drivers
v0xaf2b061c0_0 .net "b", 0 0, L_0xaf2454320;  1 drivers
v0xaf2b06260_0 .net "naCin", 0 0, L_0xaf244e8b0;  1 drivers
v0xaf2b06300_0 .net "nab", 0 0, L_0xaf244e840;  1 drivers
v0xaf2b063a0_0 .net "nbCin", 0 0, L_0xaf244e920;  1 drivers
S_0xaf2b03180 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2af1e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244ea00/d .functor XOR 1, L_0xaf2454460, L_0xaf2454500, C4<0>, C4<0>;
L_0xaf244ea00 .delay 1 (1,1,1) L_0xaf244ea00/d;
L_0xaf244ea70/d .functor XOR 1, L_0xaf244ea00, v0xaf2b06f80_0, C4<0>, C4<0>;
L_0xaf244ea70 .delay 1 (1,1,1) L_0xaf244ea70/d;
L_0xaf244eae0/d .functor NAND 1, L_0xaf2454460, L_0xaf2454500, C4<1>, C4<1>;
L_0xaf244eae0 .delay 1 (1,1,1) L_0xaf244eae0/d;
L_0xaf244eb50/d .functor NAND 1, L_0xaf2454460, v0xaf2b06f80_0, C4<1>, C4<1>;
L_0xaf244eb50 .delay 1 (1,1,1) L_0xaf244eb50/d;
L_0xaf244ebc0/d .functor NAND 1, L_0xaf2454500, v0xaf2b06f80_0, C4<1>, C4<1>;
L_0xaf244ebc0 .delay 1 (1,1,1) L_0xaf244ebc0/d;
L_0xaf244ec30/d .functor NAND 1, L_0xaf244eae0, L_0xaf244eb50, L_0xaf244ebc0, C4<1>;
L_0xaf244ec30 .delay 1 (1,1,1) L_0xaf244ec30/d;
v0xaf2b06440_0 .net "Cin", 0 0, v0xaf2b06f80_0;  alias, 1 drivers
v0xaf2b064e0_0 .net "Cout", 0 0, L_0xaf244ec30;  1 drivers
v0xaf2b06580_0 .net "P", 0 0, L_0xaf244ea00;  1 drivers
v0xaf2b06620_0 .net "S", 0 0, L_0xaf244ea70;  1 drivers
v0xaf2b066c0_0 .net "a", 0 0, L_0xaf2454460;  1 drivers
v0xaf2b06760_0 .net "b", 0 0, L_0xaf2454500;  1 drivers
v0xaf2b06800_0 .net "naCin", 0 0, L_0xaf244eb50;  1 drivers
v0xaf2b068a0_0 .net "nab", 0 0, L_0xaf244eae0;  1 drivers
v0xaf2b06940_0 .net "nbCin", 0 0, L_0xaf244ebc0;  1 drivers
S_0xaf2b03300 .scope generate, "WIDTH_TEST[29]" "WIDTH_TEST[29]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aaa840 .param/l "w" 1 3 21, +C4<011101>;
v0xaf2b19ae0_0 .var "A", 28 0;
v0xaf2b19b80_0 .var "B", 28 0;
v0xaf2b19c20_0 .var "Cin", 0 0;
v0xaf2b19cc0_0 .net "Cout", 0 0, L_0xaf2457c00;  1 drivers
v0xaf2b19d60_0 .net "P", 28 0, L_0xaf3163340;  1 drivers
v0xaf2b19e00_0 .net "S", 28 0, L_0xaf31633e0;  1 drivers
v0xaf2b19ea0_0 .var "expected_sum", 29 0;
S_0xaf2b03480 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2b03300;
 .timescale -9 -9;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 29 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 29 "P";
    .port_info 5 /OUTPUT 29 "S";
P_0xaf2aaa880 .param/l "N" 0 4 4, +C4<00000000000000000000000000011101>;
v0xaf2b19680_0 .net "A", 28 0, v0xaf2b19ae0_0;  1 drivers
v0xaf2b19720_0 .net "B", 28 0, v0xaf2b19b80_0;  1 drivers
v0xaf2b197c0_0 .net "C", 28 0, L_0xaf31632a0;  1 drivers
v0xaf2b19860_0 .net "Cin", 0 0, v0xaf2b19c20_0;  1 drivers
v0xaf2b19900_0 .net "Cout", 0 0, L_0xaf2457c00;  alias, 1 drivers
v0xaf2b199a0_0 .net "P", 28 0, L_0xaf3163340;  alias, 1 drivers
v0xaf2b19a40_0 .net "S", 28 0, L_0xaf31633e0;  alias, 1 drivers
L_0xaf2454640 .part v0xaf2b19ae0_0, 1, 1;
L_0xaf24546e0 .part v0xaf2b19b80_0, 1, 1;
L_0xaf2454780 .part L_0xaf31632a0, 0, 1;
L_0xaf2454820 .part v0xaf2b19ae0_0, 2, 1;
L_0xaf24548c0 .part v0xaf2b19b80_0, 2, 1;
L_0xaf2454960 .part L_0xaf31632a0, 1, 1;
L_0xaf2454a00 .part v0xaf2b19ae0_0, 3, 1;
L_0xaf2454aa0 .part v0xaf2b19b80_0, 3, 1;
L_0xaf2454b40 .part L_0xaf31632a0, 2, 1;
L_0xaf2454be0 .part v0xaf2b19ae0_0, 4, 1;
L_0xaf2454c80 .part v0xaf2b19b80_0, 4, 1;
L_0xaf2454d20 .part L_0xaf31632a0, 3, 1;
L_0xaf2454dc0 .part v0xaf2b19ae0_0, 5, 1;
L_0xaf2454e60 .part v0xaf2b19b80_0, 5, 1;
L_0xaf2454f00 .part L_0xaf31632a0, 4, 1;
L_0xaf2454fa0 .part v0xaf2b19ae0_0, 6, 1;
L_0xaf2455040 .part v0xaf2b19b80_0, 6, 1;
L_0xaf2455180 .part L_0xaf31632a0, 5, 1;
L_0xaf2455220 .part v0xaf2b19ae0_0, 7, 1;
L_0xaf24552c0 .part v0xaf2b19b80_0, 7, 1;
L_0xaf2455360 .part L_0xaf31632a0, 6, 1;
L_0xaf24550e0 .part v0xaf2b19ae0_0, 8, 1;
L_0xaf2455400 .part v0xaf2b19b80_0, 8, 1;
L_0xaf24554a0 .part L_0xaf31632a0, 7, 1;
L_0xaf2455540 .part v0xaf2b19ae0_0, 9, 1;
L_0xaf24555e0 .part v0xaf2b19b80_0, 9, 1;
L_0xaf2455680 .part L_0xaf31632a0, 8, 1;
L_0xaf2455720 .part v0xaf2b19ae0_0, 10, 1;
L_0xaf24557c0 .part v0xaf2b19b80_0, 10, 1;
L_0xaf2455860 .part L_0xaf31632a0, 9, 1;
L_0xaf2455900 .part v0xaf2b19ae0_0, 11, 1;
L_0xaf24559a0 .part v0xaf2b19b80_0, 11, 1;
L_0xaf2455a40 .part L_0xaf31632a0, 10, 1;
L_0xaf2455ae0 .part v0xaf2b19ae0_0, 12, 1;
L_0xaf2455b80 .part v0xaf2b19b80_0, 12, 1;
L_0xaf2455c20 .part L_0xaf31632a0, 11, 1;
L_0xaf2455cc0 .part v0xaf2b19ae0_0, 13, 1;
L_0xaf2455d60 .part v0xaf2b19b80_0, 13, 1;
L_0xaf2455e00 .part L_0xaf31632a0, 12, 1;
L_0xaf2455ea0 .part v0xaf2b19ae0_0, 14, 1;
L_0xaf2455f40 .part v0xaf2b19b80_0, 14, 1;
L_0xaf2455fe0 .part L_0xaf31632a0, 13, 1;
L_0xaf2456080 .part v0xaf2b19ae0_0, 15, 1;
L_0xaf2456120 .part v0xaf2b19b80_0, 15, 1;
L_0xaf24561c0 .part L_0xaf31632a0, 14, 1;
L_0xaf2456260 .part v0xaf2b19ae0_0, 16, 1;
L_0xaf2456300 .part v0xaf2b19b80_0, 16, 1;
L_0xaf24563a0 .part L_0xaf31632a0, 15, 1;
L_0xaf2456440 .part v0xaf2b19ae0_0, 17, 1;
L_0xaf24564e0 .part v0xaf2b19b80_0, 17, 1;
L_0xaf2456580 .part L_0xaf31632a0, 16, 1;
L_0xaf2456620 .part v0xaf2b19ae0_0, 18, 1;
L_0xaf24566c0 .part v0xaf2b19b80_0, 18, 1;
L_0xaf2456760 .part L_0xaf31632a0, 17, 1;
L_0xaf2456800 .part v0xaf2b19ae0_0, 19, 1;
L_0xaf24568a0 .part v0xaf2b19b80_0, 19, 1;
L_0xaf2456940 .part L_0xaf31632a0, 18, 1;
L_0xaf24569e0 .part v0xaf2b19ae0_0, 20, 1;
L_0xaf2456a80 .part v0xaf2b19b80_0, 20, 1;
L_0xaf2456b20 .part L_0xaf31632a0, 19, 1;
L_0xaf2456bc0 .part v0xaf2b19ae0_0, 21, 1;
L_0xaf2456c60 .part v0xaf2b19b80_0, 21, 1;
L_0xaf2456d00 .part L_0xaf31632a0, 20, 1;
L_0xaf2456da0 .part v0xaf2b19ae0_0, 22, 1;
L_0xaf2456e40 .part v0xaf2b19b80_0, 22, 1;
L_0xaf2456ee0 .part L_0xaf31632a0, 21, 1;
L_0xaf2456f80 .part v0xaf2b19ae0_0, 23, 1;
L_0xaf2457020 .part v0xaf2b19b80_0, 23, 1;
L_0xaf24570c0 .part L_0xaf31632a0, 22, 1;
L_0xaf2457160 .part v0xaf2b19ae0_0, 24, 1;
L_0xaf2457200 .part v0xaf2b19b80_0, 24, 1;
L_0xaf24572a0 .part L_0xaf31632a0, 23, 1;
L_0xaf2457340 .part v0xaf2b19ae0_0, 25, 1;
L_0xaf24573e0 .part v0xaf2b19b80_0, 25, 1;
L_0xaf2457480 .part L_0xaf31632a0, 24, 1;
L_0xaf2457520 .part v0xaf2b19ae0_0, 26, 1;
L_0xaf24575c0 .part v0xaf2b19b80_0, 26, 1;
L_0xaf2457660 .part L_0xaf31632a0, 25, 1;
L_0xaf2457700 .part v0xaf2b19ae0_0, 27, 1;
L_0xaf24577a0 .part v0xaf2b19b80_0, 27, 1;
L_0xaf2457840 .part L_0xaf31632a0, 26, 1;
L_0xaf24578e0 .part v0xaf2b19ae0_0, 28, 1;
L_0xaf2457980 .part v0xaf2b19b80_0, 28, 1;
L_0xaf2457a20 .part L_0xaf31632a0, 27, 1;
L_0xaf2457ac0 .part v0xaf2b19ae0_0, 0, 1;
L_0xaf2457b60 .part v0xaf2b19b80_0, 0, 1;
LS_0xaf31632a0_0_0 .concat8 [ 1 1 1 1], L_0xaf245b870, L_0xaf244eed0, L_0xaf244f170, L_0xaf244f410;
LS_0xaf31632a0_0_4 .concat8 [ 1 1 1 1], L_0xaf244f6b0, L_0xaf244f950, L_0xaf244fbf0, L_0xaf244fe90;
LS_0xaf31632a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2458150, L_0xaf24583f0, L_0xaf2458690, L_0xaf2458930;
LS_0xaf31632a0_0_12 .concat8 [ 1 1 1 1], L_0xaf2458bd0, L_0xaf2458e70, L_0xaf2459110, L_0xaf24593b0;
LS_0xaf31632a0_0_16 .concat8 [ 1 1 1 1], L_0xaf2459650, L_0xaf24598f0, L_0xaf2459b90, L_0xaf2459e30;
LS_0xaf31632a0_0_20 .concat8 [ 1 1 1 1], L_0xaf245a0d0, L_0xaf245a370, L_0xaf245a610, L_0xaf245a8b0;
LS_0xaf31632a0_0_24 .concat8 [ 1 1 1 1], L_0xaf245ab50, L_0xaf245adf0, L_0xaf245b090, L_0xaf245b330;
LS_0xaf31632a0_0_28 .concat8 [ 1 0 0 0], L_0xaf245b5d0;
LS_0xaf31632a0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31632a0_0_0, LS_0xaf31632a0_0_4, LS_0xaf31632a0_0_8, LS_0xaf31632a0_0_12;
LS_0xaf31632a0_1_4 .concat8 [ 4 4 4 1], LS_0xaf31632a0_0_16, LS_0xaf31632a0_0_20, LS_0xaf31632a0_0_24, LS_0xaf31632a0_0_28;
L_0xaf31632a0 .concat8 [ 16 13 0 0], LS_0xaf31632a0_1_0, LS_0xaf31632a0_1_4;
LS_0xaf3163340_0_0 .concat8 [ 1 1 1 1], L_0xaf245b640, L_0xaf244eca0, L_0xaf244ef40, L_0xaf244f1e0;
LS_0xaf3163340_0_4 .concat8 [ 1 1 1 1], L_0xaf244f480, L_0xaf244f720, L_0xaf244f9c0, L_0xaf244fc60;
LS_0xaf3163340_0_8 .concat8 [ 1 1 1 1], L_0xaf244ff00, L_0xaf24581c0, L_0xaf2458460, L_0xaf2458700;
LS_0xaf3163340_0_12 .concat8 [ 1 1 1 1], L_0xaf24589a0, L_0xaf2458c40, L_0xaf2458ee0, L_0xaf2459180;
LS_0xaf3163340_0_16 .concat8 [ 1 1 1 1], L_0xaf2459420, L_0xaf24596c0, L_0xaf2459960, L_0xaf2459c00;
LS_0xaf3163340_0_20 .concat8 [ 1 1 1 1], L_0xaf2459ea0, L_0xaf245a140, L_0xaf245a3e0, L_0xaf245a680;
LS_0xaf3163340_0_24 .concat8 [ 1 1 1 1], L_0xaf245a920, L_0xaf245abc0, L_0xaf245ae60, L_0xaf245b100;
LS_0xaf3163340_0_28 .concat8 [ 1 0 0 0], L_0xaf245b3a0;
LS_0xaf3163340_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163340_0_0, LS_0xaf3163340_0_4, LS_0xaf3163340_0_8, LS_0xaf3163340_0_12;
LS_0xaf3163340_1_4 .concat8 [ 4 4 4 1], LS_0xaf3163340_0_16, LS_0xaf3163340_0_20, LS_0xaf3163340_0_24, LS_0xaf3163340_0_28;
L_0xaf3163340 .concat8 [ 16 13 0 0], LS_0xaf3163340_1_0, LS_0xaf3163340_1_4;
LS_0xaf31633e0_0_0 .concat8 [ 1 1 1 1], L_0xaf245b6b0, L_0xaf244ed10, L_0xaf244efb0, L_0xaf244f250;
LS_0xaf31633e0_0_4 .concat8 [ 1 1 1 1], L_0xaf244f4f0, L_0xaf244f790, L_0xaf244fa30, L_0xaf244fcd0;
LS_0xaf31633e0_0_8 .concat8 [ 1 1 1 1], L_0xaf244ff70, L_0xaf2458230, L_0xaf24584d0, L_0xaf2458770;
LS_0xaf31633e0_0_12 .concat8 [ 1 1 1 1], L_0xaf2458a10, L_0xaf2458cb0, L_0xaf2458f50, L_0xaf24591f0;
LS_0xaf31633e0_0_16 .concat8 [ 1 1 1 1], L_0xaf2459490, L_0xaf2459730, L_0xaf24599d0, L_0xaf2459c70;
LS_0xaf31633e0_0_20 .concat8 [ 1 1 1 1], L_0xaf2459f10, L_0xaf245a1b0, L_0xaf245a450, L_0xaf245a6f0;
LS_0xaf31633e0_0_24 .concat8 [ 1 1 1 1], L_0xaf245a990, L_0xaf245ac30, L_0xaf245aed0, L_0xaf245b170;
LS_0xaf31633e0_0_28 .concat8 [ 1 0 0 0], L_0xaf245b410;
LS_0xaf31633e0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31633e0_0_0, LS_0xaf31633e0_0_4, LS_0xaf31633e0_0_8, LS_0xaf31633e0_0_12;
LS_0xaf31633e0_1_4 .concat8 [ 4 4 4 1], LS_0xaf31633e0_0_16, LS_0xaf31633e0_0_20, LS_0xaf31633e0_0_24, LS_0xaf31633e0_0_28;
L_0xaf31633e0 .concat8 [ 16 13 0 0], LS_0xaf31633e0_1_0, LS_0xaf31633e0_1_4;
L_0xaf2457c00 .part L_0xaf31632a0, 28, 1;
S_0xaf2b03600 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaa8c0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2b03780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b03600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244eca0/d .functor XOR 1, L_0xaf2454640, L_0xaf24546e0, C4<0>, C4<0>;
L_0xaf244eca0 .delay 1 (1,1,1) L_0xaf244eca0/d;
L_0xaf244ed10/d .functor XOR 1, L_0xaf244eca0, L_0xaf2454780, C4<0>, C4<0>;
L_0xaf244ed10 .delay 1 (1,1,1) L_0xaf244ed10/d;
L_0xaf244ed80/d .functor NAND 1, L_0xaf2454640, L_0xaf24546e0, C4<1>, C4<1>;
L_0xaf244ed80 .delay 1 (1,1,1) L_0xaf244ed80/d;
L_0xaf244edf0/d .functor NAND 1, L_0xaf2454640, L_0xaf2454780, C4<1>, C4<1>;
L_0xaf244edf0 .delay 1 (1,1,1) L_0xaf244edf0/d;
L_0xaf244ee60/d .functor NAND 1, L_0xaf24546e0, L_0xaf2454780, C4<1>, C4<1>;
L_0xaf244ee60 .delay 1 (1,1,1) L_0xaf244ee60/d;
L_0xaf244eed0/d .functor NAND 1, L_0xaf244ed80, L_0xaf244edf0, L_0xaf244ee60, C4<1>;
L_0xaf244eed0 .delay 1 (1,1,1) L_0xaf244eed0/d;
v0xaf2b072a0_0 .net "Cin", 0 0, L_0xaf2454780;  1 drivers
v0xaf2b07340_0 .net "Cout", 0 0, L_0xaf244eed0;  1 drivers
v0xaf2b073e0_0 .net "P", 0 0, L_0xaf244eca0;  1 drivers
v0xaf2b07480_0 .net "S", 0 0, L_0xaf244ed10;  1 drivers
v0xaf2b07520_0 .net "a", 0 0, L_0xaf2454640;  1 drivers
v0xaf2b075c0_0 .net "b", 0 0, L_0xaf24546e0;  1 drivers
v0xaf2b07660_0 .net "naCin", 0 0, L_0xaf244edf0;  1 drivers
v0xaf2b07700_0 .net "nab", 0 0, L_0xaf244ed80;  1 drivers
v0xaf2b077a0_0 .net "nbCin", 0 0, L_0xaf244ee60;  1 drivers
S_0xaf2b03900 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaa900 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2b03a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b03900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af4f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af4fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244ef40/d .functor XOR 1, L_0xaf2454820, L_0xaf24548c0, C4<0>, C4<0>;
L_0xaf244ef40 .delay 1 (1,1,1) L_0xaf244ef40/d;
L_0xaf244efb0/d .functor XOR 1, L_0xaf244ef40, L_0xaf2454960, C4<0>, C4<0>;
L_0xaf244efb0 .delay 1 (1,1,1) L_0xaf244efb0/d;
L_0xaf244f020/d .functor NAND 1, L_0xaf2454820, L_0xaf24548c0, C4<1>, C4<1>;
L_0xaf244f020 .delay 1 (1,1,1) L_0xaf244f020/d;
L_0xaf244f090/d .functor NAND 1, L_0xaf2454820, L_0xaf2454960, C4<1>, C4<1>;
L_0xaf244f090 .delay 1 (1,1,1) L_0xaf244f090/d;
L_0xaf244f100/d .functor NAND 1, L_0xaf24548c0, L_0xaf2454960, C4<1>, C4<1>;
L_0xaf244f100 .delay 1 (1,1,1) L_0xaf244f100/d;
L_0xaf244f170/d .functor NAND 1, L_0xaf244f020, L_0xaf244f090, L_0xaf244f100, C4<1>;
L_0xaf244f170 .delay 1 (1,1,1) L_0xaf244f170/d;
v0xaf2b07840_0 .net "Cin", 0 0, L_0xaf2454960;  1 drivers
v0xaf2b078e0_0 .net "Cout", 0 0, L_0xaf244f170;  1 drivers
v0xaf2b07980_0 .net "P", 0 0, L_0xaf244ef40;  1 drivers
v0xaf2b07a20_0 .net "S", 0 0, L_0xaf244efb0;  1 drivers
v0xaf2b07ac0_0 .net "a", 0 0, L_0xaf2454820;  1 drivers
v0xaf2b07b60_0 .net "b", 0 0, L_0xaf24548c0;  1 drivers
v0xaf2b07c00_0 .net "naCin", 0 0, L_0xaf244f090;  1 drivers
v0xaf2b07ca0_0 .net "nab", 0 0, L_0xaf244f020;  1 drivers
v0xaf2b07d40_0 .net "nbCin", 0 0, L_0xaf244f100;  1 drivers
S_0xaf2b03c00 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaa940 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2b03d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b03c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244f1e0/d .functor XOR 1, L_0xaf2454a00, L_0xaf2454aa0, C4<0>, C4<0>;
L_0xaf244f1e0 .delay 1 (1,1,1) L_0xaf244f1e0/d;
L_0xaf244f250/d .functor XOR 1, L_0xaf244f1e0, L_0xaf2454b40, C4<0>, C4<0>;
L_0xaf244f250 .delay 1 (1,1,1) L_0xaf244f250/d;
L_0xaf244f2c0/d .functor NAND 1, L_0xaf2454a00, L_0xaf2454aa0, C4<1>, C4<1>;
L_0xaf244f2c0 .delay 1 (1,1,1) L_0xaf244f2c0/d;
L_0xaf244f330/d .functor NAND 1, L_0xaf2454a00, L_0xaf2454b40, C4<1>, C4<1>;
L_0xaf244f330 .delay 1 (1,1,1) L_0xaf244f330/d;
L_0xaf244f3a0/d .functor NAND 1, L_0xaf2454aa0, L_0xaf2454b40, C4<1>, C4<1>;
L_0xaf244f3a0 .delay 1 (1,1,1) L_0xaf244f3a0/d;
L_0xaf244f410/d .functor NAND 1, L_0xaf244f2c0, L_0xaf244f330, L_0xaf244f3a0, C4<1>;
L_0xaf244f410 .delay 1 (1,1,1) L_0xaf244f410/d;
v0xaf2b07de0_0 .net "Cin", 0 0, L_0xaf2454b40;  1 drivers
v0xaf2b07e80_0 .net "Cout", 0 0, L_0xaf244f410;  1 drivers
v0xaf2b07f20_0 .net "P", 0 0, L_0xaf244f1e0;  1 drivers
v0xaf2b08000_0 .net "S", 0 0, L_0xaf244f250;  1 drivers
v0xaf2b080a0_0 .net "a", 0 0, L_0xaf2454a00;  1 drivers
v0xaf2b08140_0 .net "b", 0 0, L_0xaf2454aa0;  1 drivers
v0xaf2b081e0_0 .net "naCin", 0 0, L_0xaf244f330;  1 drivers
v0xaf2b08280_0 .net "nab", 0 0, L_0xaf244f2c0;  1 drivers
v0xaf2b08320_0 .net "nbCin", 0 0, L_0xaf244f3a0;  1 drivers
S_0xaf2b0c000 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaa980 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2b0c180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af50c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244f480/d .functor XOR 1, L_0xaf2454be0, L_0xaf2454c80, C4<0>, C4<0>;
L_0xaf244f480 .delay 1 (1,1,1) L_0xaf244f480/d;
L_0xaf244f4f0/d .functor XOR 1, L_0xaf244f480, L_0xaf2454d20, C4<0>, C4<0>;
L_0xaf244f4f0 .delay 1 (1,1,1) L_0xaf244f4f0/d;
L_0xaf244f560/d .functor NAND 1, L_0xaf2454be0, L_0xaf2454c80, C4<1>, C4<1>;
L_0xaf244f560 .delay 1 (1,1,1) L_0xaf244f560/d;
L_0xaf244f5d0/d .functor NAND 1, L_0xaf2454be0, L_0xaf2454d20, C4<1>, C4<1>;
L_0xaf244f5d0 .delay 1 (1,1,1) L_0xaf244f5d0/d;
L_0xaf244f640/d .functor NAND 1, L_0xaf2454c80, L_0xaf2454d20, C4<1>, C4<1>;
L_0xaf244f640 .delay 1 (1,1,1) L_0xaf244f640/d;
L_0xaf244f6b0/d .functor NAND 1, L_0xaf244f560, L_0xaf244f5d0, L_0xaf244f640, C4<1>;
L_0xaf244f6b0 .delay 1 (1,1,1) L_0xaf244f6b0/d;
v0xaf2b083c0_0 .net "Cin", 0 0, L_0xaf2454d20;  1 drivers
v0xaf2b08460_0 .net "Cout", 0 0, L_0xaf244f6b0;  1 drivers
v0xaf2b08500_0 .net "P", 0 0, L_0xaf244f480;  1 drivers
v0xaf2b085a0_0 .net "S", 0 0, L_0xaf244f4f0;  1 drivers
v0xaf2b08640_0 .net "a", 0 0, L_0xaf2454be0;  1 drivers
v0xaf2b086e0_0 .net "b", 0 0, L_0xaf2454c80;  1 drivers
v0xaf2b08780_0 .net "naCin", 0 0, L_0xaf244f5d0;  1 drivers
v0xaf2b08820_0 .net "nab", 0 0, L_0xaf244f560;  1 drivers
v0xaf2b088c0_0 .net "nbCin", 0 0, L_0xaf244f640;  1 drivers
S_0xaf2b0c300 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaa00 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2b0c480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0c300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244f720/d .functor XOR 1, L_0xaf2454dc0, L_0xaf2454e60, C4<0>, C4<0>;
L_0xaf244f720 .delay 1 (1,1,1) L_0xaf244f720/d;
L_0xaf244f790/d .functor XOR 1, L_0xaf244f720, L_0xaf2454f00, C4<0>, C4<0>;
L_0xaf244f790 .delay 1 (1,1,1) L_0xaf244f790/d;
L_0xaf244f800/d .functor NAND 1, L_0xaf2454dc0, L_0xaf2454e60, C4<1>, C4<1>;
L_0xaf244f800 .delay 1 (1,1,1) L_0xaf244f800/d;
L_0xaf244f870/d .functor NAND 1, L_0xaf2454dc0, L_0xaf2454f00, C4<1>, C4<1>;
L_0xaf244f870 .delay 1 (1,1,1) L_0xaf244f870/d;
L_0xaf244f8e0/d .functor NAND 1, L_0xaf2454e60, L_0xaf2454f00, C4<1>, C4<1>;
L_0xaf244f8e0 .delay 1 (1,1,1) L_0xaf244f8e0/d;
L_0xaf244f950/d .functor NAND 1, L_0xaf244f800, L_0xaf244f870, L_0xaf244f8e0, C4<1>;
L_0xaf244f950 .delay 1 (1,1,1) L_0xaf244f950/d;
v0xaf2b08960_0 .net "Cin", 0 0, L_0xaf2454f00;  1 drivers
v0xaf2b08a00_0 .net "Cout", 0 0, L_0xaf244f950;  1 drivers
v0xaf2b08aa0_0 .net "P", 0 0, L_0xaf244f720;  1 drivers
v0xaf2b08b40_0 .net "S", 0 0, L_0xaf244f790;  1 drivers
v0xaf2b08be0_0 .net "a", 0 0, L_0xaf2454dc0;  1 drivers
v0xaf2b08c80_0 .net "b", 0 0, L_0xaf2454e60;  1 drivers
v0xaf2b08d20_0 .net "naCin", 0 0, L_0xaf244f870;  1 drivers
v0xaf2b08dc0_0 .net "nab", 0 0, L_0xaf244f800;  1 drivers
v0xaf2b08e60_0 .net "nbCin", 0 0, L_0xaf244f8e0;  1 drivers
S_0xaf2b0c600 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaa40 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2b0c780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af51c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244f9c0/d .functor XOR 1, L_0xaf2454fa0, L_0xaf2455040, C4<0>, C4<0>;
L_0xaf244f9c0 .delay 1 (1,1,1) L_0xaf244f9c0/d;
L_0xaf244fa30/d .functor XOR 1, L_0xaf244f9c0, L_0xaf2455180, C4<0>, C4<0>;
L_0xaf244fa30 .delay 1 (1,1,1) L_0xaf244fa30/d;
L_0xaf244faa0/d .functor NAND 1, L_0xaf2454fa0, L_0xaf2455040, C4<1>, C4<1>;
L_0xaf244faa0 .delay 1 (1,1,1) L_0xaf244faa0/d;
L_0xaf244fb10/d .functor NAND 1, L_0xaf2454fa0, L_0xaf2455180, C4<1>, C4<1>;
L_0xaf244fb10 .delay 1 (1,1,1) L_0xaf244fb10/d;
L_0xaf244fb80/d .functor NAND 1, L_0xaf2455040, L_0xaf2455180, C4<1>, C4<1>;
L_0xaf244fb80 .delay 1 (1,1,1) L_0xaf244fb80/d;
L_0xaf244fbf0/d .functor NAND 1, L_0xaf244faa0, L_0xaf244fb10, L_0xaf244fb80, C4<1>;
L_0xaf244fbf0 .delay 1 (1,1,1) L_0xaf244fbf0/d;
v0xaf2b08f00_0 .net "Cin", 0 0, L_0xaf2455180;  1 drivers
v0xaf2b08fa0_0 .net "Cout", 0 0, L_0xaf244fbf0;  1 drivers
v0xaf2b09040_0 .net "P", 0 0, L_0xaf244f9c0;  1 drivers
v0xaf2b090e0_0 .net "S", 0 0, L_0xaf244fa30;  1 drivers
v0xaf2b09180_0 .net "a", 0 0, L_0xaf2454fa0;  1 drivers
v0xaf2b09220_0 .net "b", 0 0, L_0xaf2455040;  1 drivers
v0xaf2b092c0_0 .net "naCin", 0 0, L_0xaf244fb10;  1 drivers
v0xaf2b09360_0 .net "nab", 0 0, L_0xaf244faa0;  1 drivers
v0xaf2b09400_0 .net "nbCin", 0 0, L_0xaf244fb80;  1 drivers
S_0xaf2b0c900 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaa80 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2b0ca80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244fc60/d .functor XOR 1, L_0xaf2455220, L_0xaf24552c0, C4<0>, C4<0>;
L_0xaf244fc60 .delay 1 (1,1,1) L_0xaf244fc60/d;
L_0xaf244fcd0/d .functor XOR 1, L_0xaf244fc60, L_0xaf2455360, C4<0>, C4<0>;
L_0xaf244fcd0 .delay 1 (1,1,1) L_0xaf244fcd0/d;
L_0xaf244fd40/d .functor NAND 1, L_0xaf2455220, L_0xaf24552c0, C4<1>, C4<1>;
L_0xaf244fd40 .delay 1 (1,1,1) L_0xaf244fd40/d;
L_0xaf244fdb0/d .functor NAND 1, L_0xaf2455220, L_0xaf2455360, C4<1>, C4<1>;
L_0xaf244fdb0 .delay 1 (1,1,1) L_0xaf244fdb0/d;
L_0xaf244fe20/d .functor NAND 1, L_0xaf24552c0, L_0xaf2455360, C4<1>, C4<1>;
L_0xaf244fe20 .delay 1 (1,1,1) L_0xaf244fe20/d;
L_0xaf244fe90/d .functor NAND 1, L_0xaf244fd40, L_0xaf244fdb0, L_0xaf244fe20, C4<1>;
L_0xaf244fe90 .delay 1 (1,1,1) L_0xaf244fe90/d;
v0xaf2b094a0_0 .net "Cin", 0 0, L_0xaf2455360;  1 drivers
v0xaf2b09540_0 .net "Cout", 0 0, L_0xaf244fe90;  1 drivers
v0xaf2b095e0_0 .net "P", 0 0, L_0xaf244fc60;  1 drivers
v0xaf2b09680_0 .net "S", 0 0, L_0xaf244fcd0;  1 drivers
v0xaf2b09720_0 .net "a", 0 0, L_0xaf2455220;  1 drivers
v0xaf2b097c0_0 .net "b", 0 0, L_0xaf24552c0;  1 drivers
v0xaf2b09860_0 .net "naCin", 0 0, L_0xaf244fdb0;  1 drivers
v0xaf2b09900_0 .net "nab", 0 0, L_0xaf244fd40;  1 drivers
v0xaf2b099a0_0 .net "nbCin", 0 0, L_0xaf244fe20;  1 drivers
S_0xaf2b0cc00 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaac0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2b0cd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af52c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf244ff00/d .functor XOR 1, L_0xaf24550e0, L_0xaf2455400, C4<0>, C4<0>;
L_0xaf244ff00 .delay 1 (1,1,1) L_0xaf244ff00/d;
L_0xaf244ff70/d .functor XOR 1, L_0xaf244ff00, L_0xaf24554a0, C4<0>, C4<0>;
L_0xaf244ff70 .delay 1 (1,1,1) L_0xaf244ff70/d;
L_0xaf2458000/d .functor NAND 1, L_0xaf24550e0, L_0xaf2455400, C4<1>, C4<1>;
L_0xaf2458000 .delay 1 (1,1,1) L_0xaf2458000/d;
L_0xaf2458070/d .functor NAND 1, L_0xaf24550e0, L_0xaf24554a0, C4<1>, C4<1>;
L_0xaf2458070 .delay 1 (1,1,1) L_0xaf2458070/d;
L_0xaf24580e0/d .functor NAND 1, L_0xaf2455400, L_0xaf24554a0, C4<1>, C4<1>;
L_0xaf24580e0 .delay 1 (1,1,1) L_0xaf24580e0/d;
L_0xaf2458150/d .functor NAND 1, L_0xaf2458000, L_0xaf2458070, L_0xaf24580e0, C4<1>;
L_0xaf2458150 .delay 1 (1,1,1) L_0xaf2458150/d;
v0xaf2b09a40_0 .net "Cin", 0 0, L_0xaf24554a0;  1 drivers
v0xaf2b09ae0_0 .net "Cout", 0 0, L_0xaf2458150;  1 drivers
v0xaf2b09b80_0 .net "P", 0 0, L_0xaf244ff00;  1 drivers
v0xaf2b09c20_0 .net "S", 0 0, L_0xaf244ff70;  1 drivers
v0xaf2b09cc0_0 .net "a", 0 0, L_0xaf24550e0;  1 drivers
v0xaf2b09d60_0 .net "b", 0 0, L_0xaf2455400;  1 drivers
v0xaf2b09e00_0 .net "naCin", 0 0, L_0xaf2458070;  1 drivers
v0xaf2b09ea0_0 .net "nab", 0 0, L_0xaf2458000;  1 drivers
v0xaf2b09f40_0 .net "nbCin", 0 0, L_0xaf24580e0;  1 drivers
S_0xaf2b0cf00 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaa9c0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2b0d080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af53c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24581c0/d .functor XOR 1, L_0xaf2455540, L_0xaf24555e0, C4<0>, C4<0>;
L_0xaf24581c0 .delay 1 (1,1,1) L_0xaf24581c0/d;
L_0xaf2458230/d .functor XOR 1, L_0xaf24581c0, L_0xaf2455680, C4<0>, C4<0>;
L_0xaf2458230 .delay 1 (1,1,1) L_0xaf2458230/d;
L_0xaf24582a0/d .functor NAND 1, L_0xaf2455540, L_0xaf24555e0, C4<1>, C4<1>;
L_0xaf24582a0 .delay 1 (1,1,1) L_0xaf24582a0/d;
L_0xaf2458310/d .functor NAND 1, L_0xaf2455540, L_0xaf2455680, C4<1>, C4<1>;
L_0xaf2458310 .delay 1 (1,1,1) L_0xaf2458310/d;
L_0xaf2458380/d .functor NAND 1, L_0xaf24555e0, L_0xaf2455680, C4<1>, C4<1>;
L_0xaf2458380 .delay 1 (1,1,1) L_0xaf2458380/d;
L_0xaf24583f0/d .functor NAND 1, L_0xaf24582a0, L_0xaf2458310, L_0xaf2458380, C4<1>;
L_0xaf24583f0 .delay 1 (1,1,1) L_0xaf24583f0/d;
v0xaf2b09fe0_0 .net "Cin", 0 0, L_0xaf2455680;  1 drivers
v0xaf2b0a080_0 .net "Cout", 0 0, L_0xaf24583f0;  1 drivers
v0xaf2b0a120_0 .net "P", 0 0, L_0xaf24581c0;  1 drivers
v0xaf2b0a1c0_0 .net "S", 0 0, L_0xaf2458230;  1 drivers
v0xaf2b0a260_0 .net "a", 0 0, L_0xaf2455540;  1 drivers
v0xaf2b0a300_0 .net "b", 0 0, L_0xaf24555e0;  1 drivers
v0xaf2b0a3a0_0 .net "naCin", 0 0, L_0xaf2458310;  1 drivers
v0xaf2b0a440_0 .net "nab", 0 0, L_0xaf24582a0;  1 drivers
v0xaf2b0a4e0_0 .net "nbCin", 0 0, L_0xaf2458380;  1 drivers
S_0xaf2b0d200 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaab00 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2b0d380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0d200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2458460/d .functor XOR 1, L_0xaf2455720, L_0xaf24557c0, C4<0>, C4<0>;
L_0xaf2458460 .delay 1 (1,1,1) L_0xaf2458460/d;
L_0xaf24584d0/d .functor XOR 1, L_0xaf2458460, L_0xaf2455860, C4<0>, C4<0>;
L_0xaf24584d0 .delay 1 (1,1,1) L_0xaf24584d0/d;
L_0xaf2458540/d .functor NAND 1, L_0xaf2455720, L_0xaf24557c0, C4<1>, C4<1>;
L_0xaf2458540 .delay 1 (1,1,1) L_0xaf2458540/d;
L_0xaf24585b0/d .functor NAND 1, L_0xaf2455720, L_0xaf2455860, C4<1>, C4<1>;
L_0xaf24585b0 .delay 1 (1,1,1) L_0xaf24585b0/d;
L_0xaf2458620/d .functor NAND 1, L_0xaf24557c0, L_0xaf2455860, C4<1>, C4<1>;
L_0xaf2458620 .delay 1 (1,1,1) L_0xaf2458620/d;
L_0xaf2458690/d .functor NAND 1, L_0xaf2458540, L_0xaf24585b0, L_0xaf2458620, C4<1>;
L_0xaf2458690 .delay 1 (1,1,1) L_0xaf2458690/d;
v0xaf2b0a580_0 .net "Cin", 0 0, L_0xaf2455860;  1 drivers
v0xaf2b0a620_0 .net "Cout", 0 0, L_0xaf2458690;  1 drivers
v0xaf2b0a6c0_0 .net "P", 0 0, L_0xaf2458460;  1 drivers
v0xaf2b0a760_0 .net "S", 0 0, L_0xaf24584d0;  1 drivers
v0xaf2b0a800_0 .net "a", 0 0, L_0xaf2455720;  1 drivers
v0xaf2b0a8a0_0 .net "b", 0 0, L_0xaf24557c0;  1 drivers
v0xaf2b0a940_0 .net "naCin", 0 0, L_0xaf24585b0;  1 drivers
v0xaf2b0a9e0_0 .net "nab", 0 0, L_0xaf2458540;  1 drivers
v0xaf2b0aa80_0 .net "nbCin", 0 0, L_0xaf2458620;  1 drivers
S_0xaf2b0d500 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaab40 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2b0d680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af54c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2458700/d .functor XOR 1, L_0xaf2455900, L_0xaf24559a0, C4<0>, C4<0>;
L_0xaf2458700 .delay 1 (1,1,1) L_0xaf2458700/d;
L_0xaf2458770/d .functor XOR 1, L_0xaf2458700, L_0xaf2455a40, C4<0>, C4<0>;
L_0xaf2458770 .delay 1 (1,1,1) L_0xaf2458770/d;
L_0xaf24587e0/d .functor NAND 1, L_0xaf2455900, L_0xaf24559a0, C4<1>, C4<1>;
L_0xaf24587e0 .delay 1 (1,1,1) L_0xaf24587e0/d;
L_0xaf2458850/d .functor NAND 1, L_0xaf2455900, L_0xaf2455a40, C4<1>, C4<1>;
L_0xaf2458850 .delay 1 (1,1,1) L_0xaf2458850/d;
L_0xaf24588c0/d .functor NAND 1, L_0xaf24559a0, L_0xaf2455a40, C4<1>, C4<1>;
L_0xaf24588c0 .delay 1 (1,1,1) L_0xaf24588c0/d;
L_0xaf2458930/d .functor NAND 1, L_0xaf24587e0, L_0xaf2458850, L_0xaf24588c0, C4<1>;
L_0xaf2458930 .delay 1 (1,1,1) L_0xaf2458930/d;
v0xaf2b0ab20_0 .net "Cin", 0 0, L_0xaf2455a40;  1 drivers
v0xaf2b0abc0_0 .net "Cout", 0 0, L_0xaf2458930;  1 drivers
v0xaf2b0ac60_0 .net "P", 0 0, L_0xaf2458700;  1 drivers
v0xaf2b0ad00_0 .net "S", 0 0, L_0xaf2458770;  1 drivers
v0xaf2b0ada0_0 .net "a", 0 0, L_0xaf2455900;  1 drivers
v0xaf2b0ae40_0 .net "b", 0 0, L_0xaf24559a0;  1 drivers
v0xaf2b0aee0_0 .net "naCin", 0 0, L_0xaf2458850;  1 drivers
v0xaf2b0af80_0 .net "nab", 0 0, L_0xaf24587e0;  1 drivers
v0xaf2b0b020_0 .net "nbCin", 0 0, L_0xaf24588c0;  1 drivers
S_0xaf2b0d800 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaab80 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2b0d980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24589a0/d .functor XOR 1, L_0xaf2455ae0, L_0xaf2455b80, C4<0>, C4<0>;
L_0xaf24589a0 .delay 1 (1,1,1) L_0xaf24589a0/d;
L_0xaf2458a10/d .functor XOR 1, L_0xaf24589a0, L_0xaf2455c20, C4<0>, C4<0>;
L_0xaf2458a10 .delay 1 (1,1,1) L_0xaf2458a10/d;
L_0xaf2458a80/d .functor NAND 1, L_0xaf2455ae0, L_0xaf2455b80, C4<1>, C4<1>;
L_0xaf2458a80 .delay 1 (1,1,1) L_0xaf2458a80/d;
L_0xaf2458af0/d .functor NAND 1, L_0xaf2455ae0, L_0xaf2455c20, C4<1>, C4<1>;
L_0xaf2458af0 .delay 1 (1,1,1) L_0xaf2458af0/d;
L_0xaf2458b60/d .functor NAND 1, L_0xaf2455b80, L_0xaf2455c20, C4<1>, C4<1>;
L_0xaf2458b60 .delay 1 (1,1,1) L_0xaf2458b60/d;
L_0xaf2458bd0/d .functor NAND 1, L_0xaf2458a80, L_0xaf2458af0, L_0xaf2458b60, C4<1>;
L_0xaf2458bd0 .delay 1 (1,1,1) L_0xaf2458bd0/d;
v0xaf2b0b0c0_0 .net "Cin", 0 0, L_0xaf2455c20;  1 drivers
v0xaf2b0b160_0 .net "Cout", 0 0, L_0xaf2458bd0;  1 drivers
v0xaf2b0b200_0 .net "P", 0 0, L_0xaf24589a0;  1 drivers
v0xaf2b0b2a0_0 .net "S", 0 0, L_0xaf2458a10;  1 drivers
v0xaf2b0b340_0 .net "a", 0 0, L_0xaf2455ae0;  1 drivers
v0xaf2b0b3e0_0 .net "b", 0 0, L_0xaf2455b80;  1 drivers
v0xaf2b0b480_0 .net "naCin", 0 0, L_0xaf2458af0;  1 drivers
v0xaf2b0b520_0 .net "nab", 0 0, L_0xaf2458a80;  1 drivers
v0xaf2b0b5c0_0 .net "nbCin", 0 0, L_0xaf2458b60;  1 drivers
S_0xaf2b0db00 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaabc0 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2b0dc80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0db00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af55c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2458c40/d .functor XOR 1, L_0xaf2455cc0, L_0xaf2455d60, C4<0>, C4<0>;
L_0xaf2458c40 .delay 1 (1,1,1) L_0xaf2458c40/d;
L_0xaf2458cb0/d .functor XOR 1, L_0xaf2458c40, L_0xaf2455e00, C4<0>, C4<0>;
L_0xaf2458cb0 .delay 1 (1,1,1) L_0xaf2458cb0/d;
L_0xaf2458d20/d .functor NAND 1, L_0xaf2455cc0, L_0xaf2455d60, C4<1>, C4<1>;
L_0xaf2458d20 .delay 1 (1,1,1) L_0xaf2458d20/d;
L_0xaf2458d90/d .functor NAND 1, L_0xaf2455cc0, L_0xaf2455e00, C4<1>, C4<1>;
L_0xaf2458d90 .delay 1 (1,1,1) L_0xaf2458d90/d;
L_0xaf2458e00/d .functor NAND 1, L_0xaf2455d60, L_0xaf2455e00, C4<1>, C4<1>;
L_0xaf2458e00 .delay 1 (1,1,1) L_0xaf2458e00/d;
L_0xaf2458e70/d .functor NAND 1, L_0xaf2458d20, L_0xaf2458d90, L_0xaf2458e00, C4<1>;
L_0xaf2458e70 .delay 1 (1,1,1) L_0xaf2458e70/d;
v0xaf2b0b660_0 .net "Cin", 0 0, L_0xaf2455e00;  1 drivers
v0xaf2b0b700_0 .net "Cout", 0 0, L_0xaf2458e70;  1 drivers
v0xaf2b0b7a0_0 .net "P", 0 0, L_0xaf2458c40;  1 drivers
v0xaf2b0b840_0 .net "S", 0 0, L_0xaf2458cb0;  1 drivers
v0xaf2b0b8e0_0 .net "a", 0 0, L_0xaf2455cc0;  1 drivers
v0xaf2b0b980_0 .net "b", 0 0, L_0xaf2455d60;  1 drivers
v0xaf2b0ba20_0 .net "naCin", 0 0, L_0xaf2458d90;  1 drivers
v0xaf2b0bac0_0 .net "nab", 0 0, L_0xaf2458d20;  1 drivers
v0xaf2b0bb60_0 .net "nbCin", 0 0, L_0xaf2458e00;  1 drivers
S_0xaf2b0de00 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaac00 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2b0df80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0de00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2458ee0/d .functor XOR 1, L_0xaf2455ea0, L_0xaf2455f40, C4<0>, C4<0>;
L_0xaf2458ee0 .delay 1 (1,1,1) L_0xaf2458ee0/d;
L_0xaf2458f50/d .functor XOR 1, L_0xaf2458ee0, L_0xaf2455fe0, C4<0>, C4<0>;
L_0xaf2458f50 .delay 1 (1,1,1) L_0xaf2458f50/d;
L_0xaf2458fc0/d .functor NAND 1, L_0xaf2455ea0, L_0xaf2455f40, C4<1>, C4<1>;
L_0xaf2458fc0 .delay 1 (1,1,1) L_0xaf2458fc0/d;
L_0xaf2459030/d .functor NAND 1, L_0xaf2455ea0, L_0xaf2455fe0, C4<1>, C4<1>;
L_0xaf2459030 .delay 1 (1,1,1) L_0xaf2459030/d;
L_0xaf24590a0/d .functor NAND 1, L_0xaf2455f40, L_0xaf2455fe0, C4<1>, C4<1>;
L_0xaf24590a0 .delay 1 (1,1,1) L_0xaf24590a0/d;
L_0xaf2459110/d .functor NAND 1, L_0xaf2458fc0, L_0xaf2459030, L_0xaf24590a0, C4<1>;
L_0xaf2459110 .delay 1 (1,1,1) L_0xaf2459110/d;
v0xaf2b0bc00_0 .net "Cin", 0 0, L_0xaf2455fe0;  1 drivers
v0xaf2b0bca0_0 .net "Cout", 0 0, L_0xaf2459110;  1 drivers
v0xaf2b0bd40_0 .net "P", 0 0, L_0xaf2458ee0;  1 drivers
v0xaf2b0bde0_0 .net "S", 0 0, L_0xaf2458f50;  1 drivers
v0xaf2b0be80_0 .net "a", 0 0, L_0xaf2455ea0;  1 drivers
v0xaf2b0bf20_0 .net "b", 0 0, L_0xaf2455f40;  1 drivers
v0xaf2b10000_0 .net "naCin", 0 0, L_0xaf2459030;  1 drivers
v0xaf2b100a0_0 .net "nab", 0 0, L_0xaf2458fc0;  1 drivers
v0xaf2b10140_0 .net "nbCin", 0 0, L_0xaf24590a0;  1 drivers
S_0xaf2b0e100 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaac40 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2b0e280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af56c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2459180/d .functor XOR 1, L_0xaf2456080, L_0xaf2456120, C4<0>, C4<0>;
L_0xaf2459180 .delay 1 (1,1,1) L_0xaf2459180/d;
L_0xaf24591f0/d .functor XOR 1, L_0xaf2459180, L_0xaf24561c0, C4<0>, C4<0>;
L_0xaf24591f0 .delay 1 (1,1,1) L_0xaf24591f0/d;
L_0xaf2459260/d .functor NAND 1, L_0xaf2456080, L_0xaf2456120, C4<1>, C4<1>;
L_0xaf2459260 .delay 1 (1,1,1) L_0xaf2459260/d;
L_0xaf24592d0/d .functor NAND 1, L_0xaf2456080, L_0xaf24561c0, C4<1>, C4<1>;
L_0xaf24592d0 .delay 1 (1,1,1) L_0xaf24592d0/d;
L_0xaf2459340/d .functor NAND 1, L_0xaf2456120, L_0xaf24561c0, C4<1>, C4<1>;
L_0xaf2459340 .delay 1 (1,1,1) L_0xaf2459340/d;
L_0xaf24593b0/d .functor NAND 1, L_0xaf2459260, L_0xaf24592d0, L_0xaf2459340, C4<1>;
L_0xaf24593b0 .delay 1 (1,1,1) L_0xaf24593b0/d;
v0xaf2b101e0_0 .net "Cin", 0 0, L_0xaf24561c0;  1 drivers
v0xaf2b10280_0 .net "Cout", 0 0, L_0xaf24593b0;  1 drivers
v0xaf2b10320_0 .net "P", 0 0, L_0xaf2459180;  1 drivers
v0xaf2b103c0_0 .net "S", 0 0, L_0xaf24591f0;  1 drivers
v0xaf2b10460_0 .net "a", 0 0, L_0xaf2456080;  1 drivers
v0xaf2b10500_0 .net "b", 0 0, L_0xaf2456120;  1 drivers
v0xaf2b105a0_0 .net "naCin", 0 0, L_0xaf24592d0;  1 drivers
v0xaf2b10640_0 .net "nab", 0 0, L_0xaf2459260;  1 drivers
v0xaf2b106e0_0 .net "nbCin", 0 0, L_0xaf2459340;  1 drivers
S_0xaf2b0e400 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaac80 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2b0e580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0e400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2459420/d .functor XOR 1, L_0xaf2456260, L_0xaf2456300, C4<0>, C4<0>;
L_0xaf2459420 .delay 1 (1,1,1) L_0xaf2459420/d;
L_0xaf2459490/d .functor XOR 1, L_0xaf2459420, L_0xaf24563a0, C4<0>, C4<0>;
L_0xaf2459490 .delay 1 (1,1,1) L_0xaf2459490/d;
L_0xaf2459500/d .functor NAND 1, L_0xaf2456260, L_0xaf2456300, C4<1>, C4<1>;
L_0xaf2459500 .delay 1 (1,1,1) L_0xaf2459500/d;
L_0xaf2459570/d .functor NAND 1, L_0xaf2456260, L_0xaf24563a0, C4<1>, C4<1>;
L_0xaf2459570 .delay 1 (1,1,1) L_0xaf2459570/d;
L_0xaf24595e0/d .functor NAND 1, L_0xaf2456300, L_0xaf24563a0, C4<1>, C4<1>;
L_0xaf24595e0 .delay 1 (1,1,1) L_0xaf24595e0/d;
L_0xaf2459650/d .functor NAND 1, L_0xaf2459500, L_0xaf2459570, L_0xaf24595e0, C4<1>;
L_0xaf2459650 .delay 1 (1,1,1) L_0xaf2459650/d;
v0xaf2b10780_0 .net "Cin", 0 0, L_0xaf24563a0;  1 drivers
v0xaf2b10820_0 .net "Cout", 0 0, L_0xaf2459650;  1 drivers
v0xaf2b108c0_0 .net "P", 0 0, L_0xaf2459420;  1 drivers
v0xaf2b10960_0 .net "S", 0 0, L_0xaf2459490;  1 drivers
v0xaf2b10a00_0 .net "a", 0 0, L_0xaf2456260;  1 drivers
v0xaf2b10aa0_0 .net "b", 0 0, L_0xaf2456300;  1 drivers
v0xaf2b10b40_0 .net "naCin", 0 0, L_0xaf2459570;  1 drivers
v0xaf2b10be0_0 .net "nab", 0 0, L_0xaf2459500;  1 drivers
v0xaf2b10c80_0 .net "nbCin", 0 0, L_0xaf24595e0;  1 drivers
S_0xaf2b0e700 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaacc0 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2b0e880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0e700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24596c0/d .functor XOR 1, L_0xaf2456440, L_0xaf24564e0, C4<0>, C4<0>;
L_0xaf24596c0 .delay 1 (1,1,1) L_0xaf24596c0/d;
L_0xaf2459730/d .functor XOR 1, L_0xaf24596c0, L_0xaf2456580, C4<0>, C4<0>;
L_0xaf2459730 .delay 1 (1,1,1) L_0xaf2459730/d;
L_0xaf24597a0/d .functor NAND 1, L_0xaf2456440, L_0xaf24564e0, C4<1>, C4<1>;
L_0xaf24597a0 .delay 1 (1,1,1) L_0xaf24597a0/d;
L_0xaf2459810/d .functor NAND 1, L_0xaf2456440, L_0xaf2456580, C4<1>, C4<1>;
L_0xaf2459810 .delay 1 (1,1,1) L_0xaf2459810/d;
L_0xaf2459880/d .functor NAND 1, L_0xaf24564e0, L_0xaf2456580, C4<1>, C4<1>;
L_0xaf2459880 .delay 1 (1,1,1) L_0xaf2459880/d;
L_0xaf24598f0/d .functor NAND 1, L_0xaf24597a0, L_0xaf2459810, L_0xaf2459880, C4<1>;
L_0xaf24598f0 .delay 1 (1,1,1) L_0xaf24598f0/d;
v0xaf2b10d20_0 .net "Cin", 0 0, L_0xaf2456580;  1 drivers
v0xaf2b10dc0_0 .net "Cout", 0 0, L_0xaf24598f0;  1 drivers
v0xaf2b10e60_0 .net "P", 0 0, L_0xaf24596c0;  1 drivers
v0xaf2b10f00_0 .net "S", 0 0, L_0xaf2459730;  1 drivers
v0xaf2b10fa0_0 .net "a", 0 0, L_0xaf2456440;  1 drivers
v0xaf2b11040_0 .net "b", 0 0, L_0xaf24564e0;  1 drivers
v0xaf2b110e0_0 .net "naCin", 0 0, L_0xaf2459810;  1 drivers
v0xaf2b11180_0 .net "nab", 0 0, L_0xaf24597a0;  1 drivers
v0xaf2b11220_0 .net "nbCin", 0 0, L_0xaf2459880;  1 drivers
S_0xaf2b0ea00 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaad00 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2b0eb80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0ea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af57c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2459960/d .functor XOR 1, L_0xaf2456620, L_0xaf24566c0, C4<0>, C4<0>;
L_0xaf2459960 .delay 1 (1,1,1) L_0xaf2459960/d;
L_0xaf24599d0/d .functor XOR 1, L_0xaf2459960, L_0xaf2456760, C4<0>, C4<0>;
L_0xaf24599d0 .delay 1 (1,1,1) L_0xaf24599d0/d;
L_0xaf2459a40/d .functor NAND 1, L_0xaf2456620, L_0xaf24566c0, C4<1>, C4<1>;
L_0xaf2459a40 .delay 1 (1,1,1) L_0xaf2459a40/d;
L_0xaf2459ab0/d .functor NAND 1, L_0xaf2456620, L_0xaf2456760, C4<1>, C4<1>;
L_0xaf2459ab0 .delay 1 (1,1,1) L_0xaf2459ab0/d;
L_0xaf2459b20/d .functor NAND 1, L_0xaf24566c0, L_0xaf2456760, C4<1>, C4<1>;
L_0xaf2459b20 .delay 1 (1,1,1) L_0xaf2459b20/d;
L_0xaf2459b90/d .functor NAND 1, L_0xaf2459a40, L_0xaf2459ab0, L_0xaf2459b20, C4<1>;
L_0xaf2459b90 .delay 1 (1,1,1) L_0xaf2459b90/d;
v0xaf2b112c0_0 .net "Cin", 0 0, L_0xaf2456760;  1 drivers
v0xaf2b11360_0 .net "Cout", 0 0, L_0xaf2459b90;  1 drivers
v0xaf2b11400_0 .net "P", 0 0, L_0xaf2459960;  1 drivers
v0xaf2b114a0_0 .net "S", 0 0, L_0xaf24599d0;  1 drivers
v0xaf2b11540_0 .net "a", 0 0, L_0xaf2456620;  1 drivers
v0xaf2b115e0_0 .net "b", 0 0, L_0xaf24566c0;  1 drivers
v0xaf2b11680_0 .net "naCin", 0 0, L_0xaf2459ab0;  1 drivers
v0xaf2b11720_0 .net "nab", 0 0, L_0xaf2459a40;  1 drivers
v0xaf2b117c0_0 .net "nbCin", 0 0, L_0xaf2459b20;  1 drivers
S_0xaf2b0ed00 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaad40 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2b0ee80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0ed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2459c00/d .functor XOR 1, L_0xaf2456800, L_0xaf24568a0, C4<0>, C4<0>;
L_0xaf2459c00 .delay 1 (1,1,1) L_0xaf2459c00/d;
L_0xaf2459c70/d .functor XOR 1, L_0xaf2459c00, L_0xaf2456940, C4<0>, C4<0>;
L_0xaf2459c70 .delay 1 (1,1,1) L_0xaf2459c70/d;
L_0xaf2459ce0/d .functor NAND 1, L_0xaf2456800, L_0xaf24568a0, C4<1>, C4<1>;
L_0xaf2459ce0 .delay 1 (1,1,1) L_0xaf2459ce0/d;
L_0xaf2459d50/d .functor NAND 1, L_0xaf2456800, L_0xaf2456940, C4<1>, C4<1>;
L_0xaf2459d50 .delay 1 (1,1,1) L_0xaf2459d50/d;
L_0xaf2459dc0/d .functor NAND 1, L_0xaf24568a0, L_0xaf2456940, C4<1>, C4<1>;
L_0xaf2459dc0 .delay 1 (1,1,1) L_0xaf2459dc0/d;
L_0xaf2459e30/d .functor NAND 1, L_0xaf2459ce0, L_0xaf2459d50, L_0xaf2459dc0, C4<1>;
L_0xaf2459e30 .delay 1 (1,1,1) L_0xaf2459e30/d;
v0xaf2b11860_0 .net "Cin", 0 0, L_0xaf2456940;  1 drivers
v0xaf2b11900_0 .net "Cout", 0 0, L_0xaf2459e30;  1 drivers
v0xaf2b119a0_0 .net "P", 0 0, L_0xaf2459c00;  1 drivers
v0xaf2b11a40_0 .net "S", 0 0, L_0xaf2459c70;  1 drivers
v0xaf2b11ae0_0 .net "a", 0 0, L_0xaf2456800;  1 drivers
v0xaf2b11b80_0 .net "b", 0 0, L_0xaf24568a0;  1 drivers
v0xaf2b11c20_0 .net "naCin", 0 0, L_0xaf2459d50;  1 drivers
v0xaf2b11cc0_0 .net "nab", 0 0, L_0xaf2459ce0;  1 drivers
v0xaf2b11d60_0 .net "nbCin", 0 0, L_0xaf2459dc0;  1 drivers
S_0xaf2b0f000 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaad80 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2b0f180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0f000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af58c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2459ea0/d .functor XOR 1, L_0xaf24569e0, L_0xaf2456a80, C4<0>, C4<0>;
L_0xaf2459ea0 .delay 1 (1,1,1) L_0xaf2459ea0/d;
L_0xaf2459f10/d .functor XOR 1, L_0xaf2459ea0, L_0xaf2456b20, C4<0>, C4<0>;
L_0xaf2459f10 .delay 1 (1,1,1) L_0xaf2459f10/d;
L_0xaf2459f80/d .functor NAND 1, L_0xaf24569e0, L_0xaf2456a80, C4<1>, C4<1>;
L_0xaf2459f80 .delay 1 (1,1,1) L_0xaf2459f80/d;
L_0xaf2459ff0/d .functor NAND 1, L_0xaf24569e0, L_0xaf2456b20, C4<1>, C4<1>;
L_0xaf2459ff0 .delay 1 (1,1,1) L_0xaf2459ff0/d;
L_0xaf245a060/d .functor NAND 1, L_0xaf2456a80, L_0xaf2456b20, C4<1>, C4<1>;
L_0xaf245a060 .delay 1 (1,1,1) L_0xaf245a060/d;
L_0xaf245a0d0/d .functor NAND 1, L_0xaf2459f80, L_0xaf2459ff0, L_0xaf245a060, C4<1>;
L_0xaf245a0d0 .delay 1 (1,1,1) L_0xaf245a0d0/d;
v0xaf2b11e00_0 .net "Cin", 0 0, L_0xaf2456b20;  1 drivers
v0xaf2b11ea0_0 .net "Cout", 0 0, L_0xaf245a0d0;  1 drivers
v0xaf2b11f40_0 .net "P", 0 0, L_0xaf2459ea0;  1 drivers
v0xaf2b11fe0_0 .net "S", 0 0, L_0xaf2459f10;  1 drivers
v0xaf2b12080_0 .net "a", 0 0, L_0xaf24569e0;  1 drivers
v0xaf2b12120_0 .net "b", 0 0, L_0xaf2456a80;  1 drivers
v0xaf2b121c0_0 .net "naCin", 0 0, L_0xaf2459ff0;  1 drivers
v0xaf2b12260_0 .net "nab", 0 0, L_0xaf2459f80;  1 drivers
v0xaf2b12300_0 .net "nbCin", 0 0, L_0xaf245a060;  1 drivers
S_0xaf2b0f300 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaadc0 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2b0f480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0f300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245a140/d .functor XOR 1, L_0xaf2456bc0, L_0xaf2456c60, C4<0>, C4<0>;
L_0xaf245a140 .delay 1 (1,1,1) L_0xaf245a140/d;
L_0xaf245a1b0/d .functor XOR 1, L_0xaf245a140, L_0xaf2456d00, C4<0>, C4<0>;
L_0xaf245a1b0 .delay 1 (1,1,1) L_0xaf245a1b0/d;
L_0xaf245a220/d .functor NAND 1, L_0xaf2456bc0, L_0xaf2456c60, C4<1>, C4<1>;
L_0xaf245a220 .delay 1 (1,1,1) L_0xaf245a220/d;
L_0xaf245a290/d .functor NAND 1, L_0xaf2456bc0, L_0xaf2456d00, C4<1>, C4<1>;
L_0xaf245a290 .delay 1 (1,1,1) L_0xaf245a290/d;
L_0xaf245a300/d .functor NAND 1, L_0xaf2456c60, L_0xaf2456d00, C4<1>, C4<1>;
L_0xaf245a300 .delay 1 (1,1,1) L_0xaf245a300/d;
L_0xaf245a370/d .functor NAND 1, L_0xaf245a220, L_0xaf245a290, L_0xaf245a300, C4<1>;
L_0xaf245a370 .delay 1 (1,1,1) L_0xaf245a370/d;
v0xaf2b123a0_0 .net "Cin", 0 0, L_0xaf2456d00;  1 drivers
v0xaf2b12440_0 .net "Cout", 0 0, L_0xaf245a370;  1 drivers
v0xaf2b124e0_0 .net "P", 0 0, L_0xaf245a140;  1 drivers
v0xaf2b12580_0 .net "S", 0 0, L_0xaf245a1b0;  1 drivers
v0xaf2b12620_0 .net "a", 0 0, L_0xaf2456bc0;  1 drivers
v0xaf2b126c0_0 .net "b", 0 0, L_0xaf2456c60;  1 drivers
v0xaf2b12760_0 .net "naCin", 0 0, L_0xaf245a290;  1 drivers
v0xaf2b12800_0 .net "nab", 0 0, L_0xaf245a220;  1 drivers
v0xaf2b128a0_0 .net "nbCin", 0 0, L_0xaf245a300;  1 drivers
S_0xaf2b0f600 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaae00 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2b0f780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0f600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af59c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245a3e0/d .functor XOR 1, L_0xaf2456da0, L_0xaf2456e40, C4<0>, C4<0>;
L_0xaf245a3e0 .delay 1 (1,1,1) L_0xaf245a3e0/d;
L_0xaf245a450/d .functor XOR 1, L_0xaf245a3e0, L_0xaf2456ee0, C4<0>, C4<0>;
L_0xaf245a450 .delay 1 (1,1,1) L_0xaf245a450/d;
L_0xaf245a4c0/d .functor NAND 1, L_0xaf2456da0, L_0xaf2456e40, C4<1>, C4<1>;
L_0xaf245a4c0 .delay 1 (1,1,1) L_0xaf245a4c0/d;
L_0xaf245a530/d .functor NAND 1, L_0xaf2456da0, L_0xaf2456ee0, C4<1>, C4<1>;
L_0xaf245a530 .delay 1 (1,1,1) L_0xaf245a530/d;
L_0xaf245a5a0/d .functor NAND 1, L_0xaf2456e40, L_0xaf2456ee0, C4<1>, C4<1>;
L_0xaf245a5a0 .delay 1 (1,1,1) L_0xaf245a5a0/d;
L_0xaf245a610/d .functor NAND 1, L_0xaf245a4c0, L_0xaf245a530, L_0xaf245a5a0, C4<1>;
L_0xaf245a610 .delay 1 (1,1,1) L_0xaf245a610/d;
v0xaf2b12940_0 .net "Cin", 0 0, L_0xaf2456ee0;  1 drivers
v0xaf2b129e0_0 .net "Cout", 0 0, L_0xaf245a610;  1 drivers
v0xaf2b12a80_0 .net "P", 0 0, L_0xaf245a3e0;  1 drivers
v0xaf2b12b20_0 .net "S", 0 0, L_0xaf245a450;  1 drivers
v0xaf2b12bc0_0 .net "a", 0 0, L_0xaf2456da0;  1 drivers
v0xaf2b12c60_0 .net "b", 0 0, L_0xaf2456e40;  1 drivers
v0xaf2b12d00_0 .net "naCin", 0 0, L_0xaf245a530;  1 drivers
v0xaf2b12da0_0 .net "nab", 0 0, L_0xaf245a4c0;  1 drivers
v0xaf2b12e40_0 .net "nbCin", 0 0, L_0xaf245a5a0;  1 drivers
S_0xaf2b0f900 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaae40 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2b0fa80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245a680/d .functor XOR 1, L_0xaf2456f80, L_0xaf2457020, C4<0>, C4<0>;
L_0xaf245a680 .delay 1 (1,1,1) L_0xaf245a680/d;
L_0xaf245a6f0/d .functor XOR 1, L_0xaf245a680, L_0xaf24570c0, C4<0>, C4<0>;
L_0xaf245a6f0 .delay 1 (1,1,1) L_0xaf245a6f0/d;
L_0xaf245a760/d .functor NAND 1, L_0xaf2456f80, L_0xaf2457020, C4<1>, C4<1>;
L_0xaf245a760 .delay 1 (1,1,1) L_0xaf245a760/d;
L_0xaf245a7d0/d .functor NAND 1, L_0xaf2456f80, L_0xaf24570c0, C4<1>, C4<1>;
L_0xaf245a7d0 .delay 1 (1,1,1) L_0xaf245a7d0/d;
L_0xaf245a840/d .functor NAND 1, L_0xaf2457020, L_0xaf24570c0, C4<1>, C4<1>;
L_0xaf245a840 .delay 1 (1,1,1) L_0xaf245a840/d;
L_0xaf245a8b0/d .functor NAND 1, L_0xaf245a760, L_0xaf245a7d0, L_0xaf245a840, C4<1>;
L_0xaf245a8b0 .delay 1 (1,1,1) L_0xaf245a8b0/d;
v0xaf2b12ee0_0 .net "Cin", 0 0, L_0xaf24570c0;  1 drivers
v0xaf2b12f80_0 .net "Cout", 0 0, L_0xaf245a8b0;  1 drivers
v0xaf2b13020_0 .net "P", 0 0, L_0xaf245a680;  1 drivers
v0xaf2b130c0_0 .net "S", 0 0, L_0xaf245a6f0;  1 drivers
v0xaf2b13160_0 .net "a", 0 0, L_0xaf2456f80;  1 drivers
v0xaf2b13200_0 .net "b", 0 0, L_0xaf2457020;  1 drivers
v0xaf2b132a0_0 .net "naCin", 0 0, L_0xaf245a7d0;  1 drivers
v0xaf2b13340_0 .net "nab", 0 0, L_0xaf245a760;  1 drivers
v0xaf2b133e0_0 .net "nbCin", 0 0, L_0xaf245a840;  1 drivers
S_0xaf2b0fc00 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaae80 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2b0fd80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b0fc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245a920/d .functor XOR 1, L_0xaf2457160, L_0xaf2457200, C4<0>, C4<0>;
L_0xaf245a920 .delay 1 (1,1,1) L_0xaf245a920/d;
L_0xaf245a990/d .functor XOR 1, L_0xaf245a920, L_0xaf24572a0, C4<0>, C4<0>;
L_0xaf245a990 .delay 1 (1,1,1) L_0xaf245a990/d;
L_0xaf245aa00/d .functor NAND 1, L_0xaf2457160, L_0xaf2457200, C4<1>, C4<1>;
L_0xaf245aa00 .delay 1 (1,1,1) L_0xaf245aa00/d;
L_0xaf245aa70/d .functor NAND 1, L_0xaf2457160, L_0xaf24572a0, C4<1>, C4<1>;
L_0xaf245aa70 .delay 1 (1,1,1) L_0xaf245aa70/d;
L_0xaf245aae0/d .functor NAND 1, L_0xaf2457200, L_0xaf24572a0, C4<1>, C4<1>;
L_0xaf245aae0 .delay 1 (1,1,1) L_0xaf245aae0/d;
L_0xaf245ab50/d .functor NAND 1, L_0xaf245aa00, L_0xaf245aa70, L_0xaf245aae0, C4<1>;
L_0xaf245ab50 .delay 1 (1,1,1) L_0xaf245ab50/d;
v0xaf2b13480_0 .net "Cin", 0 0, L_0xaf24572a0;  1 drivers
v0xaf2b13520_0 .net "Cout", 0 0, L_0xaf245ab50;  1 drivers
v0xaf2b135c0_0 .net "P", 0 0, L_0xaf245a920;  1 drivers
v0xaf2b13660_0 .net "S", 0 0, L_0xaf245a990;  1 drivers
v0xaf2b13700_0 .net "a", 0 0, L_0xaf2457160;  1 drivers
v0xaf2b137a0_0 .net "b", 0 0, L_0xaf2457200;  1 drivers
v0xaf2b13840_0 .net "naCin", 0 0, L_0xaf245aa70;  1 drivers
v0xaf2b138e0_0 .net "nab", 0 0, L_0xaf245aa00;  1 drivers
v0xaf2b13980_0 .net "nbCin", 0 0, L_0xaf245aae0;  1 drivers
S_0xaf2b14000 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaec0 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2b14180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b14000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245abc0/d .functor XOR 1, L_0xaf2457340, L_0xaf24573e0, C4<0>, C4<0>;
L_0xaf245abc0 .delay 1 (1,1,1) L_0xaf245abc0/d;
L_0xaf245ac30/d .functor XOR 1, L_0xaf245abc0, L_0xaf2457480, C4<0>, C4<0>;
L_0xaf245ac30 .delay 1 (1,1,1) L_0xaf245ac30/d;
L_0xaf245aca0/d .functor NAND 1, L_0xaf2457340, L_0xaf24573e0, C4<1>, C4<1>;
L_0xaf245aca0 .delay 1 (1,1,1) L_0xaf245aca0/d;
L_0xaf245ad10/d .functor NAND 1, L_0xaf2457340, L_0xaf2457480, C4<1>, C4<1>;
L_0xaf245ad10 .delay 1 (1,1,1) L_0xaf245ad10/d;
L_0xaf245ad80/d .functor NAND 1, L_0xaf24573e0, L_0xaf2457480, C4<1>, C4<1>;
L_0xaf245ad80 .delay 1 (1,1,1) L_0xaf245ad80/d;
L_0xaf245adf0/d .functor NAND 1, L_0xaf245aca0, L_0xaf245ad10, L_0xaf245ad80, C4<1>;
L_0xaf245adf0 .delay 1 (1,1,1) L_0xaf245adf0/d;
v0xaf2b13a20_0 .net "Cin", 0 0, L_0xaf2457480;  1 drivers
v0xaf2b13ac0_0 .net "Cout", 0 0, L_0xaf245adf0;  1 drivers
v0xaf2b13b60_0 .net "P", 0 0, L_0xaf245abc0;  1 drivers
v0xaf2b13c00_0 .net "S", 0 0, L_0xaf245ac30;  1 drivers
v0xaf2b13ca0_0 .net "a", 0 0, L_0xaf2457340;  1 drivers
v0xaf2b13d40_0 .net "b", 0 0, L_0xaf24573e0;  1 drivers
v0xaf2b13de0_0 .net "naCin", 0 0, L_0xaf245ad10;  1 drivers
v0xaf2b13e80_0 .net "nab", 0 0, L_0xaf245aca0;  1 drivers
v0xaf2b13f20_0 .net "nbCin", 0 0, L_0xaf245ad80;  1 drivers
S_0xaf2b14300 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaf00 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2b14480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b14300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245ae60/d .functor XOR 1, L_0xaf2457520, L_0xaf24575c0, C4<0>, C4<0>;
L_0xaf245ae60 .delay 1 (1,1,1) L_0xaf245ae60/d;
L_0xaf245aed0/d .functor XOR 1, L_0xaf245ae60, L_0xaf2457660, C4<0>, C4<0>;
L_0xaf245aed0 .delay 1 (1,1,1) L_0xaf245aed0/d;
L_0xaf245af40/d .functor NAND 1, L_0xaf2457520, L_0xaf24575c0, C4<1>, C4<1>;
L_0xaf245af40 .delay 1 (1,1,1) L_0xaf245af40/d;
L_0xaf245afb0/d .functor NAND 1, L_0xaf2457520, L_0xaf2457660, C4<1>, C4<1>;
L_0xaf245afb0 .delay 1 (1,1,1) L_0xaf245afb0/d;
L_0xaf245b020/d .functor NAND 1, L_0xaf24575c0, L_0xaf2457660, C4<1>, C4<1>;
L_0xaf245b020 .delay 1 (1,1,1) L_0xaf245b020/d;
L_0xaf245b090/d .functor NAND 1, L_0xaf245af40, L_0xaf245afb0, L_0xaf245b020, C4<1>;
L_0xaf245b090 .delay 1 (1,1,1) L_0xaf245b090/d;
v0xaf2b18000_0 .net "Cin", 0 0, L_0xaf2457660;  1 drivers
v0xaf2b180a0_0 .net "Cout", 0 0, L_0xaf245b090;  1 drivers
v0xaf2b18140_0 .net "P", 0 0, L_0xaf245ae60;  1 drivers
v0xaf2b181e0_0 .net "S", 0 0, L_0xaf245aed0;  1 drivers
v0xaf2b18280_0 .net "a", 0 0, L_0xaf2457520;  1 drivers
v0xaf2b18320_0 .net "b", 0 0, L_0xaf24575c0;  1 drivers
v0xaf2b183c0_0 .net "naCin", 0 0, L_0xaf245afb0;  1 drivers
v0xaf2b18460_0 .net "nab", 0 0, L_0xaf245af40;  1 drivers
v0xaf2b18500_0 .net "nbCin", 0 0, L_0xaf245b020;  1 drivers
S_0xaf2b14600 .scope generate, "adder[27]" "adder[27]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaf40 .param/l "i" 1 4 21, +C4<011011>;
S_0xaf2b14780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b14600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245b100/d .functor XOR 1, L_0xaf2457700, L_0xaf24577a0, C4<0>, C4<0>;
L_0xaf245b100 .delay 1 (1,1,1) L_0xaf245b100/d;
L_0xaf245b170/d .functor XOR 1, L_0xaf245b100, L_0xaf2457840, C4<0>, C4<0>;
L_0xaf245b170 .delay 1 (1,1,1) L_0xaf245b170/d;
L_0xaf245b1e0/d .functor NAND 1, L_0xaf2457700, L_0xaf24577a0, C4<1>, C4<1>;
L_0xaf245b1e0 .delay 1 (1,1,1) L_0xaf245b1e0/d;
L_0xaf245b250/d .functor NAND 1, L_0xaf2457700, L_0xaf2457840, C4<1>, C4<1>;
L_0xaf245b250 .delay 1 (1,1,1) L_0xaf245b250/d;
L_0xaf245b2c0/d .functor NAND 1, L_0xaf24577a0, L_0xaf2457840, C4<1>, C4<1>;
L_0xaf245b2c0 .delay 1 (1,1,1) L_0xaf245b2c0/d;
L_0xaf245b330/d .functor NAND 1, L_0xaf245b1e0, L_0xaf245b250, L_0xaf245b2c0, C4<1>;
L_0xaf245b330 .delay 1 (1,1,1) L_0xaf245b330/d;
v0xaf2b185a0_0 .net "Cin", 0 0, L_0xaf2457840;  1 drivers
v0xaf2b18640_0 .net "Cout", 0 0, L_0xaf245b330;  1 drivers
v0xaf2b186e0_0 .net "P", 0 0, L_0xaf245b100;  1 drivers
v0xaf2b18780_0 .net "S", 0 0, L_0xaf245b170;  1 drivers
v0xaf2b18820_0 .net "a", 0 0, L_0xaf2457700;  1 drivers
v0xaf2b188c0_0 .net "b", 0 0, L_0xaf24577a0;  1 drivers
v0xaf2b18960_0 .net "naCin", 0 0, L_0xaf245b250;  1 drivers
v0xaf2b18a00_0 .net "nab", 0 0, L_0xaf245b1e0;  1 drivers
v0xaf2b18aa0_0 .net "nbCin", 0 0, L_0xaf245b2c0;  1 drivers
S_0xaf2b14900 .scope generate, "adder[28]" "adder[28]" 4 21, 4 21 0, S_0xaf2b03480;
 .timescale -9 -9;
P_0xaf2aaaf80 .param/l "i" 1 4 21, +C4<011100>;
S_0xaf2b14a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b14900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245b3a0/d .functor XOR 1, L_0xaf24578e0, L_0xaf2457980, C4<0>, C4<0>;
L_0xaf245b3a0 .delay 1 (1,1,1) L_0xaf245b3a0/d;
L_0xaf245b410/d .functor XOR 1, L_0xaf245b3a0, L_0xaf2457a20, C4<0>, C4<0>;
L_0xaf245b410 .delay 1 (1,1,1) L_0xaf245b410/d;
L_0xaf245b480/d .functor NAND 1, L_0xaf24578e0, L_0xaf2457980, C4<1>, C4<1>;
L_0xaf245b480 .delay 1 (1,1,1) L_0xaf245b480/d;
L_0xaf245b4f0/d .functor NAND 1, L_0xaf24578e0, L_0xaf2457a20, C4<1>, C4<1>;
L_0xaf245b4f0 .delay 1 (1,1,1) L_0xaf245b4f0/d;
L_0xaf245b560/d .functor NAND 1, L_0xaf2457980, L_0xaf2457a20, C4<1>, C4<1>;
L_0xaf245b560 .delay 1 (1,1,1) L_0xaf245b560/d;
L_0xaf245b5d0/d .functor NAND 1, L_0xaf245b480, L_0xaf245b4f0, L_0xaf245b560, C4<1>;
L_0xaf245b5d0 .delay 1 (1,1,1) L_0xaf245b5d0/d;
v0xaf2b18b40_0 .net "Cin", 0 0, L_0xaf2457a20;  1 drivers
v0xaf2b18be0_0 .net "Cout", 0 0, L_0xaf245b5d0;  1 drivers
v0xaf2b18c80_0 .net "P", 0 0, L_0xaf245b3a0;  1 drivers
v0xaf2b18d20_0 .net "S", 0 0, L_0xaf245b410;  1 drivers
v0xaf2b18dc0_0 .net "a", 0 0, L_0xaf24578e0;  1 drivers
v0xaf2b18e60_0 .net "b", 0 0, L_0xaf2457980;  1 drivers
v0xaf2b18f00_0 .net "naCin", 0 0, L_0xaf245b4f0;  1 drivers
v0xaf2b18fa0_0 .net "nab", 0 0, L_0xaf245b480;  1 drivers
v0xaf2b19040_0 .net "nbCin", 0 0, L_0xaf245b560;  1 drivers
S_0xaf2b14c00 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2b03480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245b640/d .functor XOR 1, L_0xaf2457ac0, L_0xaf2457b60, C4<0>, C4<0>;
L_0xaf245b640 .delay 1 (1,1,1) L_0xaf245b640/d;
L_0xaf245b6b0/d .functor XOR 1, L_0xaf245b640, v0xaf2b19c20_0, C4<0>, C4<0>;
L_0xaf245b6b0 .delay 1 (1,1,1) L_0xaf245b6b0/d;
L_0xaf245b720/d .functor NAND 1, L_0xaf2457ac0, L_0xaf2457b60, C4<1>, C4<1>;
L_0xaf245b720 .delay 1 (1,1,1) L_0xaf245b720/d;
L_0xaf245b790/d .functor NAND 1, L_0xaf2457ac0, v0xaf2b19c20_0, C4<1>, C4<1>;
L_0xaf245b790 .delay 1 (1,1,1) L_0xaf245b790/d;
L_0xaf245b800/d .functor NAND 1, L_0xaf2457b60, v0xaf2b19c20_0, C4<1>, C4<1>;
L_0xaf245b800 .delay 1 (1,1,1) L_0xaf245b800/d;
L_0xaf245b870/d .functor NAND 1, L_0xaf245b720, L_0xaf245b790, L_0xaf245b800, C4<1>;
L_0xaf245b870 .delay 1 (1,1,1) L_0xaf245b870/d;
v0xaf2b190e0_0 .net "Cin", 0 0, v0xaf2b19c20_0;  alias, 1 drivers
v0xaf2b19180_0 .net "Cout", 0 0, L_0xaf245b870;  1 drivers
v0xaf2b19220_0 .net "P", 0 0, L_0xaf245b640;  1 drivers
v0xaf2b192c0_0 .net "S", 0 0, L_0xaf245b6b0;  1 drivers
v0xaf2b19360_0 .net "a", 0 0, L_0xaf2457ac0;  1 drivers
v0xaf2b19400_0 .net "b", 0 0, L_0xaf2457b60;  1 drivers
v0xaf2b194a0_0 .net "naCin", 0 0, L_0xaf245b790;  1 drivers
v0xaf2b19540_0 .net "nab", 0 0, L_0xaf245b720;  1 drivers
v0xaf2b195e0_0 .net "nbCin", 0 0, L_0xaf245b800;  1 drivers
S_0xaf2b14d80 .scope generate, "WIDTH_TEST[30]" "WIDTH_TEST[30]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aab000 .param/l "w" 1 3 21, +C4<011110>;
v0xaf2b2cd20_0 .var "A", 29 0;
v0xaf2b2cdc0_0 .var "B", 29 0;
v0xaf2b2ce60_0 .var "Cin", 0 0;
v0xaf2b2cf00_0 .net "Cout", 0 0, L_0xaf2467480;  1 drivers
v0xaf2b2cfa0_0 .net "P", 29 0, L_0xaf3163520;  1 drivers
v0xaf2b2d040_0 .net "S", 29 0, L_0xaf31635c0;  1 drivers
v0xaf2b2d0e0_0 .var "expected_sum", 30 0;
S_0xaf2b14f00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2b14d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "A";
    .port_info 1 /INPUT 30 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 30 "P";
    .port_info 5 /OUTPUT 30 "S";
P_0xaf2aab040 .param/l "N" 0 4 4, +C4<00000000000000000000000000011110>;
v0xaf2b2c8c0_0 .net "A", 29 0, v0xaf2b2cd20_0;  1 drivers
v0xaf2b2c960_0 .net "B", 29 0, v0xaf2b2cdc0_0;  1 drivers
v0xaf2b2ca00_0 .net "C", 29 0, L_0xaf3163480;  1 drivers
v0xaf2b2caa0_0 .net "Cin", 0 0, v0xaf2b2ce60_0;  1 drivers
v0xaf2b2cb40_0 .net "Cout", 0 0, L_0xaf2467480;  alias, 1 drivers
v0xaf2b2cbe0_0 .net "P", 29 0, L_0xaf3163520;  alias, 1 drivers
v0xaf2b2cc80_0 .net "S", 29 0, L_0xaf31635c0;  alias, 1 drivers
L_0xaf2457ca0 .part v0xaf2b2cd20_0, 1, 1;
L_0xaf2457d40 .part v0xaf2b2cdc0_0, 1, 1;
L_0xaf2457de0 .part L_0xaf3163480, 0, 1;
L_0xaf2457e80 .part v0xaf2b2cd20_0, 2, 1;
L_0xaf2457f20 .part v0xaf2b2cdc0_0, 2, 1;
L_0xaf2464000 .part L_0xaf3163480, 1, 1;
L_0xaf24640a0 .part v0xaf2b2cd20_0, 3, 1;
L_0xaf2464140 .part v0xaf2b2cdc0_0, 3, 1;
L_0xaf24641e0 .part L_0xaf3163480, 2, 1;
L_0xaf2464280 .part v0xaf2b2cd20_0, 4, 1;
L_0xaf2464320 .part v0xaf2b2cdc0_0, 4, 1;
L_0xaf24643c0 .part L_0xaf3163480, 3, 1;
L_0xaf2464460 .part v0xaf2b2cd20_0, 5, 1;
L_0xaf2464500 .part v0xaf2b2cdc0_0, 5, 1;
L_0xaf24645a0 .part L_0xaf3163480, 4, 1;
L_0xaf2464640 .part v0xaf2b2cd20_0, 6, 1;
L_0xaf24646e0 .part v0xaf2b2cdc0_0, 6, 1;
L_0xaf2464820 .part L_0xaf3163480, 5, 1;
L_0xaf24648c0 .part v0xaf2b2cd20_0, 7, 1;
L_0xaf2464960 .part v0xaf2b2cdc0_0, 7, 1;
L_0xaf2464a00 .part L_0xaf3163480, 6, 1;
L_0xaf2464780 .part v0xaf2b2cd20_0, 8, 1;
L_0xaf2464aa0 .part v0xaf2b2cdc0_0, 8, 1;
L_0xaf2464b40 .part L_0xaf3163480, 7, 1;
L_0xaf2464be0 .part v0xaf2b2cd20_0, 9, 1;
L_0xaf2464c80 .part v0xaf2b2cdc0_0, 9, 1;
L_0xaf2464d20 .part L_0xaf3163480, 8, 1;
L_0xaf2464dc0 .part v0xaf2b2cd20_0, 10, 1;
L_0xaf2464e60 .part v0xaf2b2cdc0_0, 10, 1;
L_0xaf2464f00 .part L_0xaf3163480, 9, 1;
L_0xaf2464fa0 .part v0xaf2b2cd20_0, 11, 1;
L_0xaf2465040 .part v0xaf2b2cdc0_0, 11, 1;
L_0xaf24650e0 .part L_0xaf3163480, 10, 1;
L_0xaf2465180 .part v0xaf2b2cd20_0, 12, 1;
L_0xaf2465220 .part v0xaf2b2cdc0_0, 12, 1;
L_0xaf24652c0 .part L_0xaf3163480, 11, 1;
L_0xaf2465360 .part v0xaf2b2cd20_0, 13, 1;
L_0xaf2465400 .part v0xaf2b2cdc0_0, 13, 1;
L_0xaf24654a0 .part L_0xaf3163480, 12, 1;
L_0xaf2465540 .part v0xaf2b2cd20_0, 14, 1;
L_0xaf24655e0 .part v0xaf2b2cdc0_0, 14, 1;
L_0xaf2465680 .part L_0xaf3163480, 13, 1;
L_0xaf2465720 .part v0xaf2b2cd20_0, 15, 1;
L_0xaf24657c0 .part v0xaf2b2cdc0_0, 15, 1;
L_0xaf2465860 .part L_0xaf3163480, 14, 1;
L_0xaf2465900 .part v0xaf2b2cd20_0, 16, 1;
L_0xaf24659a0 .part v0xaf2b2cdc0_0, 16, 1;
L_0xaf2465a40 .part L_0xaf3163480, 15, 1;
L_0xaf2465ae0 .part v0xaf2b2cd20_0, 17, 1;
L_0xaf2465b80 .part v0xaf2b2cdc0_0, 17, 1;
L_0xaf2465c20 .part L_0xaf3163480, 16, 1;
L_0xaf2465cc0 .part v0xaf2b2cd20_0, 18, 1;
L_0xaf2465d60 .part v0xaf2b2cdc0_0, 18, 1;
L_0xaf2465e00 .part L_0xaf3163480, 17, 1;
L_0xaf2465ea0 .part v0xaf2b2cd20_0, 19, 1;
L_0xaf2465f40 .part v0xaf2b2cdc0_0, 19, 1;
L_0xaf2465fe0 .part L_0xaf3163480, 18, 1;
L_0xaf2466080 .part v0xaf2b2cd20_0, 20, 1;
L_0xaf2466120 .part v0xaf2b2cdc0_0, 20, 1;
L_0xaf24661c0 .part L_0xaf3163480, 19, 1;
L_0xaf2466260 .part v0xaf2b2cd20_0, 21, 1;
L_0xaf2466300 .part v0xaf2b2cdc0_0, 21, 1;
L_0xaf24663a0 .part L_0xaf3163480, 20, 1;
L_0xaf2466440 .part v0xaf2b2cd20_0, 22, 1;
L_0xaf24664e0 .part v0xaf2b2cdc0_0, 22, 1;
L_0xaf2466580 .part L_0xaf3163480, 21, 1;
L_0xaf2466620 .part v0xaf2b2cd20_0, 23, 1;
L_0xaf24666c0 .part v0xaf2b2cdc0_0, 23, 1;
L_0xaf2466760 .part L_0xaf3163480, 22, 1;
L_0xaf2466800 .part v0xaf2b2cd20_0, 24, 1;
L_0xaf24668a0 .part v0xaf2b2cdc0_0, 24, 1;
L_0xaf2466940 .part L_0xaf3163480, 23, 1;
L_0xaf24669e0 .part v0xaf2b2cd20_0, 25, 1;
L_0xaf2466a80 .part v0xaf2b2cdc0_0, 25, 1;
L_0xaf2466b20 .part L_0xaf3163480, 24, 1;
L_0xaf2466bc0 .part v0xaf2b2cd20_0, 26, 1;
L_0xaf2466c60 .part v0xaf2b2cdc0_0, 26, 1;
L_0xaf2466d00 .part L_0xaf3163480, 25, 1;
L_0xaf2466da0 .part v0xaf2b2cd20_0, 27, 1;
L_0xaf2466e40 .part v0xaf2b2cdc0_0, 27, 1;
L_0xaf2466ee0 .part L_0xaf3163480, 26, 1;
L_0xaf2466f80 .part v0xaf2b2cd20_0, 28, 1;
L_0xaf2467020 .part v0xaf2b2cdc0_0, 28, 1;
L_0xaf24670c0 .part L_0xaf3163480, 27, 1;
L_0xaf2467160 .part v0xaf2b2cd20_0, 29, 1;
L_0xaf2467200 .part v0xaf2b2cdc0_0, 29, 1;
L_0xaf24672a0 .part L_0xaf3163480, 28, 1;
L_0xaf2467340 .part v0xaf2b2cd20_0, 0, 1;
L_0xaf24673e0 .part v0xaf2b2cdc0_0, 0, 1;
LS_0xaf3163480_0_0 .concat8 [ 1 1 1 1], L_0xaf2474770, L_0xaf245bb10, L_0xaf245bdb0, L_0xaf2468070;
LS_0xaf3163480_0_4 .concat8 [ 1 1 1 1], L_0xaf2468310, L_0xaf24685b0, L_0xaf2468850, L_0xaf2468af0;
LS_0xaf3163480_0_8 .concat8 [ 1 1 1 1], L_0xaf2468d90, L_0xaf2469030, L_0xaf24692d0, L_0xaf2469570;
LS_0xaf3163480_0_12 .concat8 [ 1 1 1 1], L_0xaf2469810, L_0xaf2469ab0, L_0xaf2469d50, L_0xaf2469ff0;
LS_0xaf3163480_0_16 .concat8 [ 1 1 1 1], L_0xaf246a290, L_0xaf246a530, L_0xaf246a7d0, L_0xaf246aa70;
LS_0xaf3163480_0_20 .concat8 [ 1 1 1 1], L_0xaf246ad10, L_0xaf246afb0, L_0xaf246b250, L_0xaf246b4f0;
LS_0xaf3163480_0_24 .concat8 [ 1 1 1 1], L_0xaf246b790, L_0xaf246ba30, L_0xaf246bcd0, L_0xaf246bf70;
LS_0xaf3163480_0_28 .concat8 [ 1 1 0 0], L_0xaf2474230, L_0xaf24744d0;
LS_0xaf3163480_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163480_0_0, LS_0xaf3163480_0_4, LS_0xaf3163480_0_8, LS_0xaf3163480_0_12;
LS_0xaf3163480_1_4 .concat8 [ 4 4 4 2], LS_0xaf3163480_0_16, LS_0xaf3163480_0_20, LS_0xaf3163480_0_24, LS_0xaf3163480_0_28;
L_0xaf3163480 .concat8 [ 16 14 0 0], LS_0xaf3163480_1_0, LS_0xaf3163480_1_4;
LS_0xaf3163520_0_0 .concat8 [ 1 1 1 1], L_0xaf2474540, L_0xaf245b8e0, L_0xaf245bb80, L_0xaf245be20;
LS_0xaf3163520_0_4 .concat8 [ 1 1 1 1], L_0xaf24680e0, L_0xaf2468380, L_0xaf2468620, L_0xaf24688c0;
LS_0xaf3163520_0_8 .concat8 [ 1 1 1 1], L_0xaf2468b60, L_0xaf2468e00, L_0xaf24690a0, L_0xaf2469340;
LS_0xaf3163520_0_12 .concat8 [ 1 1 1 1], L_0xaf24695e0, L_0xaf2469880, L_0xaf2469b20, L_0xaf2469dc0;
LS_0xaf3163520_0_16 .concat8 [ 1 1 1 1], L_0xaf246a060, L_0xaf246a300, L_0xaf246a5a0, L_0xaf246a840;
LS_0xaf3163520_0_20 .concat8 [ 1 1 1 1], L_0xaf246aae0, L_0xaf246ad80, L_0xaf246b020, L_0xaf246b2c0;
LS_0xaf3163520_0_24 .concat8 [ 1 1 1 1], L_0xaf246b560, L_0xaf246b800, L_0xaf246baa0, L_0xaf246bd40;
LS_0xaf3163520_0_28 .concat8 [ 1 1 0 0], L_0xaf2474000, L_0xaf24742a0;
LS_0xaf3163520_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163520_0_0, LS_0xaf3163520_0_4, LS_0xaf3163520_0_8, LS_0xaf3163520_0_12;
LS_0xaf3163520_1_4 .concat8 [ 4 4 4 2], LS_0xaf3163520_0_16, LS_0xaf3163520_0_20, LS_0xaf3163520_0_24, LS_0xaf3163520_0_28;
L_0xaf3163520 .concat8 [ 16 14 0 0], LS_0xaf3163520_1_0, LS_0xaf3163520_1_4;
LS_0xaf31635c0_0_0 .concat8 [ 1 1 1 1], L_0xaf24745b0, L_0xaf245b950, L_0xaf245bbf0, L_0xaf245be90;
LS_0xaf31635c0_0_4 .concat8 [ 1 1 1 1], L_0xaf2468150, L_0xaf24683f0, L_0xaf2468690, L_0xaf2468930;
LS_0xaf31635c0_0_8 .concat8 [ 1 1 1 1], L_0xaf2468bd0, L_0xaf2468e70, L_0xaf2469110, L_0xaf24693b0;
LS_0xaf31635c0_0_12 .concat8 [ 1 1 1 1], L_0xaf2469650, L_0xaf24698f0, L_0xaf2469b90, L_0xaf2469e30;
LS_0xaf31635c0_0_16 .concat8 [ 1 1 1 1], L_0xaf246a0d0, L_0xaf246a370, L_0xaf246a610, L_0xaf246a8b0;
LS_0xaf31635c0_0_20 .concat8 [ 1 1 1 1], L_0xaf246ab50, L_0xaf246adf0, L_0xaf246b090, L_0xaf246b330;
LS_0xaf31635c0_0_24 .concat8 [ 1 1 1 1], L_0xaf246b5d0, L_0xaf246b870, L_0xaf246bb10, L_0xaf246bdb0;
LS_0xaf31635c0_0_28 .concat8 [ 1 1 0 0], L_0xaf2474070, L_0xaf2474310;
LS_0xaf31635c0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31635c0_0_0, LS_0xaf31635c0_0_4, LS_0xaf31635c0_0_8, LS_0xaf31635c0_0_12;
LS_0xaf31635c0_1_4 .concat8 [ 4 4 4 2], LS_0xaf31635c0_0_16, LS_0xaf31635c0_0_20, LS_0xaf31635c0_0_24, LS_0xaf31635c0_0_28;
L_0xaf31635c0 .concat8 [ 16 14 0 0], LS_0xaf31635c0_1_0, LS_0xaf31635c0_1_4;
L_0xaf2467480 .part L_0xaf3163480, 29, 1;
S_0xaf2b15080 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab080 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2b15200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245b8e0/d .functor XOR 1, L_0xaf2457ca0, L_0xaf2457d40, C4<0>, C4<0>;
L_0xaf245b8e0 .delay 1 (1,1,1) L_0xaf245b8e0/d;
L_0xaf245b950/d .functor XOR 1, L_0xaf245b8e0, L_0xaf2457de0, C4<0>, C4<0>;
L_0xaf245b950 .delay 1 (1,1,1) L_0xaf245b950/d;
L_0xaf245b9c0/d .functor NAND 1, L_0xaf2457ca0, L_0xaf2457d40, C4<1>, C4<1>;
L_0xaf245b9c0 .delay 1 (1,1,1) L_0xaf245b9c0/d;
L_0xaf245ba30/d .functor NAND 1, L_0xaf2457ca0, L_0xaf2457de0, C4<1>, C4<1>;
L_0xaf245ba30 .delay 1 (1,1,1) L_0xaf245ba30/d;
L_0xaf245baa0/d .functor NAND 1, L_0xaf2457d40, L_0xaf2457de0, C4<1>, C4<1>;
L_0xaf245baa0 .delay 1 (1,1,1) L_0xaf245baa0/d;
L_0xaf245bb10/d .functor NAND 1, L_0xaf245b9c0, L_0xaf245ba30, L_0xaf245baa0, C4<1>;
L_0xaf245bb10 .delay 1 (1,1,1) L_0xaf245bb10/d;
v0xaf2b19f40_0 .net "Cin", 0 0, L_0xaf2457de0;  1 drivers
v0xaf2b19fe0_0 .net "Cout", 0 0, L_0xaf245bb10;  1 drivers
v0xaf2b1a080_0 .net "P", 0 0, L_0xaf245b8e0;  1 drivers
v0xaf2b1a120_0 .net "S", 0 0, L_0xaf245b950;  1 drivers
v0xaf2b1a1c0_0 .net "a", 0 0, L_0xaf2457ca0;  1 drivers
v0xaf2b1a260_0 .net "b", 0 0, L_0xaf2457d40;  1 drivers
v0xaf2b1a300_0 .net "naCin", 0 0, L_0xaf245ba30;  1 drivers
v0xaf2b1a3a0_0 .net "nab", 0 0, L_0xaf245b9c0;  1 drivers
v0xaf2b1a440_0 .net "nbCin", 0 0, L_0xaf245baa0;  1 drivers
S_0xaf2b15380 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab0c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2b15500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245bb80/d .functor XOR 1, L_0xaf2457e80, L_0xaf2457f20, C4<0>, C4<0>;
L_0xaf245bb80 .delay 1 (1,1,1) L_0xaf245bb80/d;
L_0xaf245bbf0/d .functor XOR 1, L_0xaf245bb80, L_0xaf2464000, C4<0>, C4<0>;
L_0xaf245bbf0 .delay 1 (1,1,1) L_0xaf245bbf0/d;
L_0xaf245bc60/d .functor NAND 1, L_0xaf2457e80, L_0xaf2457f20, C4<1>, C4<1>;
L_0xaf245bc60 .delay 1 (1,1,1) L_0xaf245bc60/d;
L_0xaf245bcd0/d .functor NAND 1, L_0xaf2457e80, L_0xaf2464000, C4<1>, C4<1>;
L_0xaf245bcd0 .delay 1 (1,1,1) L_0xaf245bcd0/d;
L_0xaf245bd40/d .functor NAND 1, L_0xaf2457f20, L_0xaf2464000, C4<1>, C4<1>;
L_0xaf245bd40 .delay 1 (1,1,1) L_0xaf245bd40/d;
L_0xaf245bdb0/d .functor NAND 1, L_0xaf245bc60, L_0xaf245bcd0, L_0xaf245bd40, C4<1>;
L_0xaf245bdb0 .delay 1 (1,1,1) L_0xaf245bdb0/d;
v0xaf2b1a4e0_0 .net "Cin", 0 0, L_0xaf2464000;  1 drivers
v0xaf2b1a580_0 .net "Cout", 0 0, L_0xaf245bdb0;  1 drivers
v0xaf2b1a620_0 .net "P", 0 0, L_0xaf245bb80;  1 drivers
v0xaf2b1a6c0_0 .net "S", 0 0, L_0xaf245bbf0;  1 drivers
v0xaf2b1a760_0 .net "a", 0 0, L_0xaf2457e80;  1 drivers
v0xaf2b1a800_0 .net "b", 0 0, L_0xaf2457f20;  1 drivers
v0xaf2b1a8a0_0 .net "naCin", 0 0, L_0xaf245bcd0;  1 drivers
v0xaf2b1a940_0 .net "nab", 0 0, L_0xaf245bc60;  1 drivers
v0xaf2b1a9e0_0 .net "nbCin", 0 0, L_0xaf245bd40;  1 drivers
S_0xaf2b15680 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab100 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2b15800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf245be20/d .functor XOR 1, L_0xaf24640a0, L_0xaf2464140, C4<0>, C4<0>;
L_0xaf245be20 .delay 1 (1,1,1) L_0xaf245be20/d;
L_0xaf245be90/d .functor XOR 1, L_0xaf245be20, L_0xaf24641e0, C4<0>, C4<0>;
L_0xaf245be90 .delay 1 (1,1,1) L_0xaf245be90/d;
L_0xaf245bf00/d .functor NAND 1, L_0xaf24640a0, L_0xaf2464140, C4<1>, C4<1>;
L_0xaf245bf00 .delay 1 (1,1,1) L_0xaf245bf00/d;
L_0xaf245bf70/d .functor NAND 1, L_0xaf24640a0, L_0xaf24641e0, C4<1>, C4<1>;
L_0xaf245bf70 .delay 1 (1,1,1) L_0xaf245bf70/d;
L_0xaf2468000/d .functor NAND 1, L_0xaf2464140, L_0xaf24641e0, C4<1>, C4<1>;
L_0xaf2468000 .delay 1 (1,1,1) L_0xaf2468000/d;
L_0xaf2468070/d .functor NAND 1, L_0xaf245bf00, L_0xaf245bf70, L_0xaf2468000, C4<1>;
L_0xaf2468070 .delay 1 (1,1,1) L_0xaf2468070/d;
v0xaf2b1aa80_0 .net "Cin", 0 0, L_0xaf24641e0;  1 drivers
v0xaf2b1ab20_0 .net "Cout", 0 0, L_0xaf2468070;  1 drivers
v0xaf2b1abc0_0 .net "P", 0 0, L_0xaf245be20;  1 drivers
v0xaf2b1ac60_0 .net "S", 0 0, L_0xaf245be90;  1 drivers
v0xaf2b1ad00_0 .net "a", 0 0, L_0xaf24640a0;  1 drivers
v0xaf2b1ada0_0 .net "b", 0 0, L_0xaf2464140;  1 drivers
v0xaf2b1ae40_0 .net "naCin", 0 0, L_0xaf245bf70;  1 drivers
v0xaf2b1aee0_0 .net "nab", 0 0, L_0xaf245bf00;  1 drivers
v0xaf2b1af80_0 .net "nbCin", 0 0, L_0xaf2468000;  1 drivers
S_0xaf2b15980 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab140 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2b15b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24680e0/d .functor XOR 1, L_0xaf2464280, L_0xaf2464320, C4<0>, C4<0>;
L_0xaf24680e0 .delay 1 (1,1,1) L_0xaf24680e0/d;
L_0xaf2468150/d .functor XOR 1, L_0xaf24680e0, L_0xaf24643c0, C4<0>, C4<0>;
L_0xaf2468150 .delay 1 (1,1,1) L_0xaf2468150/d;
L_0xaf24681c0/d .functor NAND 1, L_0xaf2464280, L_0xaf2464320, C4<1>, C4<1>;
L_0xaf24681c0 .delay 1 (1,1,1) L_0xaf24681c0/d;
L_0xaf2468230/d .functor NAND 1, L_0xaf2464280, L_0xaf24643c0, C4<1>, C4<1>;
L_0xaf2468230 .delay 1 (1,1,1) L_0xaf2468230/d;
L_0xaf24682a0/d .functor NAND 1, L_0xaf2464320, L_0xaf24643c0, C4<1>, C4<1>;
L_0xaf24682a0 .delay 1 (1,1,1) L_0xaf24682a0/d;
L_0xaf2468310/d .functor NAND 1, L_0xaf24681c0, L_0xaf2468230, L_0xaf24682a0, C4<1>;
L_0xaf2468310 .delay 1 (1,1,1) L_0xaf2468310/d;
v0xaf2b1b020_0 .net "Cin", 0 0, L_0xaf24643c0;  1 drivers
v0xaf2b1b0c0_0 .net "Cout", 0 0, L_0xaf2468310;  1 drivers
v0xaf2b1b160_0 .net "P", 0 0, L_0xaf24680e0;  1 drivers
v0xaf2b1b200_0 .net "S", 0 0, L_0xaf2468150;  1 drivers
v0xaf2b1b2a0_0 .net "a", 0 0, L_0xaf2464280;  1 drivers
v0xaf2b1b340_0 .net "b", 0 0, L_0xaf2464320;  1 drivers
v0xaf2b1b3e0_0 .net "naCin", 0 0, L_0xaf2468230;  1 drivers
v0xaf2b1b480_0 .net "nab", 0 0, L_0xaf24681c0;  1 drivers
v0xaf2b1b520_0 .net "nbCin", 0 0, L_0xaf24682a0;  1 drivers
S_0xaf2b15c80 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab1c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2b15e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af5f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af5fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2468380/d .functor XOR 1, L_0xaf2464460, L_0xaf2464500, C4<0>, C4<0>;
L_0xaf2468380 .delay 1 (1,1,1) L_0xaf2468380/d;
L_0xaf24683f0/d .functor XOR 1, L_0xaf2468380, L_0xaf24645a0, C4<0>, C4<0>;
L_0xaf24683f0 .delay 1 (1,1,1) L_0xaf24683f0/d;
L_0xaf2468460/d .functor NAND 1, L_0xaf2464460, L_0xaf2464500, C4<1>, C4<1>;
L_0xaf2468460 .delay 1 (1,1,1) L_0xaf2468460/d;
L_0xaf24684d0/d .functor NAND 1, L_0xaf2464460, L_0xaf24645a0, C4<1>, C4<1>;
L_0xaf24684d0 .delay 1 (1,1,1) L_0xaf24684d0/d;
L_0xaf2468540/d .functor NAND 1, L_0xaf2464500, L_0xaf24645a0, C4<1>, C4<1>;
L_0xaf2468540 .delay 1 (1,1,1) L_0xaf2468540/d;
L_0xaf24685b0/d .functor NAND 1, L_0xaf2468460, L_0xaf24684d0, L_0xaf2468540, C4<1>;
L_0xaf24685b0 .delay 1 (1,1,1) L_0xaf24685b0/d;
v0xaf2b1b5c0_0 .net "Cin", 0 0, L_0xaf24645a0;  1 drivers
v0xaf2b1b660_0 .net "Cout", 0 0, L_0xaf24685b0;  1 drivers
v0xaf2b1b700_0 .net "P", 0 0, L_0xaf2468380;  1 drivers
v0xaf2b1b7a0_0 .net "S", 0 0, L_0xaf24683f0;  1 drivers
v0xaf2b1b840_0 .net "a", 0 0, L_0xaf2464460;  1 drivers
v0xaf2b1b8e0_0 .net "b", 0 0, L_0xaf2464500;  1 drivers
v0xaf2b1b980_0 .net "naCin", 0 0, L_0xaf24684d0;  1 drivers
v0xaf2b1ba20_0 .net "nab", 0 0, L_0xaf2468460;  1 drivers
v0xaf2b1bac0_0 .net "nbCin", 0 0, L_0xaf2468540;  1 drivers
S_0xaf2b15f80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab200 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2b16100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b15f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2468620/d .functor XOR 1, L_0xaf2464640, L_0xaf24646e0, C4<0>, C4<0>;
L_0xaf2468620 .delay 1 (1,1,1) L_0xaf2468620/d;
L_0xaf2468690/d .functor XOR 1, L_0xaf2468620, L_0xaf2464820, C4<0>, C4<0>;
L_0xaf2468690 .delay 1 (1,1,1) L_0xaf2468690/d;
L_0xaf2468700/d .functor NAND 1, L_0xaf2464640, L_0xaf24646e0, C4<1>, C4<1>;
L_0xaf2468700 .delay 1 (1,1,1) L_0xaf2468700/d;
L_0xaf2468770/d .functor NAND 1, L_0xaf2464640, L_0xaf2464820, C4<1>, C4<1>;
L_0xaf2468770 .delay 1 (1,1,1) L_0xaf2468770/d;
L_0xaf24687e0/d .functor NAND 1, L_0xaf24646e0, L_0xaf2464820, C4<1>, C4<1>;
L_0xaf24687e0 .delay 1 (1,1,1) L_0xaf24687e0/d;
L_0xaf2468850/d .functor NAND 1, L_0xaf2468700, L_0xaf2468770, L_0xaf24687e0, C4<1>;
L_0xaf2468850 .delay 1 (1,1,1) L_0xaf2468850/d;
v0xaf2b1bb60_0 .net "Cin", 0 0, L_0xaf2464820;  1 drivers
v0xaf2b1bc00_0 .net "Cout", 0 0, L_0xaf2468850;  1 drivers
v0xaf2b1bca0_0 .net "P", 0 0, L_0xaf2468620;  1 drivers
v0xaf2b1bd40_0 .net "S", 0 0, L_0xaf2468690;  1 drivers
v0xaf2b1bde0_0 .net "a", 0 0, L_0xaf2464640;  1 drivers
v0xaf2b1be80_0 .net "b", 0 0, L_0xaf24646e0;  1 drivers
v0xaf2b1bf20_0 .net "naCin", 0 0, L_0xaf2468770;  1 drivers
v0xaf2b20000_0 .net "nab", 0 0, L_0xaf2468700;  1 drivers
v0xaf2b200a0_0 .net "nbCin", 0 0, L_0xaf24687e0;  1 drivers
S_0xaf2b16280 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab240 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2b16400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b16280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af60c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24688c0/d .functor XOR 1, L_0xaf24648c0, L_0xaf2464960, C4<0>, C4<0>;
L_0xaf24688c0 .delay 1 (1,1,1) L_0xaf24688c0/d;
L_0xaf2468930/d .functor XOR 1, L_0xaf24688c0, L_0xaf2464a00, C4<0>, C4<0>;
L_0xaf2468930 .delay 1 (1,1,1) L_0xaf2468930/d;
L_0xaf24689a0/d .functor NAND 1, L_0xaf24648c0, L_0xaf2464960, C4<1>, C4<1>;
L_0xaf24689a0 .delay 1 (1,1,1) L_0xaf24689a0/d;
L_0xaf2468a10/d .functor NAND 1, L_0xaf24648c0, L_0xaf2464a00, C4<1>, C4<1>;
L_0xaf2468a10 .delay 1 (1,1,1) L_0xaf2468a10/d;
L_0xaf2468a80/d .functor NAND 1, L_0xaf2464960, L_0xaf2464a00, C4<1>, C4<1>;
L_0xaf2468a80 .delay 1 (1,1,1) L_0xaf2468a80/d;
L_0xaf2468af0/d .functor NAND 1, L_0xaf24689a0, L_0xaf2468a10, L_0xaf2468a80, C4<1>;
L_0xaf2468af0 .delay 1 (1,1,1) L_0xaf2468af0/d;
v0xaf2b20140_0 .net "Cin", 0 0, L_0xaf2464a00;  1 drivers
v0xaf2b201e0_0 .net "Cout", 0 0, L_0xaf2468af0;  1 drivers
v0xaf2b20280_0 .net "P", 0 0, L_0xaf24688c0;  1 drivers
v0xaf2b20320_0 .net "S", 0 0, L_0xaf2468930;  1 drivers
v0xaf2b203c0_0 .net "a", 0 0, L_0xaf24648c0;  1 drivers
v0xaf2b20460_0 .net "b", 0 0, L_0xaf2464960;  1 drivers
v0xaf2b20500_0 .net "naCin", 0 0, L_0xaf2468a10;  1 drivers
v0xaf2b205a0_0 .net "nab", 0 0, L_0xaf24689a0;  1 drivers
v0xaf2b20640_0 .net "nbCin", 0 0, L_0xaf2468a80;  1 drivers
S_0xaf2b16580 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab280 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2b16700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b16580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2468b60/d .functor XOR 1, L_0xaf2464780, L_0xaf2464aa0, C4<0>, C4<0>;
L_0xaf2468b60 .delay 1 (1,1,1) L_0xaf2468b60/d;
L_0xaf2468bd0/d .functor XOR 1, L_0xaf2468b60, L_0xaf2464b40, C4<0>, C4<0>;
L_0xaf2468bd0 .delay 1 (1,1,1) L_0xaf2468bd0/d;
L_0xaf2468c40/d .functor NAND 1, L_0xaf2464780, L_0xaf2464aa0, C4<1>, C4<1>;
L_0xaf2468c40 .delay 1 (1,1,1) L_0xaf2468c40/d;
L_0xaf2468cb0/d .functor NAND 1, L_0xaf2464780, L_0xaf2464b40, C4<1>, C4<1>;
L_0xaf2468cb0 .delay 1 (1,1,1) L_0xaf2468cb0/d;
L_0xaf2468d20/d .functor NAND 1, L_0xaf2464aa0, L_0xaf2464b40, C4<1>, C4<1>;
L_0xaf2468d20 .delay 1 (1,1,1) L_0xaf2468d20/d;
L_0xaf2468d90/d .functor NAND 1, L_0xaf2468c40, L_0xaf2468cb0, L_0xaf2468d20, C4<1>;
L_0xaf2468d90 .delay 1 (1,1,1) L_0xaf2468d90/d;
v0xaf2b206e0_0 .net "Cin", 0 0, L_0xaf2464b40;  1 drivers
v0xaf2b20780_0 .net "Cout", 0 0, L_0xaf2468d90;  1 drivers
v0xaf2b20820_0 .net "P", 0 0, L_0xaf2468b60;  1 drivers
v0xaf2b208c0_0 .net "S", 0 0, L_0xaf2468bd0;  1 drivers
v0xaf2b20960_0 .net "a", 0 0, L_0xaf2464780;  1 drivers
v0xaf2b20a00_0 .net "b", 0 0, L_0xaf2464aa0;  1 drivers
v0xaf2b20aa0_0 .net "naCin", 0 0, L_0xaf2468cb0;  1 drivers
v0xaf2b20b40_0 .net "nab", 0 0, L_0xaf2468c40;  1 drivers
v0xaf2b20be0_0 .net "nbCin", 0 0, L_0xaf2468d20;  1 drivers
S_0xaf2b16880 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab180 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2b16a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b16880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2468e00/d .functor XOR 1, L_0xaf2464be0, L_0xaf2464c80, C4<0>, C4<0>;
L_0xaf2468e00 .delay 1 (1,1,1) L_0xaf2468e00/d;
L_0xaf2468e70/d .functor XOR 1, L_0xaf2468e00, L_0xaf2464d20, C4<0>, C4<0>;
L_0xaf2468e70 .delay 1 (1,1,1) L_0xaf2468e70/d;
L_0xaf2468ee0/d .functor NAND 1, L_0xaf2464be0, L_0xaf2464c80, C4<1>, C4<1>;
L_0xaf2468ee0 .delay 1 (1,1,1) L_0xaf2468ee0/d;
L_0xaf2468f50/d .functor NAND 1, L_0xaf2464be0, L_0xaf2464d20, C4<1>, C4<1>;
L_0xaf2468f50 .delay 1 (1,1,1) L_0xaf2468f50/d;
L_0xaf2468fc0/d .functor NAND 1, L_0xaf2464c80, L_0xaf2464d20, C4<1>, C4<1>;
L_0xaf2468fc0 .delay 1 (1,1,1) L_0xaf2468fc0/d;
L_0xaf2469030/d .functor NAND 1, L_0xaf2468ee0, L_0xaf2468f50, L_0xaf2468fc0, C4<1>;
L_0xaf2469030 .delay 1 (1,1,1) L_0xaf2469030/d;
v0xaf2b20c80_0 .net "Cin", 0 0, L_0xaf2464d20;  1 drivers
v0xaf2b20d20_0 .net "Cout", 0 0, L_0xaf2469030;  1 drivers
v0xaf2b20dc0_0 .net "P", 0 0, L_0xaf2468e00;  1 drivers
v0xaf2b20e60_0 .net "S", 0 0, L_0xaf2468e70;  1 drivers
v0xaf2b20f00_0 .net "a", 0 0, L_0xaf2464be0;  1 drivers
v0xaf2b20fa0_0 .net "b", 0 0, L_0xaf2464c80;  1 drivers
v0xaf2b21040_0 .net "naCin", 0 0, L_0xaf2468f50;  1 drivers
v0xaf2b210e0_0 .net "nab", 0 0, L_0xaf2468ee0;  1 drivers
v0xaf2b21180_0 .net "nbCin", 0 0, L_0xaf2468fc0;  1 drivers
S_0xaf2b16b80 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab2c0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2b16d00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b16b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af62c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24690a0/d .functor XOR 1, L_0xaf2464dc0, L_0xaf2464e60, C4<0>, C4<0>;
L_0xaf24690a0 .delay 1 (1,1,1) L_0xaf24690a0/d;
L_0xaf2469110/d .functor XOR 1, L_0xaf24690a0, L_0xaf2464f00, C4<0>, C4<0>;
L_0xaf2469110 .delay 1 (1,1,1) L_0xaf2469110/d;
L_0xaf2469180/d .functor NAND 1, L_0xaf2464dc0, L_0xaf2464e60, C4<1>, C4<1>;
L_0xaf2469180 .delay 1 (1,1,1) L_0xaf2469180/d;
L_0xaf24691f0/d .functor NAND 1, L_0xaf2464dc0, L_0xaf2464f00, C4<1>, C4<1>;
L_0xaf24691f0 .delay 1 (1,1,1) L_0xaf24691f0/d;
L_0xaf2469260/d .functor NAND 1, L_0xaf2464e60, L_0xaf2464f00, C4<1>, C4<1>;
L_0xaf2469260 .delay 1 (1,1,1) L_0xaf2469260/d;
L_0xaf24692d0/d .functor NAND 1, L_0xaf2469180, L_0xaf24691f0, L_0xaf2469260, C4<1>;
L_0xaf24692d0 .delay 1 (1,1,1) L_0xaf24692d0/d;
v0xaf2b21220_0 .net "Cin", 0 0, L_0xaf2464f00;  1 drivers
v0xaf2b212c0_0 .net "Cout", 0 0, L_0xaf24692d0;  1 drivers
v0xaf2b21360_0 .net "P", 0 0, L_0xaf24690a0;  1 drivers
v0xaf2b21400_0 .net "S", 0 0, L_0xaf2469110;  1 drivers
v0xaf2b214a0_0 .net "a", 0 0, L_0xaf2464dc0;  1 drivers
v0xaf2b21540_0 .net "b", 0 0, L_0xaf2464e60;  1 drivers
v0xaf2b215e0_0 .net "naCin", 0 0, L_0xaf24691f0;  1 drivers
v0xaf2b21680_0 .net "nab", 0 0, L_0xaf2469180;  1 drivers
v0xaf2b21720_0 .net "nbCin", 0 0, L_0xaf2469260;  1 drivers
S_0xaf2b16e80 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab300 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2b17000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b16e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2469340/d .functor XOR 1, L_0xaf2464fa0, L_0xaf2465040, C4<0>, C4<0>;
L_0xaf2469340 .delay 1 (1,1,1) L_0xaf2469340/d;
L_0xaf24693b0/d .functor XOR 1, L_0xaf2469340, L_0xaf24650e0, C4<0>, C4<0>;
L_0xaf24693b0 .delay 1 (1,1,1) L_0xaf24693b0/d;
L_0xaf2469420/d .functor NAND 1, L_0xaf2464fa0, L_0xaf2465040, C4<1>, C4<1>;
L_0xaf2469420 .delay 1 (1,1,1) L_0xaf2469420/d;
L_0xaf2469490/d .functor NAND 1, L_0xaf2464fa0, L_0xaf24650e0, C4<1>, C4<1>;
L_0xaf2469490 .delay 1 (1,1,1) L_0xaf2469490/d;
L_0xaf2469500/d .functor NAND 1, L_0xaf2465040, L_0xaf24650e0, C4<1>, C4<1>;
L_0xaf2469500 .delay 1 (1,1,1) L_0xaf2469500/d;
L_0xaf2469570/d .functor NAND 1, L_0xaf2469420, L_0xaf2469490, L_0xaf2469500, C4<1>;
L_0xaf2469570 .delay 1 (1,1,1) L_0xaf2469570/d;
v0xaf2b217c0_0 .net "Cin", 0 0, L_0xaf24650e0;  1 drivers
v0xaf2b21860_0 .net "Cout", 0 0, L_0xaf2469570;  1 drivers
v0xaf2b21900_0 .net "P", 0 0, L_0xaf2469340;  1 drivers
v0xaf2b219a0_0 .net "S", 0 0, L_0xaf24693b0;  1 drivers
v0xaf2b21a40_0 .net "a", 0 0, L_0xaf2464fa0;  1 drivers
v0xaf2b21ae0_0 .net "b", 0 0, L_0xaf2465040;  1 drivers
v0xaf2b21b80_0 .net "naCin", 0 0, L_0xaf2469490;  1 drivers
v0xaf2b21c20_0 .net "nab", 0 0, L_0xaf2469420;  1 drivers
v0xaf2b21cc0_0 .net "nbCin", 0 0, L_0xaf2469500;  1 drivers
S_0xaf2b17180 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab340 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2b17300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b17180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af63c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24695e0/d .functor XOR 1, L_0xaf2465180, L_0xaf2465220, C4<0>, C4<0>;
L_0xaf24695e0 .delay 1 (1,1,1) L_0xaf24695e0/d;
L_0xaf2469650/d .functor XOR 1, L_0xaf24695e0, L_0xaf24652c0, C4<0>, C4<0>;
L_0xaf2469650 .delay 1 (1,1,1) L_0xaf2469650/d;
L_0xaf24696c0/d .functor NAND 1, L_0xaf2465180, L_0xaf2465220, C4<1>, C4<1>;
L_0xaf24696c0 .delay 1 (1,1,1) L_0xaf24696c0/d;
L_0xaf2469730/d .functor NAND 1, L_0xaf2465180, L_0xaf24652c0, C4<1>, C4<1>;
L_0xaf2469730 .delay 1 (1,1,1) L_0xaf2469730/d;
L_0xaf24697a0/d .functor NAND 1, L_0xaf2465220, L_0xaf24652c0, C4<1>, C4<1>;
L_0xaf24697a0 .delay 1 (1,1,1) L_0xaf24697a0/d;
L_0xaf2469810/d .functor NAND 1, L_0xaf24696c0, L_0xaf2469730, L_0xaf24697a0, C4<1>;
L_0xaf2469810 .delay 1 (1,1,1) L_0xaf2469810/d;
v0xaf2b21d60_0 .net "Cin", 0 0, L_0xaf24652c0;  1 drivers
v0xaf2b21e00_0 .net "Cout", 0 0, L_0xaf2469810;  1 drivers
v0xaf2b21ea0_0 .net "P", 0 0, L_0xaf24695e0;  1 drivers
v0xaf2b21f40_0 .net "S", 0 0, L_0xaf2469650;  1 drivers
v0xaf2b21fe0_0 .net "a", 0 0, L_0xaf2465180;  1 drivers
v0xaf2b22080_0 .net "b", 0 0, L_0xaf2465220;  1 drivers
v0xaf2b22120_0 .net "naCin", 0 0, L_0xaf2469730;  1 drivers
v0xaf2b221c0_0 .net "nab", 0 0, L_0xaf24696c0;  1 drivers
v0xaf2b22260_0 .net "nbCin", 0 0, L_0xaf24697a0;  1 drivers
S_0xaf2b17480 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab380 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2b17600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b17480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2469880/d .functor XOR 1, L_0xaf2465360, L_0xaf2465400, C4<0>, C4<0>;
L_0xaf2469880 .delay 1 (1,1,1) L_0xaf2469880/d;
L_0xaf24698f0/d .functor XOR 1, L_0xaf2469880, L_0xaf24654a0, C4<0>, C4<0>;
L_0xaf24698f0 .delay 1 (1,1,1) L_0xaf24698f0/d;
L_0xaf2469960/d .functor NAND 1, L_0xaf2465360, L_0xaf2465400, C4<1>, C4<1>;
L_0xaf2469960 .delay 1 (1,1,1) L_0xaf2469960/d;
L_0xaf24699d0/d .functor NAND 1, L_0xaf2465360, L_0xaf24654a0, C4<1>, C4<1>;
L_0xaf24699d0 .delay 1 (1,1,1) L_0xaf24699d0/d;
L_0xaf2469a40/d .functor NAND 1, L_0xaf2465400, L_0xaf24654a0, C4<1>, C4<1>;
L_0xaf2469a40 .delay 1 (1,1,1) L_0xaf2469a40/d;
L_0xaf2469ab0/d .functor NAND 1, L_0xaf2469960, L_0xaf24699d0, L_0xaf2469a40, C4<1>;
L_0xaf2469ab0 .delay 1 (1,1,1) L_0xaf2469ab0/d;
v0xaf2b22300_0 .net "Cin", 0 0, L_0xaf24654a0;  1 drivers
v0xaf2b223a0_0 .net "Cout", 0 0, L_0xaf2469ab0;  1 drivers
v0xaf2b22440_0 .net "P", 0 0, L_0xaf2469880;  1 drivers
v0xaf2b224e0_0 .net "S", 0 0, L_0xaf24698f0;  1 drivers
v0xaf2b22580_0 .net "a", 0 0, L_0xaf2465360;  1 drivers
v0xaf2b22620_0 .net "b", 0 0, L_0xaf2465400;  1 drivers
v0xaf2b226c0_0 .net "naCin", 0 0, L_0xaf24699d0;  1 drivers
v0xaf2b22760_0 .net "nab", 0 0, L_0xaf2469960;  1 drivers
v0xaf2b22800_0 .net "nbCin", 0 0, L_0xaf2469a40;  1 drivers
S_0xaf2b17780 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab3c0 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2b17900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b17780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af64c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2469b20/d .functor XOR 1, L_0xaf2465540, L_0xaf24655e0, C4<0>, C4<0>;
L_0xaf2469b20 .delay 1 (1,1,1) L_0xaf2469b20/d;
L_0xaf2469b90/d .functor XOR 1, L_0xaf2469b20, L_0xaf2465680, C4<0>, C4<0>;
L_0xaf2469b90 .delay 1 (1,1,1) L_0xaf2469b90/d;
L_0xaf2469c00/d .functor NAND 1, L_0xaf2465540, L_0xaf24655e0, C4<1>, C4<1>;
L_0xaf2469c00 .delay 1 (1,1,1) L_0xaf2469c00/d;
L_0xaf2469c70/d .functor NAND 1, L_0xaf2465540, L_0xaf2465680, C4<1>, C4<1>;
L_0xaf2469c70 .delay 1 (1,1,1) L_0xaf2469c70/d;
L_0xaf2469ce0/d .functor NAND 1, L_0xaf24655e0, L_0xaf2465680, C4<1>, C4<1>;
L_0xaf2469ce0 .delay 1 (1,1,1) L_0xaf2469ce0/d;
L_0xaf2469d50/d .functor NAND 1, L_0xaf2469c00, L_0xaf2469c70, L_0xaf2469ce0, C4<1>;
L_0xaf2469d50 .delay 1 (1,1,1) L_0xaf2469d50/d;
v0xaf2b228a0_0 .net "Cin", 0 0, L_0xaf2465680;  1 drivers
v0xaf2b22940_0 .net "Cout", 0 0, L_0xaf2469d50;  1 drivers
v0xaf2b229e0_0 .net "P", 0 0, L_0xaf2469b20;  1 drivers
v0xaf2b22a80_0 .net "S", 0 0, L_0xaf2469b90;  1 drivers
v0xaf2b22b20_0 .net "a", 0 0, L_0xaf2465540;  1 drivers
v0xaf2b22bc0_0 .net "b", 0 0, L_0xaf24655e0;  1 drivers
v0xaf2b22c60_0 .net "naCin", 0 0, L_0xaf2469c70;  1 drivers
v0xaf2b22d00_0 .net "nab", 0 0, L_0xaf2469c00;  1 drivers
v0xaf2b22da0_0 .net "nbCin", 0 0, L_0xaf2469ce0;  1 drivers
S_0xaf2b17a80 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab400 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2b17c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b17a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2469dc0/d .functor XOR 1, L_0xaf2465720, L_0xaf24657c0, C4<0>, C4<0>;
L_0xaf2469dc0 .delay 1 (1,1,1) L_0xaf2469dc0/d;
L_0xaf2469e30/d .functor XOR 1, L_0xaf2469dc0, L_0xaf2465860, C4<0>, C4<0>;
L_0xaf2469e30 .delay 1 (1,1,1) L_0xaf2469e30/d;
L_0xaf2469ea0/d .functor NAND 1, L_0xaf2465720, L_0xaf24657c0, C4<1>, C4<1>;
L_0xaf2469ea0 .delay 1 (1,1,1) L_0xaf2469ea0/d;
L_0xaf2469f10/d .functor NAND 1, L_0xaf2465720, L_0xaf2465860, C4<1>, C4<1>;
L_0xaf2469f10 .delay 1 (1,1,1) L_0xaf2469f10/d;
L_0xaf2469f80/d .functor NAND 1, L_0xaf24657c0, L_0xaf2465860, C4<1>, C4<1>;
L_0xaf2469f80 .delay 1 (1,1,1) L_0xaf2469f80/d;
L_0xaf2469ff0/d .functor NAND 1, L_0xaf2469ea0, L_0xaf2469f10, L_0xaf2469f80, C4<1>;
L_0xaf2469ff0 .delay 1 (1,1,1) L_0xaf2469ff0/d;
v0xaf2b22e40_0 .net "Cin", 0 0, L_0xaf2465860;  1 drivers
v0xaf2b22ee0_0 .net "Cout", 0 0, L_0xaf2469ff0;  1 drivers
v0xaf2b22f80_0 .net "P", 0 0, L_0xaf2469dc0;  1 drivers
v0xaf2b23020_0 .net "S", 0 0, L_0xaf2469e30;  1 drivers
v0xaf2b230c0_0 .net "a", 0 0, L_0xaf2465720;  1 drivers
v0xaf2b23160_0 .net "b", 0 0, L_0xaf24657c0;  1 drivers
v0xaf2b23200_0 .net "naCin", 0 0, L_0xaf2469f10;  1 drivers
v0xaf2b232a0_0 .net "nab", 0 0, L_0xaf2469ea0;  1 drivers
v0xaf2b23340_0 .net "nbCin", 0 0, L_0xaf2469f80;  1 drivers
S_0xaf2b17d80 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab440 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2b24000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b17d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af65c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246a060/d .functor XOR 1, L_0xaf2465900, L_0xaf24659a0, C4<0>, C4<0>;
L_0xaf246a060 .delay 1 (1,1,1) L_0xaf246a060/d;
L_0xaf246a0d0/d .functor XOR 1, L_0xaf246a060, L_0xaf2465a40, C4<0>, C4<0>;
L_0xaf246a0d0 .delay 1 (1,1,1) L_0xaf246a0d0/d;
L_0xaf246a140/d .functor NAND 1, L_0xaf2465900, L_0xaf24659a0, C4<1>, C4<1>;
L_0xaf246a140 .delay 1 (1,1,1) L_0xaf246a140/d;
L_0xaf246a1b0/d .functor NAND 1, L_0xaf2465900, L_0xaf2465a40, C4<1>, C4<1>;
L_0xaf246a1b0 .delay 1 (1,1,1) L_0xaf246a1b0/d;
L_0xaf246a220/d .functor NAND 1, L_0xaf24659a0, L_0xaf2465a40, C4<1>, C4<1>;
L_0xaf246a220 .delay 1 (1,1,1) L_0xaf246a220/d;
L_0xaf246a290/d .functor NAND 1, L_0xaf246a140, L_0xaf246a1b0, L_0xaf246a220, C4<1>;
L_0xaf246a290 .delay 1 (1,1,1) L_0xaf246a290/d;
v0xaf2b233e0_0 .net "Cin", 0 0, L_0xaf2465a40;  1 drivers
v0xaf2b23480_0 .net "Cout", 0 0, L_0xaf246a290;  1 drivers
v0xaf2b23520_0 .net "P", 0 0, L_0xaf246a060;  1 drivers
v0xaf2b235c0_0 .net "S", 0 0, L_0xaf246a0d0;  1 drivers
v0xaf2b23660_0 .net "a", 0 0, L_0xaf2465900;  1 drivers
v0xaf2b23700_0 .net "b", 0 0, L_0xaf24659a0;  1 drivers
v0xaf2b237a0_0 .net "naCin", 0 0, L_0xaf246a1b0;  1 drivers
v0xaf2b23840_0 .net "nab", 0 0, L_0xaf246a140;  1 drivers
v0xaf2b238e0_0 .net "nbCin", 0 0, L_0xaf246a220;  1 drivers
S_0xaf2b24180 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab480 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2b24300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b24180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af61c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246a300/d .functor XOR 1, L_0xaf2465ae0, L_0xaf2465b80, C4<0>, C4<0>;
L_0xaf246a300 .delay 1 (1,1,1) L_0xaf246a300/d;
L_0xaf246a370/d .functor XOR 1, L_0xaf246a300, L_0xaf2465c20, C4<0>, C4<0>;
L_0xaf246a370 .delay 1 (1,1,1) L_0xaf246a370/d;
L_0xaf246a3e0/d .functor NAND 1, L_0xaf2465ae0, L_0xaf2465b80, C4<1>, C4<1>;
L_0xaf246a3e0 .delay 1 (1,1,1) L_0xaf246a3e0/d;
L_0xaf246a450/d .functor NAND 1, L_0xaf2465ae0, L_0xaf2465c20, C4<1>, C4<1>;
L_0xaf246a450 .delay 1 (1,1,1) L_0xaf246a450/d;
L_0xaf246a4c0/d .functor NAND 1, L_0xaf2465b80, L_0xaf2465c20, C4<1>, C4<1>;
L_0xaf246a4c0 .delay 1 (1,1,1) L_0xaf246a4c0/d;
L_0xaf246a530/d .functor NAND 1, L_0xaf246a3e0, L_0xaf246a450, L_0xaf246a4c0, C4<1>;
L_0xaf246a530 .delay 1 (1,1,1) L_0xaf246a530/d;
v0xaf2b23980_0 .net "Cin", 0 0, L_0xaf2465c20;  1 drivers
v0xaf2b23a20_0 .net "Cout", 0 0, L_0xaf246a530;  1 drivers
v0xaf2b23ac0_0 .net "P", 0 0, L_0xaf246a300;  1 drivers
v0xaf2b23b60_0 .net "S", 0 0, L_0xaf246a370;  1 drivers
v0xaf2b23c00_0 .net "a", 0 0, L_0xaf2465ae0;  1 drivers
v0xaf2b23ca0_0 .net "b", 0 0, L_0xaf2465b80;  1 drivers
v0xaf2b23d40_0 .net "naCin", 0 0, L_0xaf246a450;  1 drivers
v0xaf2b23de0_0 .net "nab", 0 0, L_0xaf246a3e0;  1 drivers
v0xaf2b23e80_0 .net "nbCin", 0 0, L_0xaf246a4c0;  1 drivers
S_0xaf2b24480 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab4c0 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2b24600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b24480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246a5a0/d .functor XOR 1, L_0xaf2465cc0, L_0xaf2465d60, C4<0>, C4<0>;
L_0xaf246a5a0 .delay 1 (1,1,1) L_0xaf246a5a0/d;
L_0xaf246a610/d .functor XOR 1, L_0xaf246a5a0, L_0xaf2465e00, C4<0>, C4<0>;
L_0xaf246a610 .delay 1 (1,1,1) L_0xaf246a610/d;
L_0xaf246a680/d .functor NAND 1, L_0xaf2465cc0, L_0xaf2465d60, C4<1>, C4<1>;
L_0xaf246a680 .delay 1 (1,1,1) L_0xaf246a680/d;
L_0xaf246a6f0/d .functor NAND 1, L_0xaf2465cc0, L_0xaf2465e00, C4<1>, C4<1>;
L_0xaf246a6f0 .delay 1 (1,1,1) L_0xaf246a6f0/d;
L_0xaf246a760/d .functor NAND 1, L_0xaf2465d60, L_0xaf2465e00, C4<1>, C4<1>;
L_0xaf246a760 .delay 1 (1,1,1) L_0xaf246a760/d;
L_0xaf246a7d0/d .functor NAND 1, L_0xaf246a680, L_0xaf246a6f0, L_0xaf246a760, C4<1>;
L_0xaf246a7d0 .delay 1 (1,1,1) L_0xaf246a7d0/d;
v0xaf2b23f20_0 .net "Cin", 0 0, L_0xaf2465e00;  1 drivers
v0xaf2b28000_0 .net "Cout", 0 0, L_0xaf246a7d0;  1 drivers
v0xaf2b280a0_0 .net "P", 0 0, L_0xaf246a5a0;  1 drivers
v0xaf2b28140_0 .net "S", 0 0, L_0xaf246a610;  1 drivers
v0xaf2b281e0_0 .net "a", 0 0, L_0xaf2465cc0;  1 drivers
v0xaf2b28280_0 .net "b", 0 0, L_0xaf2465d60;  1 drivers
v0xaf2b28320_0 .net "naCin", 0 0, L_0xaf246a6f0;  1 drivers
v0xaf2b283c0_0 .net "nab", 0 0, L_0xaf246a680;  1 drivers
v0xaf2b28460_0 .net "nbCin", 0 0, L_0xaf246a760;  1 drivers
S_0xaf2b24780 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab500 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2b24900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b24780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af66c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246a840/d .functor XOR 1, L_0xaf2465ea0, L_0xaf2465f40, C4<0>, C4<0>;
L_0xaf246a840 .delay 1 (1,1,1) L_0xaf246a840/d;
L_0xaf246a8b0/d .functor XOR 1, L_0xaf246a840, L_0xaf2465fe0, C4<0>, C4<0>;
L_0xaf246a8b0 .delay 1 (1,1,1) L_0xaf246a8b0/d;
L_0xaf246a920/d .functor NAND 1, L_0xaf2465ea0, L_0xaf2465f40, C4<1>, C4<1>;
L_0xaf246a920 .delay 1 (1,1,1) L_0xaf246a920/d;
L_0xaf246a990/d .functor NAND 1, L_0xaf2465ea0, L_0xaf2465fe0, C4<1>, C4<1>;
L_0xaf246a990 .delay 1 (1,1,1) L_0xaf246a990/d;
L_0xaf246aa00/d .functor NAND 1, L_0xaf2465f40, L_0xaf2465fe0, C4<1>, C4<1>;
L_0xaf246aa00 .delay 1 (1,1,1) L_0xaf246aa00/d;
L_0xaf246aa70/d .functor NAND 1, L_0xaf246a920, L_0xaf246a990, L_0xaf246aa00, C4<1>;
L_0xaf246aa70 .delay 1 (1,1,1) L_0xaf246aa70/d;
v0xaf2b28500_0 .net "Cin", 0 0, L_0xaf2465fe0;  1 drivers
v0xaf2b285a0_0 .net "Cout", 0 0, L_0xaf246aa70;  1 drivers
v0xaf2b28640_0 .net "P", 0 0, L_0xaf246a840;  1 drivers
v0xaf2b286e0_0 .net "S", 0 0, L_0xaf246a8b0;  1 drivers
v0xaf2b28780_0 .net "a", 0 0, L_0xaf2465ea0;  1 drivers
v0xaf2b28820_0 .net "b", 0 0, L_0xaf2465f40;  1 drivers
v0xaf2b288c0_0 .net "naCin", 0 0, L_0xaf246a990;  1 drivers
v0xaf2b28960_0 .net "nab", 0 0, L_0xaf246a920;  1 drivers
v0xaf2b28a00_0 .net "nbCin", 0 0, L_0xaf246aa00;  1 drivers
S_0xaf2b24a80 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab540 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2b24c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b24a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246aae0/d .functor XOR 1, L_0xaf2466080, L_0xaf2466120, C4<0>, C4<0>;
L_0xaf246aae0 .delay 1 (1,1,1) L_0xaf246aae0/d;
L_0xaf246ab50/d .functor XOR 1, L_0xaf246aae0, L_0xaf24661c0, C4<0>, C4<0>;
L_0xaf246ab50 .delay 1 (1,1,1) L_0xaf246ab50/d;
L_0xaf246abc0/d .functor NAND 1, L_0xaf2466080, L_0xaf2466120, C4<1>, C4<1>;
L_0xaf246abc0 .delay 1 (1,1,1) L_0xaf246abc0/d;
L_0xaf246ac30/d .functor NAND 1, L_0xaf2466080, L_0xaf24661c0, C4<1>, C4<1>;
L_0xaf246ac30 .delay 1 (1,1,1) L_0xaf246ac30/d;
L_0xaf246aca0/d .functor NAND 1, L_0xaf2466120, L_0xaf24661c0, C4<1>, C4<1>;
L_0xaf246aca0 .delay 1 (1,1,1) L_0xaf246aca0/d;
L_0xaf246ad10/d .functor NAND 1, L_0xaf246abc0, L_0xaf246ac30, L_0xaf246aca0, C4<1>;
L_0xaf246ad10 .delay 1 (1,1,1) L_0xaf246ad10/d;
v0xaf2b28aa0_0 .net "Cin", 0 0, L_0xaf24661c0;  1 drivers
v0xaf2b28b40_0 .net "Cout", 0 0, L_0xaf246ad10;  1 drivers
v0xaf2b28be0_0 .net "P", 0 0, L_0xaf246aae0;  1 drivers
v0xaf2b28c80_0 .net "S", 0 0, L_0xaf246ab50;  1 drivers
v0xaf2b28d20_0 .net "a", 0 0, L_0xaf2466080;  1 drivers
v0xaf2b28dc0_0 .net "b", 0 0, L_0xaf2466120;  1 drivers
v0xaf2b28e60_0 .net "naCin", 0 0, L_0xaf246ac30;  1 drivers
v0xaf2b28f00_0 .net "nab", 0 0, L_0xaf246abc0;  1 drivers
v0xaf2b28fa0_0 .net "nbCin", 0 0, L_0xaf246aca0;  1 drivers
S_0xaf2b24d80 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab580 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2b24f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b24d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af67c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246ad80/d .functor XOR 1, L_0xaf2466260, L_0xaf2466300, C4<0>, C4<0>;
L_0xaf246ad80 .delay 1 (1,1,1) L_0xaf246ad80/d;
L_0xaf246adf0/d .functor XOR 1, L_0xaf246ad80, L_0xaf24663a0, C4<0>, C4<0>;
L_0xaf246adf0 .delay 1 (1,1,1) L_0xaf246adf0/d;
L_0xaf246ae60/d .functor NAND 1, L_0xaf2466260, L_0xaf2466300, C4<1>, C4<1>;
L_0xaf246ae60 .delay 1 (1,1,1) L_0xaf246ae60/d;
L_0xaf246aed0/d .functor NAND 1, L_0xaf2466260, L_0xaf24663a0, C4<1>, C4<1>;
L_0xaf246aed0 .delay 1 (1,1,1) L_0xaf246aed0/d;
L_0xaf246af40/d .functor NAND 1, L_0xaf2466300, L_0xaf24663a0, C4<1>, C4<1>;
L_0xaf246af40 .delay 1 (1,1,1) L_0xaf246af40/d;
L_0xaf246afb0/d .functor NAND 1, L_0xaf246ae60, L_0xaf246aed0, L_0xaf246af40, C4<1>;
L_0xaf246afb0 .delay 1 (1,1,1) L_0xaf246afb0/d;
v0xaf2b29040_0 .net "Cin", 0 0, L_0xaf24663a0;  1 drivers
v0xaf2b290e0_0 .net "Cout", 0 0, L_0xaf246afb0;  1 drivers
v0xaf2b29180_0 .net "P", 0 0, L_0xaf246ad80;  1 drivers
v0xaf2b29220_0 .net "S", 0 0, L_0xaf246adf0;  1 drivers
v0xaf2b292c0_0 .net "a", 0 0, L_0xaf2466260;  1 drivers
v0xaf2b29360_0 .net "b", 0 0, L_0xaf2466300;  1 drivers
v0xaf2b29400_0 .net "naCin", 0 0, L_0xaf246aed0;  1 drivers
v0xaf2b294a0_0 .net "nab", 0 0, L_0xaf246ae60;  1 drivers
v0xaf2b29540_0 .net "nbCin", 0 0, L_0xaf246af40;  1 drivers
S_0xaf2b25080 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab5c0 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2b25200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246b020/d .functor XOR 1, L_0xaf2466440, L_0xaf24664e0, C4<0>, C4<0>;
L_0xaf246b020 .delay 1 (1,1,1) L_0xaf246b020/d;
L_0xaf246b090/d .functor XOR 1, L_0xaf246b020, L_0xaf2466580, C4<0>, C4<0>;
L_0xaf246b090 .delay 1 (1,1,1) L_0xaf246b090/d;
L_0xaf246b100/d .functor NAND 1, L_0xaf2466440, L_0xaf24664e0, C4<1>, C4<1>;
L_0xaf246b100 .delay 1 (1,1,1) L_0xaf246b100/d;
L_0xaf246b170/d .functor NAND 1, L_0xaf2466440, L_0xaf2466580, C4<1>, C4<1>;
L_0xaf246b170 .delay 1 (1,1,1) L_0xaf246b170/d;
L_0xaf246b1e0/d .functor NAND 1, L_0xaf24664e0, L_0xaf2466580, C4<1>, C4<1>;
L_0xaf246b1e0 .delay 1 (1,1,1) L_0xaf246b1e0/d;
L_0xaf246b250/d .functor NAND 1, L_0xaf246b100, L_0xaf246b170, L_0xaf246b1e0, C4<1>;
L_0xaf246b250 .delay 1 (1,1,1) L_0xaf246b250/d;
v0xaf2b295e0_0 .net "Cin", 0 0, L_0xaf2466580;  1 drivers
v0xaf2b29680_0 .net "Cout", 0 0, L_0xaf246b250;  1 drivers
v0xaf2b29720_0 .net "P", 0 0, L_0xaf246b020;  1 drivers
v0xaf2b297c0_0 .net "S", 0 0, L_0xaf246b090;  1 drivers
v0xaf2b29860_0 .net "a", 0 0, L_0xaf2466440;  1 drivers
v0xaf2b29900_0 .net "b", 0 0, L_0xaf24664e0;  1 drivers
v0xaf2b299a0_0 .net "naCin", 0 0, L_0xaf246b170;  1 drivers
v0xaf2b29a40_0 .net "nab", 0 0, L_0xaf246b100;  1 drivers
v0xaf2b29ae0_0 .net "nbCin", 0 0, L_0xaf246b1e0;  1 drivers
S_0xaf2b25380 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab600 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2b25500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af68c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246b2c0/d .functor XOR 1, L_0xaf2466620, L_0xaf24666c0, C4<0>, C4<0>;
L_0xaf246b2c0 .delay 1 (1,1,1) L_0xaf246b2c0/d;
L_0xaf246b330/d .functor XOR 1, L_0xaf246b2c0, L_0xaf2466760, C4<0>, C4<0>;
L_0xaf246b330 .delay 1 (1,1,1) L_0xaf246b330/d;
L_0xaf246b3a0/d .functor NAND 1, L_0xaf2466620, L_0xaf24666c0, C4<1>, C4<1>;
L_0xaf246b3a0 .delay 1 (1,1,1) L_0xaf246b3a0/d;
L_0xaf246b410/d .functor NAND 1, L_0xaf2466620, L_0xaf2466760, C4<1>, C4<1>;
L_0xaf246b410 .delay 1 (1,1,1) L_0xaf246b410/d;
L_0xaf246b480/d .functor NAND 1, L_0xaf24666c0, L_0xaf2466760, C4<1>, C4<1>;
L_0xaf246b480 .delay 1 (1,1,1) L_0xaf246b480/d;
L_0xaf246b4f0/d .functor NAND 1, L_0xaf246b3a0, L_0xaf246b410, L_0xaf246b480, C4<1>;
L_0xaf246b4f0 .delay 1 (1,1,1) L_0xaf246b4f0/d;
v0xaf2b29b80_0 .net "Cin", 0 0, L_0xaf2466760;  1 drivers
v0xaf2b29c20_0 .net "Cout", 0 0, L_0xaf246b4f0;  1 drivers
v0xaf2b29cc0_0 .net "P", 0 0, L_0xaf246b2c0;  1 drivers
v0xaf2b29d60_0 .net "S", 0 0, L_0xaf246b330;  1 drivers
v0xaf2b29e00_0 .net "a", 0 0, L_0xaf2466620;  1 drivers
v0xaf2b29ea0_0 .net "b", 0 0, L_0xaf24666c0;  1 drivers
v0xaf2b29f40_0 .net "naCin", 0 0, L_0xaf246b410;  1 drivers
v0xaf2b29fe0_0 .net "nab", 0 0, L_0xaf246b3a0;  1 drivers
v0xaf2b2a080_0 .net "nbCin", 0 0, L_0xaf246b480;  1 drivers
S_0xaf2b25680 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab640 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2b25800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246b560/d .functor XOR 1, L_0xaf2466800, L_0xaf24668a0, C4<0>, C4<0>;
L_0xaf246b560 .delay 1 (1,1,1) L_0xaf246b560/d;
L_0xaf246b5d0/d .functor XOR 1, L_0xaf246b560, L_0xaf2466940, C4<0>, C4<0>;
L_0xaf246b5d0 .delay 1 (1,1,1) L_0xaf246b5d0/d;
L_0xaf246b640/d .functor NAND 1, L_0xaf2466800, L_0xaf24668a0, C4<1>, C4<1>;
L_0xaf246b640 .delay 1 (1,1,1) L_0xaf246b640/d;
L_0xaf246b6b0/d .functor NAND 1, L_0xaf2466800, L_0xaf2466940, C4<1>, C4<1>;
L_0xaf246b6b0 .delay 1 (1,1,1) L_0xaf246b6b0/d;
L_0xaf246b720/d .functor NAND 1, L_0xaf24668a0, L_0xaf2466940, C4<1>, C4<1>;
L_0xaf246b720 .delay 1 (1,1,1) L_0xaf246b720/d;
L_0xaf246b790/d .functor NAND 1, L_0xaf246b640, L_0xaf246b6b0, L_0xaf246b720, C4<1>;
L_0xaf246b790 .delay 1 (1,1,1) L_0xaf246b790/d;
v0xaf2b2a120_0 .net "Cin", 0 0, L_0xaf2466940;  1 drivers
v0xaf2b2a1c0_0 .net "Cout", 0 0, L_0xaf246b790;  1 drivers
v0xaf2b2a260_0 .net "P", 0 0, L_0xaf246b560;  1 drivers
v0xaf2b2a300_0 .net "S", 0 0, L_0xaf246b5d0;  1 drivers
v0xaf2b2a3a0_0 .net "a", 0 0, L_0xaf2466800;  1 drivers
v0xaf2b2a440_0 .net "b", 0 0, L_0xaf24668a0;  1 drivers
v0xaf2b2a4e0_0 .net "naCin", 0 0, L_0xaf246b6b0;  1 drivers
v0xaf2b2a580_0 .net "nab", 0 0, L_0xaf246b640;  1 drivers
v0xaf2b2a620_0 .net "nbCin", 0 0, L_0xaf246b720;  1 drivers
S_0xaf2b25980 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab680 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2b25b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af69c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246b800/d .functor XOR 1, L_0xaf24669e0, L_0xaf2466a80, C4<0>, C4<0>;
L_0xaf246b800 .delay 1 (1,1,1) L_0xaf246b800/d;
L_0xaf246b870/d .functor XOR 1, L_0xaf246b800, L_0xaf2466b20, C4<0>, C4<0>;
L_0xaf246b870 .delay 1 (1,1,1) L_0xaf246b870/d;
L_0xaf246b8e0/d .functor NAND 1, L_0xaf24669e0, L_0xaf2466a80, C4<1>, C4<1>;
L_0xaf246b8e0 .delay 1 (1,1,1) L_0xaf246b8e0/d;
L_0xaf246b950/d .functor NAND 1, L_0xaf24669e0, L_0xaf2466b20, C4<1>, C4<1>;
L_0xaf246b950 .delay 1 (1,1,1) L_0xaf246b950/d;
L_0xaf246b9c0/d .functor NAND 1, L_0xaf2466a80, L_0xaf2466b20, C4<1>, C4<1>;
L_0xaf246b9c0 .delay 1 (1,1,1) L_0xaf246b9c0/d;
L_0xaf246ba30/d .functor NAND 1, L_0xaf246b8e0, L_0xaf246b950, L_0xaf246b9c0, C4<1>;
L_0xaf246ba30 .delay 1 (1,1,1) L_0xaf246ba30/d;
v0xaf2b2a6c0_0 .net "Cin", 0 0, L_0xaf2466b20;  1 drivers
v0xaf2b2a760_0 .net "Cout", 0 0, L_0xaf246ba30;  1 drivers
v0xaf2b2a800_0 .net "P", 0 0, L_0xaf246b800;  1 drivers
v0xaf2b2a8a0_0 .net "S", 0 0, L_0xaf246b870;  1 drivers
v0xaf2b2a940_0 .net "a", 0 0, L_0xaf24669e0;  1 drivers
v0xaf2b2a9e0_0 .net "b", 0 0, L_0xaf2466a80;  1 drivers
v0xaf2b2aa80_0 .net "naCin", 0 0, L_0xaf246b950;  1 drivers
v0xaf2b2ab20_0 .net "nab", 0 0, L_0xaf246b8e0;  1 drivers
v0xaf2b2abc0_0 .net "nbCin", 0 0, L_0xaf246b9c0;  1 drivers
S_0xaf2b25c80 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab6c0 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2b25e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246baa0/d .functor XOR 1, L_0xaf2466bc0, L_0xaf2466c60, C4<0>, C4<0>;
L_0xaf246baa0 .delay 1 (1,1,1) L_0xaf246baa0/d;
L_0xaf246bb10/d .functor XOR 1, L_0xaf246baa0, L_0xaf2466d00, C4<0>, C4<0>;
L_0xaf246bb10 .delay 1 (1,1,1) L_0xaf246bb10/d;
L_0xaf246bb80/d .functor NAND 1, L_0xaf2466bc0, L_0xaf2466c60, C4<1>, C4<1>;
L_0xaf246bb80 .delay 1 (1,1,1) L_0xaf246bb80/d;
L_0xaf246bbf0/d .functor NAND 1, L_0xaf2466bc0, L_0xaf2466d00, C4<1>, C4<1>;
L_0xaf246bbf0 .delay 1 (1,1,1) L_0xaf246bbf0/d;
L_0xaf246bc60/d .functor NAND 1, L_0xaf2466c60, L_0xaf2466d00, C4<1>, C4<1>;
L_0xaf246bc60 .delay 1 (1,1,1) L_0xaf246bc60/d;
L_0xaf246bcd0/d .functor NAND 1, L_0xaf246bb80, L_0xaf246bbf0, L_0xaf246bc60, C4<1>;
L_0xaf246bcd0 .delay 1 (1,1,1) L_0xaf246bcd0/d;
v0xaf2b2ac60_0 .net "Cin", 0 0, L_0xaf2466d00;  1 drivers
v0xaf2b2ad00_0 .net "Cout", 0 0, L_0xaf246bcd0;  1 drivers
v0xaf2b2ada0_0 .net "P", 0 0, L_0xaf246baa0;  1 drivers
v0xaf2b2ae40_0 .net "S", 0 0, L_0xaf246bb10;  1 drivers
v0xaf2b2aee0_0 .net "a", 0 0, L_0xaf2466bc0;  1 drivers
v0xaf2b2af80_0 .net "b", 0 0, L_0xaf2466c60;  1 drivers
v0xaf2b2b020_0 .net "naCin", 0 0, L_0xaf246bbf0;  1 drivers
v0xaf2b2b0c0_0 .net "nab", 0 0, L_0xaf246bb80;  1 drivers
v0xaf2b2b160_0 .net "nbCin", 0 0, L_0xaf246bc60;  1 drivers
S_0xaf2b25f80 .scope generate, "adder[27]" "adder[27]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab700 .param/l "i" 1 4 21, +C4<011011>;
S_0xaf2b26100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b25f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf246bd40/d .functor XOR 1, L_0xaf2466da0, L_0xaf2466e40, C4<0>, C4<0>;
L_0xaf246bd40 .delay 1 (1,1,1) L_0xaf246bd40/d;
L_0xaf246bdb0/d .functor XOR 1, L_0xaf246bd40, L_0xaf2466ee0, C4<0>, C4<0>;
L_0xaf246bdb0 .delay 1 (1,1,1) L_0xaf246bdb0/d;
L_0xaf246be20/d .functor NAND 1, L_0xaf2466da0, L_0xaf2466e40, C4<1>, C4<1>;
L_0xaf246be20 .delay 1 (1,1,1) L_0xaf246be20/d;
L_0xaf246be90/d .functor NAND 1, L_0xaf2466da0, L_0xaf2466ee0, C4<1>, C4<1>;
L_0xaf246be90 .delay 1 (1,1,1) L_0xaf246be90/d;
L_0xaf246bf00/d .functor NAND 1, L_0xaf2466e40, L_0xaf2466ee0, C4<1>, C4<1>;
L_0xaf246bf00 .delay 1 (1,1,1) L_0xaf246bf00/d;
L_0xaf246bf70/d .functor NAND 1, L_0xaf246be20, L_0xaf246be90, L_0xaf246bf00, C4<1>;
L_0xaf246bf70 .delay 1 (1,1,1) L_0xaf246bf70/d;
v0xaf2b2b200_0 .net "Cin", 0 0, L_0xaf2466ee0;  1 drivers
v0xaf2b2b2a0_0 .net "Cout", 0 0, L_0xaf246bf70;  1 drivers
v0xaf2b2b340_0 .net "P", 0 0, L_0xaf246bd40;  1 drivers
v0xaf2b2b3e0_0 .net "S", 0 0, L_0xaf246bdb0;  1 drivers
v0xaf2b2b480_0 .net "a", 0 0, L_0xaf2466da0;  1 drivers
v0xaf2b2b520_0 .net "b", 0 0, L_0xaf2466e40;  1 drivers
v0xaf2b2b5c0_0 .net "naCin", 0 0, L_0xaf246be90;  1 drivers
v0xaf2b2b660_0 .net "nab", 0 0, L_0xaf246be20;  1 drivers
v0xaf2b2b700_0 .net "nbCin", 0 0, L_0xaf246bf00;  1 drivers
S_0xaf2b26280 .scope generate, "adder[28]" "adder[28]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab740 .param/l "i" 1 4 21, +C4<011100>;
S_0xaf2b26400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b26280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2474000/d .functor XOR 1, L_0xaf2466f80, L_0xaf2467020, C4<0>, C4<0>;
L_0xaf2474000 .delay 1 (1,1,1) L_0xaf2474000/d;
L_0xaf2474070/d .functor XOR 1, L_0xaf2474000, L_0xaf24670c0, C4<0>, C4<0>;
L_0xaf2474070 .delay 1 (1,1,1) L_0xaf2474070/d;
L_0xaf24740e0/d .functor NAND 1, L_0xaf2466f80, L_0xaf2467020, C4<1>, C4<1>;
L_0xaf24740e0 .delay 1 (1,1,1) L_0xaf24740e0/d;
L_0xaf2474150/d .functor NAND 1, L_0xaf2466f80, L_0xaf24670c0, C4<1>, C4<1>;
L_0xaf2474150 .delay 1 (1,1,1) L_0xaf2474150/d;
L_0xaf24741c0/d .functor NAND 1, L_0xaf2467020, L_0xaf24670c0, C4<1>, C4<1>;
L_0xaf24741c0 .delay 1 (1,1,1) L_0xaf24741c0/d;
L_0xaf2474230/d .functor NAND 1, L_0xaf24740e0, L_0xaf2474150, L_0xaf24741c0, C4<1>;
L_0xaf2474230 .delay 1 (1,1,1) L_0xaf2474230/d;
v0xaf2b2b7a0_0 .net "Cin", 0 0, L_0xaf24670c0;  1 drivers
v0xaf2b2b840_0 .net "Cout", 0 0, L_0xaf2474230;  1 drivers
v0xaf2b2b8e0_0 .net "P", 0 0, L_0xaf2474000;  1 drivers
v0xaf2b2b980_0 .net "S", 0 0, L_0xaf2474070;  1 drivers
v0xaf2b2ba20_0 .net "a", 0 0, L_0xaf2466f80;  1 drivers
v0xaf2b2bac0_0 .net "b", 0 0, L_0xaf2467020;  1 drivers
v0xaf2b2bb60_0 .net "naCin", 0 0, L_0xaf2474150;  1 drivers
v0xaf2b2bc00_0 .net "nab", 0 0, L_0xaf24740e0;  1 drivers
v0xaf2b2bca0_0 .net "nbCin", 0 0, L_0xaf24741c0;  1 drivers
S_0xaf2b26580 .scope generate, "adder[29]" "adder[29]" 4 21, 4 21 0, S_0xaf2b14f00;
 .timescale -9 -9;
P_0xaf2aab780 .param/l "i" 1 4 21, +C4<011101>;
S_0xaf2b26700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b26580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24742a0/d .functor XOR 1, L_0xaf2467160, L_0xaf2467200, C4<0>, C4<0>;
L_0xaf24742a0 .delay 1 (1,1,1) L_0xaf24742a0/d;
L_0xaf2474310/d .functor XOR 1, L_0xaf24742a0, L_0xaf24672a0, C4<0>, C4<0>;
L_0xaf2474310 .delay 1 (1,1,1) L_0xaf2474310/d;
L_0xaf2474380/d .functor NAND 1, L_0xaf2467160, L_0xaf2467200, C4<1>, C4<1>;
L_0xaf2474380 .delay 1 (1,1,1) L_0xaf2474380/d;
L_0xaf24743f0/d .functor NAND 1, L_0xaf2467160, L_0xaf24672a0, C4<1>, C4<1>;
L_0xaf24743f0 .delay 1 (1,1,1) L_0xaf24743f0/d;
L_0xaf2474460/d .functor NAND 1, L_0xaf2467200, L_0xaf24672a0, C4<1>, C4<1>;
L_0xaf2474460 .delay 1 (1,1,1) L_0xaf2474460/d;
L_0xaf24744d0/d .functor NAND 1, L_0xaf2474380, L_0xaf24743f0, L_0xaf2474460, C4<1>;
L_0xaf24744d0 .delay 1 (1,1,1) L_0xaf24744d0/d;
v0xaf2b2bd40_0 .net "Cin", 0 0, L_0xaf24672a0;  1 drivers
v0xaf2b2bde0_0 .net "Cout", 0 0, L_0xaf24744d0;  1 drivers
v0xaf2b2be80_0 .net "P", 0 0, L_0xaf24742a0;  1 drivers
v0xaf2b2bf20_0 .net "S", 0 0, L_0xaf2474310;  1 drivers
v0xaf2b2c000_0 .net "a", 0 0, L_0xaf2467160;  1 drivers
v0xaf2b2c0a0_0 .net "b", 0 0, L_0xaf2467200;  1 drivers
v0xaf2b2c140_0 .net "naCin", 0 0, L_0xaf24743f0;  1 drivers
v0xaf2b2c1e0_0 .net "nab", 0 0, L_0xaf2474380;  1 drivers
v0xaf2b2c280_0 .net "nbCin", 0 0, L_0xaf2474460;  1 drivers
S_0xaf2b26880 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2b14f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2474540/d .functor XOR 1, L_0xaf2467340, L_0xaf24673e0, C4<0>, C4<0>;
L_0xaf2474540 .delay 1 (1,1,1) L_0xaf2474540/d;
L_0xaf24745b0/d .functor XOR 1, L_0xaf2474540, v0xaf2b2ce60_0, C4<0>, C4<0>;
L_0xaf24745b0 .delay 1 (1,1,1) L_0xaf24745b0/d;
L_0xaf2474620/d .functor NAND 1, L_0xaf2467340, L_0xaf24673e0, C4<1>, C4<1>;
L_0xaf2474620 .delay 1 (1,1,1) L_0xaf2474620/d;
L_0xaf2474690/d .functor NAND 1, L_0xaf2467340, v0xaf2b2ce60_0, C4<1>, C4<1>;
L_0xaf2474690 .delay 1 (1,1,1) L_0xaf2474690/d;
L_0xaf2474700/d .functor NAND 1, L_0xaf24673e0, v0xaf2b2ce60_0, C4<1>, C4<1>;
L_0xaf2474700 .delay 1 (1,1,1) L_0xaf2474700/d;
L_0xaf2474770/d .functor NAND 1, L_0xaf2474620, L_0xaf2474690, L_0xaf2474700, C4<1>;
L_0xaf2474770 .delay 1 (1,1,1) L_0xaf2474770/d;
v0xaf2b2c320_0 .net "Cin", 0 0, v0xaf2b2ce60_0;  alias, 1 drivers
v0xaf2b2c3c0_0 .net "Cout", 0 0, L_0xaf2474770;  1 drivers
v0xaf2b2c460_0 .net "P", 0 0, L_0xaf2474540;  1 drivers
v0xaf2b2c500_0 .net "S", 0 0, L_0xaf24745b0;  1 drivers
v0xaf2b2c5a0_0 .net "a", 0 0, L_0xaf2467340;  1 drivers
v0xaf2b2c640_0 .net "b", 0 0, L_0xaf24673e0;  1 drivers
v0xaf2b2c6e0_0 .net "naCin", 0 0, L_0xaf2474690;  1 drivers
v0xaf2b2c780_0 .net "nab", 0 0, L_0xaf2474620;  1 drivers
v0xaf2b2c820_0 .net "nbCin", 0 0, L_0xaf2474700;  1 drivers
S_0xaf2b26a00 .scope generate, "WIDTH_TEST[31]" "WIDTH_TEST[31]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2aab800 .param/l "w" 1 3 21, +C4<011111>;
v0xaf2b40500_0 .var "A", 30 0;
v0xaf2b405a0_0 .var "B", 30 0;
v0xaf2b40640_0 .var "Cin", 0 0;
v0xaf2b406e0_0 .net "Cout", 0 0, L_0xaf2482ee0;  1 drivers
v0xaf2b40780_0 .net "P", 30 0, L_0xaf3163700;  1 drivers
v0xaf2b40820_0 .net "S", 30 0, L_0xaf31637a0;  1 drivers
v0xaf2b408c0_0 .var "expected_sum", 31 0;
S_0xaf2b26b80 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2b26a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 31 "A";
    .port_info 1 /INPUT 31 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 31 "P";
    .port_info 5 /OUTPUT 31 "S";
P_0xaf2aab840 .param/l "N" 0 4 4, +C4<00000000000000000000000000011111>;
v0xaf2b400a0_0 .net "A", 30 0, v0xaf2b40500_0;  1 drivers
v0xaf2b40140_0 .net "B", 30 0, v0xaf2b405a0_0;  1 drivers
v0xaf2b401e0_0 .net "C", 30 0, L_0xaf3163660;  1 drivers
v0xaf2b40280_0 .net "Cin", 0 0, v0xaf2b40640_0;  1 drivers
v0xaf2b40320_0 .net "Cout", 0 0, L_0xaf2482ee0;  alias, 1 drivers
v0xaf2b403c0_0 .net "P", 30 0, L_0xaf3163700;  alias, 1 drivers
v0xaf2b40460_0 .net "S", 30 0, L_0xaf31637a0;  alias, 1 drivers
L_0xaf2467520 .part v0xaf2b40500_0, 1, 1;
L_0xaf24675c0 .part v0xaf2b405a0_0, 1, 1;
L_0xaf2467660 .part L_0xaf3163660, 0, 1;
L_0xaf2467700 .part v0xaf2b40500_0, 2, 1;
L_0xaf24677a0 .part v0xaf2b405a0_0, 2, 1;
L_0xaf2467840 .part L_0xaf3163660, 1, 1;
L_0xaf24678e0 .part v0xaf2b40500_0, 3, 1;
L_0xaf2467980 .part v0xaf2b405a0_0, 3, 1;
L_0xaf2467a20 .part L_0xaf3163660, 2, 1;
L_0xaf2467ac0 .part v0xaf2b40500_0, 4, 1;
L_0xaf2467b60 .part v0xaf2b405a0_0, 4, 1;
L_0xaf2467c00 .part L_0xaf3163660, 3, 1;
L_0xaf2467ca0 .part v0xaf2b40500_0, 5, 1;
L_0xaf2467d40 .part v0xaf2b405a0_0, 5, 1;
L_0xaf2467de0 .part L_0xaf3163660, 4, 1;
L_0xaf2467e80 .part v0xaf2b40500_0, 6, 1;
L_0xaf2467f20 .part v0xaf2b405a0_0, 6, 1;
L_0xaf24800a0 .part L_0xaf3163660, 5, 1;
L_0xaf2480140 .part v0xaf2b40500_0, 7, 1;
L_0xaf24801e0 .part v0xaf2b405a0_0, 7, 1;
L_0xaf2480280 .part L_0xaf3163660, 6, 1;
L_0xaf2480000 .part v0xaf2b40500_0, 8, 1;
L_0xaf2480320 .part v0xaf2b405a0_0, 8, 1;
L_0xaf24803c0 .part L_0xaf3163660, 7, 1;
L_0xaf2480460 .part v0xaf2b40500_0, 9, 1;
L_0xaf2480500 .part v0xaf2b405a0_0, 9, 1;
L_0xaf24805a0 .part L_0xaf3163660, 8, 1;
L_0xaf2480640 .part v0xaf2b40500_0, 10, 1;
L_0xaf24806e0 .part v0xaf2b405a0_0, 10, 1;
L_0xaf2480780 .part L_0xaf3163660, 9, 1;
L_0xaf2480820 .part v0xaf2b40500_0, 11, 1;
L_0xaf24808c0 .part v0xaf2b405a0_0, 11, 1;
L_0xaf2480960 .part L_0xaf3163660, 10, 1;
L_0xaf2480a00 .part v0xaf2b40500_0, 12, 1;
L_0xaf2480aa0 .part v0xaf2b405a0_0, 12, 1;
L_0xaf2480b40 .part L_0xaf3163660, 11, 1;
L_0xaf2480be0 .part v0xaf2b40500_0, 13, 1;
L_0xaf2480c80 .part v0xaf2b405a0_0, 13, 1;
L_0xaf2480d20 .part L_0xaf3163660, 12, 1;
L_0xaf2480dc0 .part v0xaf2b40500_0, 14, 1;
L_0xaf2480e60 .part v0xaf2b405a0_0, 14, 1;
L_0xaf2480f00 .part L_0xaf3163660, 13, 1;
L_0xaf2480fa0 .part v0xaf2b40500_0, 15, 1;
L_0xaf2481040 .part v0xaf2b405a0_0, 15, 1;
L_0xaf24810e0 .part L_0xaf3163660, 14, 1;
L_0xaf2481180 .part v0xaf2b40500_0, 16, 1;
L_0xaf2481220 .part v0xaf2b405a0_0, 16, 1;
L_0xaf24812c0 .part L_0xaf3163660, 15, 1;
L_0xaf2481360 .part v0xaf2b40500_0, 17, 1;
L_0xaf2481400 .part v0xaf2b405a0_0, 17, 1;
L_0xaf24814a0 .part L_0xaf3163660, 16, 1;
L_0xaf2481540 .part v0xaf2b40500_0, 18, 1;
L_0xaf24815e0 .part v0xaf2b405a0_0, 18, 1;
L_0xaf2481680 .part L_0xaf3163660, 17, 1;
L_0xaf2481720 .part v0xaf2b40500_0, 19, 1;
L_0xaf24817c0 .part v0xaf2b405a0_0, 19, 1;
L_0xaf2481860 .part L_0xaf3163660, 18, 1;
L_0xaf2481900 .part v0xaf2b40500_0, 20, 1;
L_0xaf24819a0 .part v0xaf2b405a0_0, 20, 1;
L_0xaf2481a40 .part L_0xaf3163660, 19, 1;
L_0xaf2481ae0 .part v0xaf2b40500_0, 21, 1;
L_0xaf2481b80 .part v0xaf2b405a0_0, 21, 1;
L_0xaf2481c20 .part L_0xaf3163660, 20, 1;
L_0xaf2481cc0 .part v0xaf2b40500_0, 22, 1;
L_0xaf2481d60 .part v0xaf2b405a0_0, 22, 1;
L_0xaf2481e00 .part L_0xaf3163660, 21, 1;
L_0xaf2481ea0 .part v0xaf2b40500_0, 23, 1;
L_0xaf2481f40 .part v0xaf2b405a0_0, 23, 1;
L_0xaf2481fe0 .part L_0xaf3163660, 22, 1;
L_0xaf2482080 .part v0xaf2b40500_0, 24, 1;
L_0xaf2482120 .part v0xaf2b405a0_0, 24, 1;
L_0xaf24821c0 .part L_0xaf3163660, 23, 1;
L_0xaf2482260 .part v0xaf2b40500_0, 25, 1;
L_0xaf2482300 .part v0xaf2b405a0_0, 25, 1;
L_0xaf24823a0 .part L_0xaf3163660, 24, 1;
L_0xaf2482440 .part v0xaf2b40500_0, 26, 1;
L_0xaf24824e0 .part v0xaf2b405a0_0, 26, 1;
L_0xaf2482580 .part L_0xaf3163660, 25, 1;
L_0xaf2482620 .part v0xaf2b40500_0, 27, 1;
L_0xaf24826c0 .part v0xaf2b405a0_0, 27, 1;
L_0xaf2482760 .part L_0xaf3163660, 26, 1;
L_0xaf2482800 .part v0xaf2b40500_0, 28, 1;
L_0xaf24828a0 .part v0xaf2b405a0_0, 28, 1;
L_0xaf2482940 .part L_0xaf3163660, 27, 1;
L_0xaf24829e0 .part v0xaf2b40500_0, 29, 1;
L_0xaf2482a80 .part v0xaf2b405a0_0, 29, 1;
L_0xaf2482b20 .part L_0xaf3163660, 28, 1;
L_0xaf2482bc0 .part v0xaf2b40500_0, 30, 1;
L_0xaf2482c60 .part v0xaf2b405a0_0, 30, 1;
L_0xaf2482d00 .part L_0xaf3163660, 29, 1;
L_0xaf2482da0 .part v0xaf2b40500_0, 0, 1;
L_0xaf2482e40 .part v0xaf2b405a0_0, 0, 1;
LS_0xaf3163660_0_0 .concat8 [ 1 1 1 1], L_0xaf24858f0, L_0xaf2474a10, L_0xaf2474cb0, L_0xaf2474f50;
LS_0xaf3163660_0_4 .concat8 [ 1 1 1 1], L_0xaf24751f0, L_0xaf2475490, L_0xaf2475730, L_0xaf24759d0;
LS_0xaf3163660_0_8 .concat8 [ 1 1 1 1], L_0xaf2475c70, L_0xaf2475f10, L_0xaf24761b0, L_0xaf2476450;
LS_0xaf3163660_0_12 .concat8 [ 1 1 1 1], L_0xaf24766f0, L_0xaf2476990, L_0xaf2476c30, L_0xaf2476ed0;
LS_0xaf3163660_0_16 .concat8 [ 1 1 1 1], L_0xaf2477170, L_0xaf2477410, L_0xaf24776b0, L_0xaf2477950;
LS_0xaf3163660_0_20 .concat8 [ 1 1 1 1], L_0xaf2477bf0, L_0xaf2477e90, L_0xaf2484150, L_0xaf24843f0;
LS_0xaf3163660_0_24 .concat8 [ 1 1 1 1], L_0xaf2484690, L_0xaf2484930, L_0xaf2484bd0, L_0xaf2484e70;
LS_0xaf3163660_0_28 .concat8 [ 1 1 1 0], L_0xaf2485110, L_0xaf24853b0, L_0xaf2485650;
LS_0xaf3163660_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163660_0_0, LS_0xaf3163660_0_4, LS_0xaf3163660_0_8, LS_0xaf3163660_0_12;
LS_0xaf3163660_1_4 .concat8 [ 4 4 4 3], LS_0xaf3163660_0_16, LS_0xaf3163660_0_20, LS_0xaf3163660_0_24, LS_0xaf3163660_0_28;
L_0xaf3163660 .concat8 [ 16 15 0 0], LS_0xaf3163660_1_0, LS_0xaf3163660_1_4;
LS_0xaf3163700_0_0 .concat8 [ 1 1 1 1], L_0xaf24856c0, L_0xaf24747e0, L_0xaf2474a80, L_0xaf2474d20;
LS_0xaf3163700_0_4 .concat8 [ 1 1 1 1], L_0xaf2474fc0, L_0xaf2475260, L_0xaf2475500, L_0xaf24757a0;
LS_0xaf3163700_0_8 .concat8 [ 1 1 1 1], L_0xaf2475a40, L_0xaf2475ce0, L_0xaf2475f80, L_0xaf2476220;
LS_0xaf3163700_0_12 .concat8 [ 1 1 1 1], L_0xaf24764c0, L_0xaf2476760, L_0xaf2476a00, L_0xaf2476ca0;
LS_0xaf3163700_0_16 .concat8 [ 1 1 1 1], L_0xaf2476f40, L_0xaf24771e0, L_0xaf2477480, L_0xaf2477720;
LS_0xaf3163700_0_20 .concat8 [ 1 1 1 1], L_0xaf24779c0, L_0xaf2477c60, L_0xaf2477f00, L_0xaf24841c0;
LS_0xaf3163700_0_24 .concat8 [ 1 1 1 1], L_0xaf2484460, L_0xaf2484700, L_0xaf24849a0, L_0xaf2484c40;
LS_0xaf3163700_0_28 .concat8 [ 1 1 1 0], L_0xaf2484ee0, L_0xaf2485180, L_0xaf2485420;
LS_0xaf3163700_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163700_0_0, LS_0xaf3163700_0_4, LS_0xaf3163700_0_8, LS_0xaf3163700_0_12;
LS_0xaf3163700_1_4 .concat8 [ 4 4 4 3], LS_0xaf3163700_0_16, LS_0xaf3163700_0_20, LS_0xaf3163700_0_24, LS_0xaf3163700_0_28;
L_0xaf3163700 .concat8 [ 16 15 0 0], LS_0xaf3163700_1_0, LS_0xaf3163700_1_4;
LS_0xaf31637a0_0_0 .concat8 [ 1 1 1 1], L_0xaf2485730, L_0xaf2474850, L_0xaf2474af0, L_0xaf2474d90;
LS_0xaf31637a0_0_4 .concat8 [ 1 1 1 1], L_0xaf2475030, L_0xaf24752d0, L_0xaf2475570, L_0xaf2475810;
LS_0xaf31637a0_0_8 .concat8 [ 1 1 1 1], L_0xaf2475ab0, L_0xaf2475d50, L_0xaf2475ff0, L_0xaf2476290;
LS_0xaf31637a0_0_12 .concat8 [ 1 1 1 1], L_0xaf2476530, L_0xaf24767d0, L_0xaf2476a70, L_0xaf2476d10;
LS_0xaf31637a0_0_16 .concat8 [ 1 1 1 1], L_0xaf2476fb0, L_0xaf2477250, L_0xaf24774f0, L_0xaf2477790;
LS_0xaf31637a0_0_20 .concat8 [ 1 1 1 1], L_0xaf2477a30, L_0xaf2477cd0, L_0xaf2477f70, L_0xaf2484230;
LS_0xaf31637a0_0_24 .concat8 [ 1 1 1 1], L_0xaf24844d0, L_0xaf2484770, L_0xaf2484a10, L_0xaf2484cb0;
LS_0xaf31637a0_0_28 .concat8 [ 1 1 1 0], L_0xaf2484f50, L_0xaf24851f0, L_0xaf2485490;
LS_0xaf31637a0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31637a0_0_0, LS_0xaf31637a0_0_4, LS_0xaf31637a0_0_8, LS_0xaf31637a0_0_12;
LS_0xaf31637a0_1_4 .concat8 [ 4 4 4 3], LS_0xaf31637a0_0_16, LS_0xaf31637a0_0_20, LS_0xaf31637a0_0_24, LS_0xaf31637a0_0_28;
L_0xaf31637a0 .concat8 [ 16 15 0 0], LS_0xaf31637a0_1_0, LS_0xaf31637a0_1_4;
L_0xaf2482ee0 .part L_0xaf3163660, 30, 1;
S_0xaf2b26d00 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab880 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2b26e80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b26d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24747e0/d .functor XOR 1, L_0xaf2467520, L_0xaf24675c0, C4<0>, C4<0>;
L_0xaf24747e0 .delay 1 (1,1,1) L_0xaf24747e0/d;
L_0xaf2474850/d .functor XOR 1, L_0xaf24747e0, L_0xaf2467660, C4<0>, C4<0>;
L_0xaf2474850 .delay 1 (1,1,1) L_0xaf2474850/d;
L_0xaf24748c0/d .functor NAND 1, L_0xaf2467520, L_0xaf24675c0, C4<1>, C4<1>;
L_0xaf24748c0 .delay 1 (1,1,1) L_0xaf24748c0/d;
L_0xaf2474930/d .functor NAND 1, L_0xaf2467520, L_0xaf2467660, C4<1>, C4<1>;
L_0xaf2474930 .delay 1 (1,1,1) L_0xaf2474930/d;
L_0xaf24749a0/d .functor NAND 1, L_0xaf24675c0, L_0xaf2467660, C4<1>, C4<1>;
L_0xaf24749a0 .delay 1 (1,1,1) L_0xaf24749a0/d;
L_0xaf2474a10/d .functor NAND 1, L_0xaf24748c0, L_0xaf2474930, L_0xaf24749a0, C4<1>;
L_0xaf2474a10 .delay 1 (1,1,1) L_0xaf2474a10/d;
v0xaf2b2d180_0 .net "Cin", 0 0, L_0xaf2467660;  1 drivers
v0xaf2b2d220_0 .net "Cout", 0 0, L_0xaf2474a10;  1 drivers
v0xaf2b2d2c0_0 .net "P", 0 0, L_0xaf24747e0;  1 drivers
v0xaf2b2d360_0 .net "S", 0 0, L_0xaf2474850;  1 drivers
v0xaf2b2d400_0 .net "a", 0 0, L_0xaf2467520;  1 drivers
v0xaf2b2d4a0_0 .net "b", 0 0, L_0xaf24675c0;  1 drivers
v0xaf2b2d540_0 .net "naCin", 0 0, L_0xaf2474930;  1 drivers
v0xaf2b2d5e0_0 .net "nab", 0 0, L_0xaf24748c0;  1 drivers
v0xaf2b2d680_0 .net "nbCin", 0 0, L_0xaf24749a0;  1 drivers
S_0xaf2b27000 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab8c0 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2b27180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b27000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2474a80/d .functor XOR 1, L_0xaf2467700, L_0xaf24677a0, C4<0>, C4<0>;
L_0xaf2474a80 .delay 1 (1,1,1) L_0xaf2474a80/d;
L_0xaf2474af0/d .functor XOR 1, L_0xaf2474a80, L_0xaf2467840, C4<0>, C4<0>;
L_0xaf2474af0 .delay 1 (1,1,1) L_0xaf2474af0/d;
L_0xaf2474b60/d .functor NAND 1, L_0xaf2467700, L_0xaf24677a0, C4<1>, C4<1>;
L_0xaf2474b60 .delay 1 (1,1,1) L_0xaf2474b60/d;
L_0xaf2474bd0/d .functor NAND 1, L_0xaf2467700, L_0xaf2467840, C4<1>, C4<1>;
L_0xaf2474bd0 .delay 1 (1,1,1) L_0xaf2474bd0/d;
L_0xaf2474c40/d .functor NAND 1, L_0xaf24677a0, L_0xaf2467840, C4<1>, C4<1>;
L_0xaf2474c40 .delay 1 (1,1,1) L_0xaf2474c40/d;
L_0xaf2474cb0/d .functor NAND 1, L_0xaf2474b60, L_0xaf2474bd0, L_0xaf2474c40, C4<1>;
L_0xaf2474cb0 .delay 1 (1,1,1) L_0xaf2474cb0/d;
v0xaf2b2d720_0 .net "Cin", 0 0, L_0xaf2467840;  1 drivers
v0xaf2b2d7c0_0 .net "Cout", 0 0, L_0xaf2474cb0;  1 drivers
v0xaf2b2d860_0 .net "P", 0 0, L_0xaf2474a80;  1 drivers
v0xaf2b2d900_0 .net "S", 0 0, L_0xaf2474af0;  1 drivers
v0xaf2b2d9a0_0 .net "a", 0 0, L_0xaf2467700;  1 drivers
v0xaf2b2da40_0 .net "b", 0 0, L_0xaf24677a0;  1 drivers
v0xaf2b2dae0_0 .net "naCin", 0 0, L_0xaf2474bd0;  1 drivers
v0xaf2b2db80_0 .net "nab", 0 0, L_0xaf2474b60;  1 drivers
v0xaf2b2dc20_0 .net "nbCin", 0 0, L_0xaf2474c40;  1 drivers
S_0xaf2b27300 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab900 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2b27480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b27300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2474d20/d .functor XOR 1, L_0xaf24678e0, L_0xaf2467980, C4<0>, C4<0>;
L_0xaf2474d20 .delay 1 (1,1,1) L_0xaf2474d20/d;
L_0xaf2474d90/d .functor XOR 1, L_0xaf2474d20, L_0xaf2467a20, C4<0>, C4<0>;
L_0xaf2474d90 .delay 1 (1,1,1) L_0xaf2474d90/d;
L_0xaf2474e00/d .functor NAND 1, L_0xaf24678e0, L_0xaf2467980, C4<1>, C4<1>;
L_0xaf2474e00 .delay 1 (1,1,1) L_0xaf2474e00/d;
L_0xaf2474e70/d .functor NAND 1, L_0xaf24678e0, L_0xaf2467a20, C4<1>, C4<1>;
L_0xaf2474e70 .delay 1 (1,1,1) L_0xaf2474e70/d;
L_0xaf2474ee0/d .functor NAND 1, L_0xaf2467980, L_0xaf2467a20, C4<1>, C4<1>;
L_0xaf2474ee0 .delay 1 (1,1,1) L_0xaf2474ee0/d;
L_0xaf2474f50/d .functor NAND 1, L_0xaf2474e00, L_0xaf2474e70, L_0xaf2474ee0, C4<1>;
L_0xaf2474f50 .delay 1 (1,1,1) L_0xaf2474f50/d;
v0xaf2b2dcc0_0 .net "Cin", 0 0, L_0xaf2467a20;  1 drivers
v0xaf2b2dd60_0 .net "Cout", 0 0, L_0xaf2474f50;  1 drivers
v0xaf2b2de00_0 .net "P", 0 0, L_0xaf2474d20;  1 drivers
v0xaf2b2dea0_0 .net "S", 0 0, L_0xaf2474d90;  1 drivers
v0xaf2b2df40_0 .net "a", 0 0, L_0xaf24678e0;  1 drivers
v0xaf2b2dfe0_0 .net "b", 0 0, L_0xaf2467980;  1 drivers
v0xaf2b2e080_0 .net "naCin", 0 0, L_0xaf2474e70;  1 drivers
v0xaf2b2e120_0 .net "nab", 0 0, L_0xaf2474e00;  1 drivers
v0xaf2b2e1c0_0 .net "nbCin", 0 0, L_0xaf2474ee0;  1 drivers
S_0xaf2b27600 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab940 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2b27780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b27600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2474fc0/d .functor XOR 1, L_0xaf2467ac0, L_0xaf2467b60, C4<0>, C4<0>;
L_0xaf2474fc0 .delay 1 (1,1,1) L_0xaf2474fc0/d;
L_0xaf2475030/d .functor XOR 1, L_0xaf2474fc0, L_0xaf2467c00, C4<0>, C4<0>;
L_0xaf2475030 .delay 1 (1,1,1) L_0xaf2475030/d;
L_0xaf24750a0/d .functor NAND 1, L_0xaf2467ac0, L_0xaf2467b60, C4<1>, C4<1>;
L_0xaf24750a0 .delay 1 (1,1,1) L_0xaf24750a0/d;
L_0xaf2475110/d .functor NAND 1, L_0xaf2467ac0, L_0xaf2467c00, C4<1>, C4<1>;
L_0xaf2475110 .delay 1 (1,1,1) L_0xaf2475110/d;
L_0xaf2475180/d .functor NAND 1, L_0xaf2467b60, L_0xaf2467c00, C4<1>, C4<1>;
L_0xaf2475180 .delay 1 (1,1,1) L_0xaf2475180/d;
L_0xaf24751f0/d .functor NAND 1, L_0xaf24750a0, L_0xaf2475110, L_0xaf2475180, C4<1>;
L_0xaf24751f0 .delay 1 (1,1,1) L_0xaf24751f0/d;
v0xaf2b2e260_0 .net "Cin", 0 0, L_0xaf2467c00;  1 drivers
v0xaf2b2e300_0 .net "Cout", 0 0, L_0xaf24751f0;  1 drivers
v0xaf2b2e3a0_0 .net "P", 0 0, L_0xaf2474fc0;  1 drivers
v0xaf2b2e440_0 .net "S", 0 0, L_0xaf2475030;  1 drivers
v0xaf2b2e4e0_0 .net "a", 0 0, L_0xaf2467ac0;  1 drivers
v0xaf2b2e580_0 .net "b", 0 0, L_0xaf2467b60;  1 drivers
v0xaf2b2e620_0 .net "naCin", 0 0, L_0xaf2475110;  1 drivers
v0xaf2b2e6c0_0 .net "nab", 0 0, L_0xaf24750a0;  1 drivers
v0xaf2b2e760_0 .net "nbCin", 0 0, L_0xaf2475180;  1 drivers
S_0xaf2b27900 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab9c0 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2b27a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b27900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2475260/d .functor XOR 1, L_0xaf2467ca0, L_0xaf2467d40, C4<0>, C4<0>;
L_0xaf2475260 .delay 1 (1,1,1) L_0xaf2475260/d;
L_0xaf24752d0/d .functor XOR 1, L_0xaf2475260, L_0xaf2467de0, C4<0>, C4<0>;
L_0xaf24752d0 .delay 1 (1,1,1) L_0xaf24752d0/d;
L_0xaf2475340/d .functor NAND 1, L_0xaf2467ca0, L_0xaf2467d40, C4<1>, C4<1>;
L_0xaf2475340 .delay 1 (1,1,1) L_0xaf2475340/d;
L_0xaf24753b0/d .functor NAND 1, L_0xaf2467ca0, L_0xaf2467de0, C4<1>, C4<1>;
L_0xaf24753b0 .delay 1 (1,1,1) L_0xaf24753b0/d;
L_0xaf2475420/d .functor NAND 1, L_0xaf2467d40, L_0xaf2467de0, C4<1>, C4<1>;
L_0xaf2475420 .delay 1 (1,1,1) L_0xaf2475420/d;
L_0xaf2475490/d .functor NAND 1, L_0xaf2475340, L_0xaf24753b0, L_0xaf2475420, C4<1>;
L_0xaf2475490 .delay 1 (1,1,1) L_0xaf2475490/d;
v0xaf2b2e800_0 .net "Cin", 0 0, L_0xaf2467de0;  1 drivers
v0xaf2b2e8a0_0 .net "Cout", 0 0, L_0xaf2475490;  1 drivers
v0xaf2b2e940_0 .net "P", 0 0, L_0xaf2475260;  1 drivers
v0xaf2b2e9e0_0 .net "S", 0 0, L_0xaf24752d0;  1 drivers
v0xaf2b2ea80_0 .net "a", 0 0, L_0xaf2467ca0;  1 drivers
v0xaf2b2eb20_0 .net "b", 0 0, L_0xaf2467d40;  1 drivers
v0xaf2b2ebc0_0 .net "naCin", 0 0, L_0xaf24753b0;  1 drivers
v0xaf2b2ec60_0 .net "nab", 0 0, L_0xaf2475340;  1 drivers
v0xaf2b2ed00_0 .net "nbCin", 0 0, L_0xaf2475420;  1 drivers
S_0xaf2b27c00 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aaba00 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2b27d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b27c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2475500/d .functor XOR 1, L_0xaf2467e80, L_0xaf2467f20, C4<0>, C4<0>;
L_0xaf2475500 .delay 1 (1,1,1) L_0xaf2475500/d;
L_0xaf2475570/d .functor XOR 1, L_0xaf2475500, L_0xaf24800a0, C4<0>, C4<0>;
L_0xaf2475570 .delay 1 (1,1,1) L_0xaf2475570/d;
L_0xaf24755e0/d .functor NAND 1, L_0xaf2467e80, L_0xaf2467f20, C4<1>, C4<1>;
L_0xaf24755e0 .delay 1 (1,1,1) L_0xaf24755e0/d;
L_0xaf2475650/d .functor NAND 1, L_0xaf2467e80, L_0xaf24800a0, C4<1>, C4<1>;
L_0xaf2475650 .delay 1 (1,1,1) L_0xaf2475650/d;
L_0xaf24756c0/d .functor NAND 1, L_0xaf2467f20, L_0xaf24800a0, C4<1>, C4<1>;
L_0xaf24756c0 .delay 1 (1,1,1) L_0xaf24756c0/d;
L_0xaf2475730/d .functor NAND 1, L_0xaf24755e0, L_0xaf2475650, L_0xaf24756c0, C4<1>;
L_0xaf2475730 .delay 1 (1,1,1) L_0xaf2475730/d;
v0xaf2b2eda0_0 .net "Cin", 0 0, L_0xaf24800a0;  1 drivers
v0xaf2b2ee40_0 .net "Cout", 0 0, L_0xaf2475730;  1 drivers
v0xaf2b2eee0_0 .net "P", 0 0, L_0xaf2475500;  1 drivers
v0xaf2b2ef80_0 .net "S", 0 0, L_0xaf2475570;  1 drivers
v0xaf2b2f020_0 .net "a", 0 0, L_0xaf2467e80;  1 drivers
v0xaf2b2f0c0_0 .net "b", 0 0, L_0xaf2467f20;  1 drivers
v0xaf2b2f160_0 .net "naCin", 0 0, L_0xaf2475650;  1 drivers
v0xaf2b2f200_0 .net "nab", 0 0, L_0xaf24755e0;  1 drivers
v0xaf2b2f2a0_0 .net "nbCin", 0 0, L_0xaf24756c0;  1 drivers
S_0xaf2b30000 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aaba40 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2b30180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af6f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af6fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24757a0/d .functor XOR 1, L_0xaf2480140, L_0xaf24801e0, C4<0>, C4<0>;
L_0xaf24757a0 .delay 1 (1,1,1) L_0xaf24757a0/d;
L_0xaf2475810/d .functor XOR 1, L_0xaf24757a0, L_0xaf2480280, C4<0>, C4<0>;
L_0xaf2475810 .delay 1 (1,1,1) L_0xaf2475810/d;
L_0xaf2475880/d .functor NAND 1, L_0xaf2480140, L_0xaf24801e0, C4<1>, C4<1>;
L_0xaf2475880 .delay 1 (1,1,1) L_0xaf2475880/d;
L_0xaf24758f0/d .functor NAND 1, L_0xaf2480140, L_0xaf2480280, C4<1>, C4<1>;
L_0xaf24758f0 .delay 1 (1,1,1) L_0xaf24758f0/d;
L_0xaf2475960/d .functor NAND 1, L_0xaf24801e0, L_0xaf2480280, C4<1>, C4<1>;
L_0xaf2475960 .delay 1 (1,1,1) L_0xaf2475960/d;
L_0xaf24759d0/d .functor NAND 1, L_0xaf2475880, L_0xaf24758f0, L_0xaf2475960, C4<1>;
L_0xaf24759d0 .delay 1 (1,1,1) L_0xaf24759d0/d;
v0xaf2b2f340_0 .net "Cin", 0 0, L_0xaf2480280;  1 drivers
v0xaf2b2f3e0_0 .net "Cout", 0 0, L_0xaf24759d0;  1 drivers
v0xaf2b2f480_0 .net "P", 0 0, L_0xaf24757a0;  1 drivers
v0xaf2b2f520_0 .net "S", 0 0, L_0xaf2475810;  1 drivers
v0xaf2b2f5c0_0 .net "a", 0 0, L_0xaf2480140;  1 drivers
v0xaf2b2f660_0 .net "b", 0 0, L_0xaf24801e0;  1 drivers
v0xaf2b2f700_0 .net "naCin", 0 0, L_0xaf24758f0;  1 drivers
v0xaf2b2f7a0_0 .net "nab", 0 0, L_0xaf2475880;  1 drivers
v0xaf2b2f840_0 .net "nbCin", 0 0, L_0xaf2475960;  1 drivers
S_0xaf2b30300 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aaba80 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2b30480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2475a40/d .functor XOR 1, L_0xaf2480000, L_0xaf2480320, C4<0>, C4<0>;
L_0xaf2475a40 .delay 1 (1,1,1) L_0xaf2475a40/d;
L_0xaf2475ab0/d .functor XOR 1, L_0xaf2475a40, L_0xaf24803c0, C4<0>, C4<0>;
L_0xaf2475ab0 .delay 1 (1,1,1) L_0xaf2475ab0/d;
L_0xaf2475b20/d .functor NAND 1, L_0xaf2480000, L_0xaf2480320, C4<1>, C4<1>;
L_0xaf2475b20 .delay 1 (1,1,1) L_0xaf2475b20/d;
L_0xaf2475b90/d .functor NAND 1, L_0xaf2480000, L_0xaf24803c0, C4<1>, C4<1>;
L_0xaf2475b90 .delay 1 (1,1,1) L_0xaf2475b90/d;
L_0xaf2475c00/d .functor NAND 1, L_0xaf2480320, L_0xaf24803c0, C4<1>, C4<1>;
L_0xaf2475c00 .delay 1 (1,1,1) L_0xaf2475c00/d;
L_0xaf2475c70/d .functor NAND 1, L_0xaf2475b20, L_0xaf2475b90, L_0xaf2475c00, C4<1>;
L_0xaf2475c70 .delay 1 (1,1,1) L_0xaf2475c70/d;
v0xaf2b2f8e0_0 .net "Cin", 0 0, L_0xaf24803c0;  1 drivers
v0xaf2b2f980_0 .net "Cout", 0 0, L_0xaf2475c70;  1 drivers
v0xaf2b2fa20_0 .net "P", 0 0, L_0xaf2475a40;  1 drivers
v0xaf2b2fac0_0 .net "S", 0 0, L_0xaf2475ab0;  1 drivers
v0xaf2b2fb60_0 .net "a", 0 0, L_0xaf2480000;  1 drivers
v0xaf2b2fc00_0 .net "b", 0 0, L_0xaf2480320;  1 drivers
v0xaf2b2fca0_0 .net "naCin", 0 0, L_0xaf2475b90;  1 drivers
v0xaf2b2fd40_0 .net "nab", 0 0, L_0xaf2475b20;  1 drivers
v0xaf2b2fde0_0 .net "nbCin", 0 0, L_0xaf2475c00;  1 drivers
S_0xaf2b30600 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aab980 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2b30780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2475ce0/d .functor XOR 1, L_0xaf2480460, L_0xaf2480500, C4<0>, C4<0>;
L_0xaf2475ce0 .delay 1 (1,1,1) L_0xaf2475ce0/d;
L_0xaf2475d50/d .functor XOR 1, L_0xaf2475ce0, L_0xaf24805a0, C4<0>, C4<0>;
L_0xaf2475d50 .delay 1 (1,1,1) L_0xaf2475d50/d;
L_0xaf2475dc0/d .functor NAND 1, L_0xaf2480460, L_0xaf2480500, C4<1>, C4<1>;
L_0xaf2475dc0 .delay 1 (1,1,1) L_0xaf2475dc0/d;
L_0xaf2475e30/d .functor NAND 1, L_0xaf2480460, L_0xaf24805a0, C4<1>, C4<1>;
L_0xaf2475e30 .delay 1 (1,1,1) L_0xaf2475e30/d;
L_0xaf2475ea0/d .functor NAND 1, L_0xaf2480500, L_0xaf24805a0, C4<1>, C4<1>;
L_0xaf2475ea0 .delay 1 (1,1,1) L_0xaf2475ea0/d;
L_0xaf2475f10/d .functor NAND 1, L_0xaf2475dc0, L_0xaf2475e30, L_0xaf2475ea0, C4<1>;
L_0xaf2475f10 .delay 1 (1,1,1) L_0xaf2475f10/d;
v0xaf2b2fe80_0 .net "Cin", 0 0, L_0xaf24805a0;  1 drivers
v0xaf2b2ff20_0 .net "Cout", 0 0, L_0xaf2475f10;  1 drivers
v0xaf2b34000_0 .net "P", 0 0, L_0xaf2475ce0;  1 drivers
v0xaf2b340a0_0 .net "S", 0 0, L_0xaf2475d50;  1 drivers
v0xaf2b34140_0 .net "a", 0 0, L_0xaf2480460;  1 drivers
v0xaf2b341e0_0 .net "b", 0 0, L_0xaf2480500;  1 drivers
v0xaf2b34280_0 .net "naCin", 0 0, L_0xaf2475e30;  1 drivers
v0xaf2b34320_0 .net "nab", 0 0, L_0xaf2475dc0;  1 drivers
v0xaf2b343c0_0 .net "nbCin", 0 0, L_0xaf2475ea0;  1 drivers
S_0xaf2b30900 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabac0 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2b30a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af71c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2475f80/d .functor XOR 1, L_0xaf2480640, L_0xaf24806e0, C4<0>, C4<0>;
L_0xaf2475f80 .delay 1 (1,1,1) L_0xaf2475f80/d;
L_0xaf2475ff0/d .functor XOR 1, L_0xaf2475f80, L_0xaf2480780, C4<0>, C4<0>;
L_0xaf2475ff0 .delay 1 (1,1,1) L_0xaf2475ff0/d;
L_0xaf2476060/d .functor NAND 1, L_0xaf2480640, L_0xaf24806e0, C4<1>, C4<1>;
L_0xaf2476060 .delay 1 (1,1,1) L_0xaf2476060/d;
L_0xaf24760d0/d .functor NAND 1, L_0xaf2480640, L_0xaf2480780, C4<1>, C4<1>;
L_0xaf24760d0 .delay 1 (1,1,1) L_0xaf24760d0/d;
L_0xaf2476140/d .functor NAND 1, L_0xaf24806e0, L_0xaf2480780, C4<1>, C4<1>;
L_0xaf2476140 .delay 1 (1,1,1) L_0xaf2476140/d;
L_0xaf24761b0/d .functor NAND 1, L_0xaf2476060, L_0xaf24760d0, L_0xaf2476140, C4<1>;
L_0xaf24761b0 .delay 1 (1,1,1) L_0xaf24761b0/d;
v0xaf2b34460_0 .net "Cin", 0 0, L_0xaf2480780;  1 drivers
v0xaf2b34500_0 .net "Cout", 0 0, L_0xaf24761b0;  1 drivers
v0xaf2b345a0_0 .net "P", 0 0, L_0xaf2475f80;  1 drivers
v0xaf2b34640_0 .net "S", 0 0, L_0xaf2475ff0;  1 drivers
v0xaf2b346e0_0 .net "a", 0 0, L_0xaf2480640;  1 drivers
v0xaf2b34780_0 .net "b", 0 0, L_0xaf24806e0;  1 drivers
v0xaf2b34820_0 .net "naCin", 0 0, L_0xaf24760d0;  1 drivers
v0xaf2b348c0_0 .net "nab", 0 0, L_0xaf2476060;  1 drivers
v0xaf2b34960_0 .net "nbCin", 0 0, L_0xaf2476140;  1 drivers
S_0xaf2b30c00 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabb00 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2b30d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2476220/d .functor XOR 1, L_0xaf2480820, L_0xaf24808c0, C4<0>, C4<0>;
L_0xaf2476220 .delay 1 (1,1,1) L_0xaf2476220/d;
L_0xaf2476290/d .functor XOR 1, L_0xaf2476220, L_0xaf2480960, C4<0>, C4<0>;
L_0xaf2476290 .delay 1 (1,1,1) L_0xaf2476290/d;
L_0xaf2476300/d .functor NAND 1, L_0xaf2480820, L_0xaf24808c0, C4<1>, C4<1>;
L_0xaf2476300 .delay 1 (1,1,1) L_0xaf2476300/d;
L_0xaf2476370/d .functor NAND 1, L_0xaf2480820, L_0xaf2480960, C4<1>, C4<1>;
L_0xaf2476370 .delay 1 (1,1,1) L_0xaf2476370/d;
L_0xaf24763e0/d .functor NAND 1, L_0xaf24808c0, L_0xaf2480960, C4<1>, C4<1>;
L_0xaf24763e0 .delay 1 (1,1,1) L_0xaf24763e0/d;
L_0xaf2476450/d .functor NAND 1, L_0xaf2476300, L_0xaf2476370, L_0xaf24763e0, C4<1>;
L_0xaf2476450 .delay 1 (1,1,1) L_0xaf2476450/d;
v0xaf2b34a00_0 .net "Cin", 0 0, L_0xaf2480960;  1 drivers
v0xaf2b34aa0_0 .net "Cout", 0 0, L_0xaf2476450;  1 drivers
v0xaf2b34b40_0 .net "P", 0 0, L_0xaf2476220;  1 drivers
v0xaf2b34be0_0 .net "S", 0 0, L_0xaf2476290;  1 drivers
v0xaf2b34c80_0 .net "a", 0 0, L_0xaf2480820;  1 drivers
v0xaf2b34d20_0 .net "b", 0 0, L_0xaf24808c0;  1 drivers
v0xaf2b34dc0_0 .net "naCin", 0 0, L_0xaf2476370;  1 drivers
v0xaf2b34e60_0 .net "nab", 0 0, L_0xaf2476300;  1 drivers
v0xaf2b34f00_0 .net "nbCin", 0 0, L_0xaf24763e0;  1 drivers
S_0xaf2b30f00 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabb40 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2b31080 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b30f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af72c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24764c0/d .functor XOR 1, L_0xaf2480a00, L_0xaf2480aa0, C4<0>, C4<0>;
L_0xaf24764c0 .delay 1 (1,1,1) L_0xaf24764c0/d;
L_0xaf2476530/d .functor XOR 1, L_0xaf24764c0, L_0xaf2480b40, C4<0>, C4<0>;
L_0xaf2476530 .delay 1 (1,1,1) L_0xaf2476530/d;
L_0xaf24765a0/d .functor NAND 1, L_0xaf2480a00, L_0xaf2480aa0, C4<1>, C4<1>;
L_0xaf24765a0 .delay 1 (1,1,1) L_0xaf24765a0/d;
L_0xaf2476610/d .functor NAND 1, L_0xaf2480a00, L_0xaf2480b40, C4<1>, C4<1>;
L_0xaf2476610 .delay 1 (1,1,1) L_0xaf2476610/d;
L_0xaf2476680/d .functor NAND 1, L_0xaf2480aa0, L_0xaf2480b40, C4<1>, C4<1>;
L_0xaf2476680 .delay 1 (1,1,1) L_0xaf2476680/d;
L_0xaf24766f0/d .functor NAND 1, L_0xaf24765a0, L_0xaf2476610, L_0xaf2476680, C4<1>;
L_0xaf24766f0 .delay 1 (1,1,1) L_0xaf24766f0/d;
v0xaf2b34fa0_0 .net "Cin", 0 0, L_0xaf2480b40;  1 drivers
v0xaf2b35040_0 .net "Cout", 0 0, L_0xaf24766f0;  1 drivers
v0xaf2b350e0_0 .net "P", 0 0, L_0xaf24764c0;  1 drivers
v0xaf2b35180_0 .net "S", 0 0, L_0xaf2476530;  1 drivers
v0xaf2b35220_0 .net "a", 0 0, L_0xaf2480a00;  1 drivers
v0xaf2b352c0_0 .net "b", 0 0, L_0xaf2480aa0;  1 drivers
v0xaf2b35360_0 .net "naCin", 0 0, L_0xaf2476610;  1 drivers
v0xaf2b35400_0 .net "nab", 0 0, L_0xaf24765a0;  1 drivers
v0xaf2b354a0_0 .net "nbCin", 0 0, L_0xaf2476680;  1 drivers
S_0xaf2b31200 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabb80 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2b31380 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b31200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2476760/d .functor XOR 1, L_0xaf2480be0, L_0xaf2480c80, C4<0>, C4<0>;
L_0xaf2476760 .delay 1 (1,1,1) L_0xaf2476760/d;
L_0xaf24767d0/d .functor XOR 1, L_0xaf2476760, L_0xaf2480d20, C4<0>, C4<0>;
L_0xaf24767d0 .delay 1 (1,1,1) L_0xaf24767d0/d;
L_0xaf2476840/d .functor NAND 1, L_0xaf2480be0, L_0xaf2480c80, C4<1>, C4<1>;
L_0xaf2476840 .delay 1 (1,1,1) L_0xaf2476840/d;
L_0xaf24768b0/d .functor NAND 1, L_0xaf2480be0, L_0xaf2480d20, C4<1>, C4<1>;
L_0xaf24768b0 .delay 1 (1,1,1) L_0xaf24768b0/d;
L_0xaf2476920/d .functor NAND 1, L_0xaf2480c80, L_0xaf2480d20, C4<1>, C4<1>;
L_0xaf2476920 .delay 1 (1,1,1) L_0xaf2476920/d;
L_0xaf2476990/d .functor NAND 1, L_0xaf2476840, L_0xaf24768b0, L_0xaf2476920, C4<1>;
L_0xaf2476990 .delay 1 (1,1,1) L_0xaf2476990/d;
v0xaf2b35540_0 .net "Cin", 0 0, L_0xaf2480d20;  1 drivers
v0xaf2b355e0_0 .net "Cout", 0 0, L_0xaf2476990;  1 drivers
v0xaf2b35680_0 .net "P", 0 0, L_0xaf2476760;  1 drivers
v0xaf2b35720_0 .net "S", 0 0, L_0xaf24767d0;  1 drivers
v0xaf2b357c0_0 .net "a", 0 0, L_0xaf2480be0;  1 drivers
v0xaf2b35860_0 .net "b", 0 0, L_0xaf2480c80;  1 drivers
v0xaf2b35900_0 .net "naCin", 0 0, L_0xaf24768b0;  1 drivers
v0xaf2b359a0_0 .net "nab", 0 0, L_0xaf2476840;  1 drivers
v0xaf2b35a40_0 .net "nbCin", 0 0, L_0xaf2476920;  1 drivers
S_0xaf2b31500 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabbc0 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2b31680 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b31500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af73c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2476a00/d .functor XOR 1, L_0xaf2480dc0, L_0xaf2480e60, C4<0>, C4<0>;
L_0xaf2476a00 .delay 1 (1,1,1) L_0xaf2476a00/d;
L_0xaf2476a70/d .functor XOR 1, L_0xaf2476a00, L_0xaf2480f00, C4<0>, C4<0>;
L_0xaf2476a70 .delay 1 (1,1,1) L_0xaf2476a70/d;
L_0xaf2476ae0/d .functor NAND 1, L_0xaf2480dc0, L_0xaf2480e60, C4<1>, C4<1>;
L_0xaf2476ae0 .delay 1 (1,1,1) L_0xaf2476ae0/d;
L_0xaf2476b50/d .functor NAND 1, L_0xaf2480dc0, L_0xaf2480f00, C4<1>, C4<1>;
L_0xaf2476b50 .delay 1 (1,1,1) L_0xaf2476b50/d;
L_0xaf2476bc0/d .functor NAND 1, L_0xaf2480e60, L_0xaf2480f00, C4<1>, C4<1>;
L_0xaf2476bc0 .delay 1 (1,1,1) L_0xaf2476bc0/d;
L_0xaf2476c30/d .functor NAND 1, L_0xaf2476ae0, L_0xaf2476b50, L_0xaf2476bc0, C4<1>;
L_0xaf2476c30 .delay 1 (1,1,1) L_0xaf2476c30/d;
v0xaf2b35ae0_0 .net "Cin", 0 0, L_0xaf2480f00;  1 drivers
v0xaf2b35b80_0 .net "Cout", 0 0, L_0xaf2476c30;  1 drivers
v0xaf2b35c20_0 .net "P", 0 0, L_0xaf2476a00;  1 drivers
v0xaf2b35cc0_0 .net "S", 0 0, L_0xaf2476a70;  1 drivers
v0xaf2b35d60_0 .net "a", 0 0, L_0xaf2480dc0;  1 drivers
v0xaf2b35e00_0 .net "b", 0 0, L_0xaf2480e60;  1 drivers
v0xaf2b35ea0_0 .net "naCin", 0 0, L_0xaf2476b50;  1 drivers
v0xaf2b35f40_0 .net "nab", 0 0, L_0xaf2476ae0;  1 drivers
v0xaf2b35fe0_0 .net "nbCin", 0 0, L_0xaf2476bc0;  1 drivers
S_0xaf2b31800 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabc00 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2b31980 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b31800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2476ca0/d .functor XOR 1, L_0xaf2480fa0, L_0xaf2481040, C4<0>, C4<0>;
L_0xaf2476ca0 .delay 1 (1,1,1) L_0xaf2476ca0/d;
L_0xaf2476d10/d .functor XOR 1, L_0xaf2476ca0, L_0xaf24810e0, C4<0>, C4<0>;
L_0xaf2476d10 .delay 1 (1,1,1) L_0xaf2476d10/d;
L_0xaf2476d80/d .functor NAND 1, L_0xaf2480fa0, L_0xaf2481040, C4<1>, C4<1>;
L_0xaf2476d80 .delay 1 (1,1,1) L_0xaf2476d80/d;
L_0xaf2476df0/d .functor NAND 1, L_0xaf2480fa0, L_0xaf24810e0, C4<1>, C4<1>;
L_0xaf2476df0 .delay 1 (1,1,1) L_0xaf2476df0/d;
L_0xaf2476e60/d .functor NAND 1, L_0xaf2481040, L_0xaf24810e0, C4<1>, C4<1>;
L_0xaf2476e60 .delay 1 (1,1,1) L_0xaf2476e60/d;
L_0xaf2476ed0/d .functor NAND 1, L_0xaf2476d80, L_0xaf2476df0, L_0xaf2476e60, C4<1>;
L_0xaf2476ed0 .delay 1 (1,1,1) L_0xaf2476ed0/d;
v0xaf2b36080_0 .net "Cin", 0 0, L_0xaf24810e0;  1 drivers
v0xaf2b36120_0 .net "Cout", 0 0, L_0xaf2476ed0;  1 drivers
v0xaf2b361c0_0 .net "P", 0 0, L_0xaf2476ca0;  1 drivers
v0xaf2b36260_0 .net "S", 0 0, L_0xaf2476d10;  1 drivers
v0xaf2b36300_0 .net "a", 0 0, L_0xaf2480fa0;  1 drivers
v0xaf2b363a0_0 .net "b", 0 0, L_0xaf2481040;  1 drivers
v0xaf2b36440_0 .net "naCin", 0 0, L_0xaf2476df0;  1 drivers
v0xaf2b364e0_0 .net "nab", 0 0, L_0xaf2476d80;  1 drivers
v0xaf2b36580_0 .net "nbCin", 0 0, L_0xaf2476e60;  1 drivers
S_0xaf2b31b00 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabc40 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2b31c80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b31b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af74c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2476f40/d .functor XOR 1, L_0xaf2481180, L_0xaf2481220, C4<0>, C4<0>;
L_0xaf2476f40 .delay 1 (1,1,1) L_0xaf2476f40/d;
L_0xaf2476fb0/d .functor XOR 1, L_0xaf2476f40, L_0xaf24812c0, C4<0>, C4<0>;
L_0xaf2476fb0 .delay 1 (1,1,1) L_0xaf2476fb0/d;
L_0xaf2477020/d .functor NAND 1, L_0xaf2481180, L_0xaf2481220, C4<1>, C4<1>;
L_0xaf2477020 .delay 1 (1,1,1) L_0xaf2477020/d;
L_0xaf2477090/d .functor NAND 1, L_0xaf2481180, L_0xaf24812c0, C4<1>, C4<1>;
L_0xaf2477090 .delay 1 (1,1,1) L_0xaf2477090/d;
L_0xaf2477100/d .functor NAND 1, L_0xaf2481220, L_0xaf24812c0, C4<1>, C4<1>;
L_0xaf2477100 .delay 1 (1,1,1) L_0xaf2477100/d;
L_0xaf2477170/d .functor NAND 1, L_0xaf2477020, L_0xaf2477090, L_0xaf2477100, C4<1>;
L_0xaf2477170 .delay 1 (1,1,1) L_0xaf2477170/d;
v0xaf2b36620_0 .net "Cin", 0 0, L_0xaf24812c0;  1 drivers
v0xaf2b366c0_0 .net "Cout", 0 0, L_0xaf2477170;  1 drivers
v0xaf2b36760_0 .net "P", 0 0, L_0xaf2476f40;  1 drivers
v0xaf2b36800_0 .net "S", 0 0, L_0xaf2476fb0;  1 drivers
v0xaf2b368a0_0 .net "a", 0 0, L_0xaf2481180;  1 drivers
v0xaf2b36940_0 .net "b", 0 0, L_0xaf2481220;  1 drivers
v0xaf2b369e0_0 .net "naCin", 0 0, L_0xaf2477090;  1 drivers
v0xaf2b36a80_0 .net "nab", 0 0, L_0xaf2477020;  1 drivers
v0xaf2b36b20_0 .net "nbCin", 0 0, L_0xaf2477100;  1 drivers
S_0xaf2b31e00 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabc80 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2b31f80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b31e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af70c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24771e0/d .functor XOR 1, L_0xaf2481360, L_0xaf2481400, C4<0>, C4<0>;
L_0xaf24771e0 .delay 1 (1,1,1) L_0xaf24771e0/d;
L_0xaf2477250/d .functor XOR 1, L_0xaf24771e0, L_0xaf24814a0, C4<0>, C4<0>;
L_0xaf2477250 .delay 1 (1,1,1) L_0xaf2477250/d;
L_0xaf24772c0/d .functor NAND 1, L_0xaf2481360, L_0xaf2481400, C4<1>, C4<1>;
L_0xaf24772c0 .delay 1 (1,1,1) L_0xaf24772c0/d;
L_0xaf2477330/d .functor NAND 1, L_0xaf2481360, L_0xaf24814a0, C4<1>, C4<1>;
L_0xaf2477330 .delay 1 (1,1,1) L_0xaf2477330/d;
L_0xaf24773a0/d .functor NAND 1, L_0xaf2481400, L_0xaf24814a0, C4<1>, C4<1>;
L_0xaf24773a0 .delay 1 (1,1,1) L_0xaf24773a0/d;
L_0xaf2477410/d .functor NAND 1, L_0xaf24772c0, L_0xaf2477330, L_0xaf24773a0, C4<1>;
L_0xaf2477410 .delay 1 (1,1,1) L_0xaf2477410/d;
v0xaf2b36bc0_0 .net "Cin", 0 0, L_0xaf24814a0;  1 drivers
v0xaf2b36c60_0 .net "Cout", 0 0, L_0xaf2477410;  1 drivers
v0xaf2b36d00_0 .net "P", 0 0, L_0xaf24771e0;  1 drivers
v0xaf2b36da0_0 .net "S", 0 0, L_0xaf2477250;  1 drivers
v0xaf2b36e40_0 .net "a", 0 0, L_0xaf2481360;  1 drivers
v0xaf2b36ee0_0 .net "b", 0 0, L_0xaf2481400;  1 drivers
v0xaf2b36f80_0 .net "naCin", 0 0, L_0xaf2477330;  1 drivers
v0xaf2b37020_0 .net "nab", 0 0, L_0xaf24772c0;  1 drivers
v0xaf2b370c0_0 .net "nbCin", 0 0, L_0xaf24773a0;  1 drivers
S_0xaf2b32100 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabcc0 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2b32280 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b32100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2477480/d .functor XOR 1, L_0xaf2481540, L_0xaf24815e0, C4<0>, C4<0>;
L_0xaf2477480 .delay 1 (1,1,1) L_0xaf2477480/d;
L_0xaf24774f0/d .functor XOR 1, L_0xaf2477480, L_0xaf2481680, C4<0>, C4<0>;
L_0xaf24774f0 .delay 1 (1,1,1) L_0xaf24774f0/d;
L_0xaf2477560/d .functor NAND 1, L_0xaf2481540, L_0xaf24815e0, C4<1>, C4<1>;
L_0xaf2477560 .delay 1 (1,1,1) L_0xaf2477560/d;
L_0xaf24775d0/d .functor NAND 1, L_0xaf2481540, L_0xaf2481680, C4<1>, C4<1>;
L_0xaf24775d0 .delay 1 (1,1,1) L_0xaf24775d0/d;
L_0xaf2477640/d .functor NAND 1, L_0xaf24815e0, L_0xaf2481680, C4<1>, C4<1>;
L_0xaf2477640 .delay 1 (1,1,1) L_0xaf2477640/d;
L_0xaf24776b0/d .functor NAND 1, L_0xaf2477560, L_0xaf24775d0, L_0xaf2477640, C4<1>;
L_0xaf24776b0 .delay 1 (1,1,1) L_0xaf24776b0/d;
v0xaf2b37160_0 .net "Cin", 0 0, L_0xaf2481680;  1 drivers
v0xaf2b37200_0 .net "Cout", 0 0, L_0xaf24776b0;  1 drivers
v0xaf2b372a0_0 .net "P", 0 0, L_0xaf2477480;  1 drivers
v0xaf2b37340_0 .net "S", 0 0, L_0xaf24774f0;  1 drivers
v0xaf2b373e0_0 .net "a", 0 0, L_0xaf2481540;  1 drivers
v0xaf2b37480_0 .net "b", 0 0, L_0xaf24815e0;  1 drivers
v0xaf2b37520_0 .net "naCin", 0 0, L_0xaf24775d0;  1 drivers
v0xaf2b375c0_0 .net "nab", 0 0, L_0xaf2477560;  1 drivers
v0xaf2b37660_0 .net "nbCin", 0 0, L_0xaf2477640;  1 drivers
S_0xaf2b32400 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabd00 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2b32580 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b32400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af75c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2477720/d .functor XOR 1, L_0xaf2481720, L_0xaf24817c0, C4<0>, C4<0>;
L_0xaf2477720 .delay 1 (1,1,1) L_0xaf2477720/d;
L_0xaf2477790/d .functor XOR 1, L_0xaf2477720, L_0xaf2481860, C4<0>, C4<0>;
L_0xaf2477790 .delay 1 (1,1,1) L_0xaf2477790/d;
L_0xaf2477800/d .functor NAND 1, L_0xaf2481720, L_0xaf24817c0, C4<1>, C4<1>;
L_0xaf2477800 .delay 1 (1,1,1) L_0xaf2477800/d;
L_0xaf2477870/d .functor NAND 1, L_0xaf2481720, L_0xaf2481860, C4<1>, C4<1>;
L_0xaf2477870 .delay 1 (1,1,1) L_0xaf2477870/d;
L_0xaf24778e0/d .functor NAND 1, L_0xaf24817c0, L_0xaf2481860, C4<1>, C4<1>;
L_0xaf24778e0 .delay 1 (1,1,1) L_0xaf24778e0/d;
L_0xaf2477950/d .functor NAND 1, L_0xaf2477800, L_0xaf2477870, L_0xaf24778e0, C4<1>;
L_0xaf2477950 .delay 1 (1,1,1) L_0xaf2477950/d;
v0xaf2b37700_0 .net "Cin", 0 0, L_0xaf2481860;  1 drivers
v0xaf2b377a0_0 .net "Cout", 0 0, L_0xaf2477950;  1 drivers
v0xaf2b37840_0 .net "P", 0 0, L_0xaf2477720;  1 drivers
v0xaf2b378e0_0 .net "S", 0 0, L_0xaf2477790;  1 drivers
v0xaf2b37980_0 .net "a", 0 0, L_0xaf2481720;  1 drivers
v0xaf2b37a20_0 .net "b", 0 0, L_0xaf24817c0;  1 drivers
v0xaf2b37ac0_0 .net "naCin", 0 0, L_0xaf2477870;  1 drivers
v0xaf2b37b60_0 .net "nab", 0 0, L_0xaf2477800;  1 drivers
v0xaf2b37c00_0 .net "nbCin", 0 0, L_0xaf24778e0;  1 drivers
S_0xaf2b32700 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabd40 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2b32880 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b32700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24779c0/d .functor XOR 1, L_0xaf2481900, L_0xaf24819a0, C4<0>, C4<0>;
L_0xaf24779c0 .delay 1 (1,1,1) L_0xaf24779c0/d;
L_0xaf2477a30/d .functor XOR 1, L_0xaf24779c0, L_0xaf2481a40, C4<0>, C4<0>;
L_0xaf2477a30 .delay 1 (1,1,1) L_0xaf2477a30/d;
L_0xaf2477aa0/d .functor NAND 1, L_0xaf2481900, L_0xaf24819a0, C4<1>, C4<1>;
L_0xaf2477aa0 .delay 1 (1,1,1) L_0xaf2477aa0/d;
L_0xaf2477b10/d .functor NAND 1, L_0xaf2481900, L_0xaf2481a40, C4<1>, C4<1>;
L_0xaf2477b10 .delay 1 (1,1,1) L_0xaf2477b10/d;
L_0xaf2477b80/d .functor NAND 1, L_0xaf24819a0, L_0xaf2481a40, C4<1>, C4<1>;
L_0xaf2477b80 .delay 1 (1,1,1) L_0xaf2477b80/d;
L_0xaf2477bf0/d .functor NAND 1, L_0xaf2477aa0, L_0xaf2477b10, L_0xaf2477b80, C4<1>;
L_0xaf2477bf0 .delay 1 (1,1,1) L_0xaf2477bf0/d;
v0xaf2b37ca0_0 .net "Cin", 0 0, L_0xaf2481a40;  1 drivers
v0xaf2b37d40_0 .net "Cout", 0 0, L_0xaf2477bf0;  1 drivers
v0xaf2b37de0_0 .net "P", 0 0, L_0xaf24779c0;  1 drivers
v0xaf2b37e80_0 .net "S", 0 0, L_0xaf2477a30;  1 drivers
v0xaf2b37f20_0 .net "a", 0 0, L_0xaf2481900;  1 drivers
v0xaf2b38000_0 .net "b", 0 0, L_0xaf24819a0;  1 drivers
v0xaf2b380a0_0 .net "naCin", 0 0, L_0xaf2477b10;  1 drivers
v0xaf2b38140_0 .net "nab", 0 0, L_0xaf2477aa0;  1 drivers
v0xaf2b381e0_0 .net "nbCin", 0 0, L_0xaf2477b80;  1 drivers
S_0xaf2b32a00 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabd80 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2b32b80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b32a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af76c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2477c60/d .functor XOR 1, L_0xaf2481ae0, L_0xaf2481b80, C4<0>, C4<0>;
L_0xaf2477c60 .delay 1 (1,1,1) L_0xaf2477c60/d;
L_0xaf2477cd0/d .functor XOR 1, L_0xaf2477c60, L_0xaf2481c20, C4<0>, C4<0>;
L_0xaf2477cd0 .delay 1 (1,1,1) L_0xaf2477cd0/d;
L_0xaf2477d40/d .functor NAND 1, L_0xaf2481ae0, L_0xaf2481b80, C4<1>, C4<1>;
L_0xaf2477d40 .delay 1 (1,1,1) L_0xaf2477d40/d;
L_0xaf2477db0/d .functor NAND 1, L_0xaf2481ae0, L_0xaf2481c20, C4<1>, C4<1>;
L_0xaf2477db0 .delay 1 (1,1,1) L_0xaf2477db0/d;
L_0xaf2477e20/d .functor NAND 1, L_0xaf2481b80, L_0xaf2481c20, C4<1>, C4<1>;
L_0xaf2477e20 .delay 1 (1,1,1) L_0xaf2477e20/d;
L_0xaf2477e90/d .functor NAND 1, L_0xaf2477d40, L_0xaf2477db0, L_0xaf2477e20, C4<1>;
L_0xaf2477e90 .delay 1 (1,1,1) L_0xaf2477e90/d;
v0xaf2b38280_0 .net "Cin", 0 0, L_0xaf2481c20;  1 drivers
v0xaf2b38320_0 .net "Cout", 0 0, L_0xaf2477e90;  1 drivers
v0xaf2b383c0_0 .net "P", 0 0, L_0xaf2477c60;  1 drivers
v0xaf2b38460_0 .net "S", 0 0, L_0xaf2477cd0;  1 drivers
v0xaf2b38500_0 .net "a", 0 0, L_0xaf2481ae0;  1 drivers
v0xaf2b385a0_0 .net "b", 0 0, L_0xaf2481b80;  1 drivers
v0xaf2b38640_0 .net "naCin", 0 0, L_0xaf2477db0;  1 drivers
v0xaf2b386e0_0 .net "nab", 0 0, L_0xaf2477d40;  1 drivers
v0xaf2b38780_0 .net "nbCin", 0 0, L_0xaf2477e20;  1 drivers
S_0xaf2b32d00 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabdc0 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2b32e80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b32d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2477f00/d .functor XOR 1, L_0xaf2481cc0, L_0xaf2481d60, C4<0>, C4<0>;
L_0xaf2477f00 .delay 1 (1,1,1) L_0xaf2477f00/d;
L_0xaf2477f70/d .functor XOR 1, L_0xaf2477f00, L_0xaf2481e00, C4<0>, C4<0>;
L_0xaf2477f70 .delay 1 (1,1,1) L_0xaf2477f70/d;
L_0xaf2484000/d .functor NAND 1, L_0xaf2481cc0, L_0xaf2481d60, C4<1>, C4<1>;
L_0xaf2484000 .delay 1 (1,1,1) L_0xaf2484000/d;
L_0xaf2484070/d .functor NAND 1, L_0xaf2481cc0, L_0xaf2481e00, C4<1>, C4<1>;
L_0xaf2484070 .delay 1 (1,1,1) L_0xaf2484070/d;
L_0xaf24840e0/d .functor NAND 1, L_0xaf2481d60, L_0xaf2481e00, C4<1>, C4<1>;
L_0xaf24840e0 .delay 1 (1,1,1) L_0xaf24840e0/d;
L_0xaf2484150/d .functor NAND 1, L_0xaf2484000, L_0xaf2484070, L_0xaf24840e0, C4<1>;
L_0xaf2484150 .delay 1 (1,1,1) L_0xaf2484150/d;
v0xaf2b38820_0 .net "Cin", 0 0, L_0xaf2481e00;  1 drivers
v0xaf2b388c0_0 .net "Cout", 0 0, L_0xaf2484150;  1 drivers
v0xaf2b38960_0 .net "P", 0 0, L_0xaf2477f00;  1 drivers
v0xaf2b38a00_0 .net "S", 0 0, L_0xaf2477f70;  1 drivers
v0xaf2b38aa0_0 .net "a", 0 0, L_0xaf2481cc0;  1 drivers
v0xaf2b38b40_0 .net "b", 0 0, L_0xaf2481d60;  1 drivers
v0xaf2b38be0_0 .net "naCin", 0 0, L_0xaf2484070;  1 drivers
v0xaf2b38c80_0 .net "nab", 0 0, L_0xaf2484000;  1 drivers
v0xaf2b38d20_0 .net "nbCin", 0 0, L_0xaf24840e0;  1 drivers
S_0xaf2b33000 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabe00 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2b33180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b33000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af77c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24841c0/d .functor XOR 1, L_0xaf2481ea0, L_0xaf2481f40, C4<0>, C4<0>;
L_0xaf24841c0 .delay 1 (1,1,1) L_0xaf24841c0/d;
L_0xaf2484230/d .functor XOR 1, L_0xaf24841c0, L_0xaf2481fe0, C4<0>, C4<0>;
L_0xaf2484230 .delay 1 (1,1,1) L_0xaf2484230/d;
L_0xaf24842a0/d .functor NAND 1, L_0xaf2481ea0, L_0xaf2481f40, C4<1>, C4<1>;
L_0xaf24842a0 .delay 1 (1,1,1) L_0xaf24842a0/d;
L_0xaf2484310/d .functor NAND 1, L_0xaf2481ea0, L_0xaf2481fe0, C4<1>, C4<1>;
L_0xaf2484310 .delay 1 (1,1,1) L_0xaf2484310/d;
L_0xaf2484380/d .functor NAND 1, L_0xaf2481f40, L_0xaf2481fe0, C4<1>, C4<1>;
L_0xaf2484380 .delay 1 (1,1,1) L_0xaf2484380/d;
L_0xaf24843f0/d .functor NAND 1, L_0xaf24842a0, L_0xaf2484310, L_0xaf2484380, C4<1>;
L_0xaf24843f0 .delay 1 (1,1,1) L_0xaf24843f0/d;
v0xaf2b38dc0_0 .net "Cin", 0 0, L_0xaf2481fe0;  1 drivers
v0xaf2b38e60_0 .net "Cout", 0 0, L_0xaf24843f0;  1 drivers
v0xaf2b38f00_0 .net "P", 0 0, L_0xaf24841c0;  1 drivers
v0xaf2b38fa0_0 .net "S", 0 0, L_0xaf2484230;  1 drivers
v0xaf2b39040_0 .net "a", 0 0, L_0xaf2481ea0;  1 drivers
v0xaf2b390e0_0 .net "b", 0 0, L_0xaf2481f40;  1 drivers
v0xaf2b39180_0 .net "naCin", 0 0, L_0xaf2484310;  1 drivers
v0xaf2b39220_0 .net "nab", 0 0, L_0xaf24842a0;  1 drivers
v0xaf2b392c0_0 .net "nbCin", 0 0, L_0xaf2484380;  1 drivers
S_0xaf2b33300 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabe40 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2b33480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b33300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2484460/d .functor XOR 1, L_0xaf2482080, L_0xaf2482120, C4<0>, C4<0>;
L_0xaf2484460 .delay 1 (1,1,1) L_0xaf2484460/d;
L_0xaf24844d0/d .functor XOR 1, L_0xaf2484460, L_0xaf24821c0, C4<0>, C4<0>;
L_0xaf24844d0 .delay 1 (1,1,1) L_0xaf24844d0/d;
L_0xaf2484540/d .functor NAND 1, L_0xaf2482080, L_0xaf2482120, C4<1>, C4<1>;
L_0xaf2484540 .delay 1 (1,1,1) L_0xaf2484540/d;
L_0xaf24845b0/d .functor NAND 1, L_0xaf2482080, L_0xaf24821c0, C4<1>, C4<1>;
L_0xaf24845b0 .delay 1 (1,1,1) L_0xaf24845b0/d;
L_0xaf2484620/d .functor NAND 1, L_0xaf2482120, L_0xaf24821c0, C4<1>, C4<1>;
L_0xaf2484620 .delay 1 (1,1,1) L_0xaf2484620/d;
L_0xaf2484690/d .functor NAND 1, L_0xaf2484540, L_0xaf24845b0, L_0xaf2484620, C4<1>;
L_0xaf2484690 .delay 1 (1,1,1) L_0xaf2484690/d;
v0xaf2b39360_0 .net "Cin", 0 0, L_0xaf24821c0;  1 drivers
v0xaf2b39400_0 .net "Cout", 0 0, L_0xaf2484690;  1 drivers
v0xaf2b394a0_0 .net "P", 0 0, L_0xaf2484460;  1 drivers
v0xaf2b39540_0 .net "S", 0 0, L_0xaf24844d0;  1 drivers
v0xaf2b395e0_0 .net "a", 0 0, L_0xaf2482080;  1 drivers
v0xaf2b39680_0 .net "b", 0 0, L_0xaf2482120;  1 drivers
v0xaf2b39720_0 .net "naCin", 0 0, L_0xaf24845b0;  1 drivers
v0xaf2b397c0_0 .net "nab", 0 0, L_0xaf2484540;  1 drivers
v0xaf2b39860_0 .net "nbCin", 0 0, L_0xaf2484620;  1 drivers
S_0xaf2b33600 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabe80 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2b33780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b33600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af78c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2484700/d .functor XOR 1, L_0xaf2482260, L_0xaf2482300, C4<0>, C4<0>;
L_0xaf2484700 .delay 1 (1,1,1) L_0xaf2484700/d;
L_0xaf2484770/d .functor XOR 1, L_0xaf2484700, L_0xaf24823a0, C4<0>, C4<0>;
L_0xaf2484770 .delay 1 (1,1,1) L_0xaf2484770/d;
L_0xaf24847e0/d .functor NAND 1, L_0xaf2482260, L_0xaf2482300, C4<1>, C4<1>;
L_0xaf24847e0 .delay 1 (1,1,1) L_0xaf24847e0/d;
L_0xaf2484850/d .functor NAND 1, L_0xaf2482260, L_0xaf24823a0, C4<1>, C4<1>;
L_0xaf2484850 .delay 1 (1,1,1) L_0xaf2484850/d;
L_0xaf24848c0/d .functor NAND 1, L_0xaf2482300, L_0xaf24823a0, C4<1>, C4<1>;
L_0xaf24848c0 .delay 1 (1,1,1) L_0xaf24848c0/d;
L_0xaf2484930/d .functor NAND 1, L_0xaf24847e0, L_0xaf2484850, L_0xaf24848c0, C4<1>;
L_0xaf2484930 .delay 1 (1,1,1) L_0xaf2484930/d;
v0xaf2b39900_0 .net "Cin", 0 0, L_0xaf24823a0;  1 drivers
v0xaf2b399a0_0 .net "Cout", 0 0, L_0xaf2484930;  1 drivers
v0xaf2b39a40_0 .net "P", 0 0, L_0xaf2484700;  1 drivers
v0xaf2b39ae0_0 .net "S", 0 0, L_0xaf2484770;  1 drivers
v0xaf2b39b80_0 .net "a", 0 0, L_0xaf2482260;  1 drivers
v0xaf2b39c20_0 .net "b", 0 0, L_0xaf2482300;  1 drivers
v0xaf2b39cc0_0 .net "naCin", 0 0, L_0xaf2484850;  1 drivers
v0xaf2b39d60_0 .net "nab", 0 0, L_0xaf24847e0;  1 drivers
v0xaf2b39e00_0 .net "nbCin", 0 0, L_0xaf24848c0;  1 drivers
S_0xaf2b33900 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabec0 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2b33a80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b33900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24849a0/d .functor XOR 1, L_0xaf2482440, L_0xaf24824e0, C4<0>, C4<0>;
L_0xaf24849a0 .delay 1 (1,1,1) L_0xaf24849a0/d;
L_0xaf2484a10/d .functor XOR 1, L_0xaf24849a0, L_0xaf2482580, C4<0>, C4<0>;
L_0xaf2484a10 .delay 1 (1,1,1) L_0xaf2484a10/d;
L_0xaf2484a80/d .functor NAND 1, L_0xaf2482440, L_0xaf24824e0, C4<1>, C4<1>;
L_0xaf2484a80 .delay 1 (1,1,1) L_0xaf2484a80/d;
L_0xaf2484af0/d .functor NAND 1, L_0xaf2482440, L_0xaf2482580, C4<1>, C4<1>;
L_0xaf2484af0 .delay 1 (1,1,1) L_0xaf2484af0/d;
L_0xaf2484b60/d .functor NAND 1, L_0xaf24824e0, L_0xaf2482580, C4<1>, C4<1>;
L_0xaf2484b60 .delay 1 (1,1,1) L_0xaf2484b60/d;
L_0xaf2484bd0/d .functor NAND 1, L_0xaf2484a80, L_0xaf2484af0, L_0xaf2484b60, C4<1>;
L_0xaf2484bd0 .delay 1 (1,1,1) L_0xaf2484bd0/d;
v0xaf2b39ea0_0 .net "Cin", 0 0, L_0xaf2482580;  1 drivers
v0xaf2b39f40_0 .net "Cout", 0 0, L_0xaf2484bd0;  1 drivers
v0xaf2b39fe0_0 .net "P", 0 0, L_0xaf24849a0;  1 drivers
v0xaf2b3a080_0 .net "S", 0 0, L_0xaf2484a10;  1 drivers
v0xaf2b3a120_0 .net "a", 0 0, L_0xaf2482440;  1 drivers
v0xaf2b3a1c0_0 .net "b", 0 0, L_0xaf24824e0;  1 drivers
v0xaf2b3a260_0 .net "naCin", 0 0, L_0xaf2484af0;  1 drivers
v0xaf2b3a300_0 .net "nab", 0 0, L_0xaf2484a80;  1 drivers
v0xaf2b3a3a0_0 .net "nbCin", 0 0, L_0xaf2484b60;  1 drivers
S_0xaf2b33c00 .scope generate, "adder[27]" "adder[27]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabf00 .param/l "i" 1 4 21, +C4<011011>;
S_0xaf2b33d80 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b33c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af79c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2484c40/d .functor XOR 1, L_0xaf2482620, L_0xaf24826c0, C4<0>, C4<0>;
L_0xaf2484c40 .delay 1 (1,1,1) L_0xaf2484c40/d;
L_0xaf2484cb0/d .functor XOR 1, L_0xaf2484c40, L_0xaf2482760, C4<0>, C4<0>;
L_0xaf2484cb0 .delay 1 (1,1,1) L_0xaf2484cb0/d;
L_0xaf2484d20/d .functor NAND 1, L_0xaf2482620, L_0xaf24826c0, C4<1>, C4<1>;
L_0xaf2484d20 .delay 1 (1,1,1) L_0xaf2484d20/d;
L_0xaf2484d90/d .functor NAND 1, L_0xaf2482620, L_0xaf2482760, C4<1>, C4<1>;
L_0xaf2484d90 .delay 1 (1,1,1) L_0xaf2484d90/d;
L_0xaf2484e00/d .functor NAND 1, L_0xaf24826c0, L_0xaf2482760, C4<1>, C4<1>;
L_0xaf2484e00 .delay 1 (1,1,1) L_0xaf2484e00/d;
L_0xaf2484e70/d .functor NAND 1, L_0xaf2484d20, L_0xaf2484d90, L_0xaf2484e00, C4<1>;
L_0xaf2484e70 .delay 1 (1,1,1) L_0xaf2484e70/d;
v0xaf2b3a440_0 .net "Cin", 0 0, L_0xaf2482760;  1 drivers
v0xaf2b3a4e0_0 .net "Cout", 0 0, L_0xaf2484e70;  1 drivers
v0xaf2b3a580_0 .net "P", 0 0, L_0xaf2484c40;  1 drivers
v0xaf2b3a620_0 .net "S", 0 0, L_0xaf2484cb0;  1 drivers
v0xaf2b3a6c0_0 .net "a", 0 0, L_0xaf2482620;  1 drivers
v0xaf2b3a760_0 .net "b", 0 0, L_0xaf24826c0;  1 drivers
v0xaf2b3a800_0 .net "naCin", 0 0, L_0xaf2484d90;  1 drivers
v0xaf2b3a8a0_0 .net "nab", 0 0, L_0xaf2484d20;  1 drivers
v0xaf2b3a940_0 .net "nbCin", 0 0, L_0xaf2484e00;  1 drivers
S_0xaf2b3c000 .scope generate, "adder[28]" "adder[28]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabf40 .param/l "i" 1 4 21, +C4<011100>;
S_0xaf2b3c180 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2484ee0/d .functor XOR 1, L_0xaf2482800, L_0xaf24828a0, C4<0>, C4<0>;
L_0xaf2484ee0 .delay 1 (1,1,1) L_0xaf2484ee0/d;
L_0xaf2484f50/d .functor XOR 1, L_0xaf2484ee0, L_0xaf2482940, C4<0>, C4<0>;
L_0xaf2484f50 .delay 1 (1,1,1) L_0xaf2484f50/d;
L_0xaf2484fc0/d .functor NAND 1, L_0xaf2482800, L_0xaf24828a0, C4<1>, C4<1>;
L_0xaf2484fc0 .delay 1 (1,1,1) L_0xaf2484fc0/d;
L_0xaf2485030/d .functor NAND 1, L_0xaf2482800, L_0xaf2482940, C4<1>, C4<1>;
L_0xaf2485030 .delay 1 (1,1,1) L_0xaf2485030/d;
L_0xaf24850a0/d .functor NAND 1, L_0xaf24828a0, L_0xaf2482940, C4<1>, C4<1>;
L_0xaf24850a0 .delay 1 (1,1,1) L_0xaf24850a0/d;
L_0xaf2485110/d .functor NAND 1, L_0xaf2484fc0, L_0xaf2485030, L_0xaf24850a0, C4<1>;
L_0xaf2485110 .delay 1 (1,1,1) L_0xaf2485110/d;
v0xaf2b3a9e0_0 .net "Cin", 0 0, L_0xaf2482940;  1 drivers
v0xaf2b3aa80_0 .net "Cout", 0 0, L_0xaf2485110;  1 drivers
v0xaf2b3ab20_0 .net "P", 0 0, L_0xaf2484ee0;  1 drivers
v0xaf2b3abc0_0 .net "S", 0 0, L_0xaf2484f50;  1 drivers
v0xaf2b3ac60_0 .net "a", 0 0, L_0xaf2482800;  1 drivers
v0xaf2b3ad00_0 .net "b", 0 0, L_0xaf24828a0;  1 drivers
v0xaf2b3ada0_0 .net "naCin", 0 0, L_0xaf2485030;  1 drivers
v0xaf2b3ae40_0 .net "nab", 0 0, L_0xaf2484fc0;  1 drivers
v0xaf2b3aee0_0 .net "nbCin", 0 0, L_0xaf24850a0;  1 drivers
S_0xaf2b3c300 .scope generate, "adder[29]" "adder[29]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabf80 .param/l "i" 1 4 21, +C4<011101>;
S_0xaf2b3c480 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3c300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2485180/d .functor XOR 1, L_0xaf24829e0, L_0xaf2482a80, C4<0>, C4<0>;
L_0xaf2485180 .delay 1 (1,1,1) L_0xaf2485180/d;
L_0xaf24851f0/d .functor XOR 1, L_0xaf2485180, L_0xaf2482b20, C4<0>, C4<0>;
L_0xaf24851f0 .delay 1 (1,1,1) L_0xaf24851f0/d;
L_0xaf2485260/d .functor NAND 1, L_0xaf24829e0, L_0xaf2482a80, C4<1>, C4<1>;
L_0xaf2485260 .delay 1 (1,1,1) L_0xaf2485260/d;
L_0xaf24852d0/d .functor NAND 1, L_0xaf24829e0, L_0xaf2482b20, C4<1>, C4<1>;
L_0xaf24852d0 .delay 1 (1,1,1) L_0xaf24852d0/d;
L_0xaf2485340/d .functor NAND 1, L_0xaf2482a80, L_0xaf2482b20, C4<1>, C4<1>;
L_0xaf2485340 .delay 1 (1,1,1) L_0xaf2485340/d;
L_0xaf24853b0/d .functor NAND 1, L_0xaf2485260, L_0xaf24852d0, L_0xaf2485340, C4<1>;
L_0xaf24853b0 .delay 1 (1,1,1) L_0xaf24853b0/d;
v0xaf2b3af80_0 .net "Cin", 0 0, L_0xaf2482b20;  1 drivers
v0xaf2b3b020_0 .net "Cout", 0 0, L_0xaf24853b0;  1 drivers
v0xaf2b3b0c0_0 .net "P", 0 0, L_0xaf2485180;  1 drivers
v0xaf2b3b160_0 .net "S", 0 0, L_0xaf24851f0;  1 drivers
v0xaf2b3b200_0 .net "a", 0 0, L_0xaf24829e0;  1 drivers
v0xaf2b3b2a0_0 .net "b", 0 0, L_0xaf2482a80;  1 drivers
v0xaf2b3b340_0 .net "naCin", 0 0, L_0xaf24852d0;  1 drivers
v0xaf2b3b3e0_0 .net "nab", 0 0, L_0xaf2485260;  1 drivers
v0xaf2b3b480_0 .net "nbCin", 0 0, L_0xaf2485340;  1 drivers
S_0xaf2b3c600 .scope generate, "adder[30]" "adder[30]" 4 21, 4 21 0, S_0xaf2b26b80;
 .timescale -9 -9;
P_0xaf2aabfc0 .param/l "i" 1 4 21, +C4<011110>;
S_0xaf2b3c780 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2485420/d .functor XOR 1, L_0xaf2482bc0, L_0xaf2482c60, C4<0>, C4<0>;
L_0xaf2485420 .delay 1 (1,1,1) L_0xaf2485420/d;
L_0xaf2485490/d .functor XOR 1, L_0xaf2485420, L_0xaf2482d00, C4<0>, C4<0>;
L_0xaf2485490 .delay 1 (1,1,1) L_0xaf2485490/d;
L_0xaf2485500/d .functor NAND 1, L_0xaf2482bc0, L_0xaf2482c60, C4<1>, C4<1>;
L_0xaf2485500 .delay 1 (1,1,1) L_0xaf2485500/d;
L_0xaf2485570/d .functor NAND 1, L_0xaf2482bc0, L_0xaf2482d00, C4<1>, C4<1>;
L_0xaf2485570 .delay 1 (1,1,1) L_0xaf2485570/d;
L_0xaf24855e0/d .functor NAND 1, L_0xaf2482c60, L_0xaf2482d00, C4<1>, C4<1>;
L_0xaf24855e0 .delay 1 (1,1,1) L_0xaf24855e0/d;
L_0xaf2485650/d .functor NAND 1, L_0xaf2485500, L_0xaf2485570, L_0xaf24855e0, C4<1>;
L_0xaf2485650 .delay 1 (1,1,1) L_0xaf2485650/d;
v0xaf2b3b520_0 .net "Cin", 0 0, L_0xaf2482d00;  1 drivers
v0xaf2b3b5c0_0 .net "Cout", 0 0, L_0xaf2485650;  1 drivers
v0xaf2b3b660_0 .net "P", 0 0, L_0xaf2485420;  1 drivers
v0xaf2b3b700_0 .net "S", 0 0, L_0xaf2485490;  1 drivers
v0xaf2b3b7a0_0 .net "a", 0 0, L_0xaf2482bc0;  1 drivers
v0xaf2b3b840_0 .net "b", 0 0, L_0xaf2482c60;  1 drivers
v0xaf2b3b8e0_0 .net "naCin", 0 0, L_0xaf2485570;  1 drivers
v0xaf2b3b980_0 .net "nab", 0 0, L_0xaf2485500;  1 drivers
v0xaf2b3ba20_0 .net "nbCin", 0 0, L_0xaf24855e0;  1 drivers
S_0xaf2b3c900 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2b26b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24856c0/d .functor XOR 1, L_0xaf2482da0, L_0xaf2482e40, C4<0>, C4<0>;
L_0xaf24856c0 .delay 1 (1,1,1) L_0xaf24856c0/d;
L_0xaf2485730/d .functor XOR 1, L_0xaf24856c0, v0xaf2b40640_0, C4<0>, C4<0>;
L_0xaf2485730 .delay 1 (1,1,1) L_0xaf2485730/d;
L_0xaf24857a0/d .functor NAND 1, L_0xaf2482da0, L_0xaf2482e40, C4<1>, C4<1>;
L_0xaf24857a0 .delay 1 (1,1,1) L_0xaf24857a0/d;
L_0xaf2485810/d .functor NAND 1, L_0xaf2482da0, v0xaf2b40640_0, C4<1>, C4<1>;
L_0xaf2485810 .delay 1 (1,1,1) L_0xaf2485810/d;
L_0xaf2485880/d .functor NAND 1, L_0xaf2482e40, v0xaf2b40640_0, C4<1>, C4<1>;
L_0xaf2485880 .delay 1 (1,1,1) L_0xaf2485880/d;
L_0xaf24858f0/d .functor NAND 1, L_0xaf24857a0, L_0xaf2485810, L_0xaf2485880, C4<1>;
L_0xaf24858f0 .delay 1 (1,1,1) L_0xaf24858f0/d;
v0xaf2b3bac0_0 .net "Cin", 0 0, v0xaf2b40640_0;  alias, 1 drivers
v0xaf2b3bb60_0 .net "Cout", 0 0, L_0xaf24858f0;  1 drivers
v0xaf2b3bc00_0 .net "P", 0 0, L_0xaf24856c0;  1 drivers
v0xaf2b3bca0_0 .net "S", 0 0, L_0xaf2485730;  1 drivers
v0xaf2b3bd40_0 .net "a", 0 0, L_0xaf2482da0;  1 drivers
v0xaf2b3bde0_0 .net "b", 0 0, L_0xaf2482e40;  1 drivers
v0xaf2b3be80_0 .net "naCin", 0 0, L_0xaf2485810;  1 drivers
v0xaf2b3bf20_0 .net "nab", 0 0, L_0xaf24857a0;  1 drivers
v0xaf2b40000_0 .net "nbCin", 0 0, L_0xaf2485880;  1 drivers
S_0xaf2b3ca80 .scope generate, "WIDTH_TEST[32]" "WIDTH_TEST[32]" 3 21, 3 21 0, S_0x104e8c820;
 .timescale -9 -9;
P_0xaf2b44040 .param/l "w" 1 3 21, +C4<0100000>;
v0xaf2b5c280_0 .var "A", 31 0;
v0xaf2b5c320_0 .var "B", 31 0;
v0xaf2b5c3c0_0 .var "Cin", 0 0;
v0xaf2b5c460_0 .net "Cout", 0 0, L_0xaf2492b20;  1 drivers
v0xaf2b5c500_0 .net "P", 31 0, L_0xaf31638e0;  1 drivers
v0xaf2b5c5a0_0 .net "S", 31 0, L_0xaf3163980;  1 drivers
v0xaf2b5c640_0 .var "expected_sum", 32 0;
S_0xaf2b3cc00 .scope module, "dut" "RCA" 3 31, 4 4 0, S_0xaf2b3ca80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 32 "P";
    .port_info 5 /OUTPUT 32 "S";
P_0xaf2b44080 .param/l "N" 0 4 4, +C4<00000000000000000000000000100000>;
v0xaf2b57de0_0 .net "A", 31 0, v0xaf2b5c280_0;  1 drivers
v0xaf2b57e80_0 .net "B", 31 0, v0xaf2b5c320_0;  1 drivers
v0xaf2b57f20_0 .net "C", 31 0, L_0xaf3163840;  1 drivers
v0xaf2b5c000_0 .net "Cin", 0 0, v0xaf2b5c3c0_0;  1 drivers
v0xaf2b5c0a0_0 .net "Cout", 0 0, L_0xaf2492b20;  alias, 1 drivers
v0xaf2b5c140_0 .net "P", 31 0, L_0xaf31638e0;  alias, 1 drivers
v0xaf2b5c1e0_0 .net "S", 31 0, L_0xaf3163980;  alias, 1 drivers
L_0xaf2482f80 .part v0xaf2b5c280_0, 1, 1;
L_0xaf2483020 .part v0xaf2b5c320_0, 1, 1;
L_0xaf24830c0 .part L_0xaf3163840, 0, 1;
L_0xaf2483160 .part v0xaf2b5c280_0, 2, 1;
L_0xaf2483200 .part v0xaf2b5c320_0, 2, 1;
L_0xaf24832a0 .part L_0xaf3163840, 1, 1;
L_0xaf2483340 .part v0xaf2b5c280_0, 3, 1;
L_0xaf24833e0 .part v0xaf2b5c320_0, 3, 1;
L_0xaf2483480 .part L_0xaf3163840, 2, 1;
L_0xaf2483520 .part v0xaf2b5c280_0, 4, 1;
L_0xaf24835c0 .part v0xaf2b5c320_0, 4, 1;
L_0xaf2483660 .part L_0xaf3163840, 3, 1;
L_0xaf2483700 .part v0xaf2b5c280_0, 5, 1;
L_0xaf24837a0 .part v0xaf2b5c320_0, 5, 1;
L_0xaf2483840 .part L_0xaf3163840, 4, 1;
L_0xaf24838e0 .part v0xaf2b5c280_0, 6, 1;
L_0xaf2483980 .part v0xaf2b5c320_0, 6, 1;
L_0xaf2483ac0 .part L_0xaf3163840, 5, 1;
L_0xaf2483b60 .part v0xaf2b5c280_0, 7, 1;
L_0xaf2483c00 .part v0xaf2b5c320_0, 7, 1;
L_0xaf2483ca0 .part L_0xaf3163840, 6, 1;
L_0xaf2483a20 .part v0xaf2b5c280_0, 8, 1;
L_0xaf2483d40 .part v0xaf2b5c320_0, 8, 1;
L_0xaf2483de0 .part L_0xaf3163840, 7, 1;
L_0xaf2483e80 .part v0xaf2b5c280_0, 9, 1;
L_0xaf2483f20 .part v0xaf2b5c320_0, 9, 1;
L_0xaf2490000 .part L_0xaf3163840, 8, 1;
L_0xaf24900a0 .part v0xaf2b5c280_0, 10, 1;
L_0xaf2490140 .part v0xaf2b5c320_0, 10, 1;
L_0xaf24901e0 .part L_0xaf3163840, 9, 1;
L_0xaf2490280 .part v0xaf2b5c280_0, 11, 1;
L_0xaf2490320 .part v0xaf2b5c320_0, 11, 1;
L_0xaf24903c0 .part L_0xaf3163840, 10, 1;
L_0xaf2490460 .part v0xaf2b5c280_0, 12, 1;
L_0xaf2490500 .part v0xaf2b5c320_0, 12, 1;
L_0xaf24905a0 .part L_0xaf3163840, 11, 1;
L_0xaf2490640 .part v0xaf2b5c280_0, 13, 1;
L_0xaf24906e0 .part v0xaf2b5c320_0, 13, 1;
L_0xaf2490780 .part L_0xaf3163840, 12, 1;
L_0xaf2490820 .part v0xaf2b5c280_0, 14, 1;
L_0xaf24908c0 .part v0xaf2b5c320_0, 14, 1;
L_0xaf2490960 .part L_0xaf3163840, 13, 1;
L_0xaf2490a00 .part v0xaf2b5c280_0, 15, 1;
L_0xaf2490aa0 .part v0xaf2b5c320_0, 15, 1;
L_0xaf2490b40 .part L_0xaf3163840, 14, 1;
L_0xaf2490be0 .part v0xaf2b5c280_0, 16, 1;
L_0xaf2490c80 .part v0xaf2b5c320_0, 16, 1;
L_0xaf2490d20 .part L_0xaf3163840, 15, 1;
L_0xaf2490dc0 .part v0xaf2b5c280_0, 17, 1;
L_0xaf2490e60 .part v0xaf2b5c320_0, 17, 1;
L_0xaf2490f00 .part L_0xaf3163840, 16, 1;
L_0xaf2490fa0 .part v0xaf2b5c280_0, 18, 1;
L_0xaf2491040 .part v0xaf2b5c320_0, 18, 1;
L_0xaf24910e0 .part L_0xaf3163840, 17, 1;
L_0xaf2491180 .part v0xaf2b5c280_0, 19, 1;
L_0xaf2491220 .part v0xaf2b5c320_0, 19, 1;
L_0xaf24912c0 .part L_0xaf3163840, 18, 1;
L_0xaf2491360 .part v0xaf2b5c280_0, 20, 1;
L_0xaf2491400 .part v0xaf2b5c320_0, 20, 1;
L_0xaf24914a0 .part L_0xaf3163840, 19, 1;
L_0xaf2491540 .part v0xaf2b5c280_0, 21, 1;
L_0xaf24915e0 .part v0xaf2b5c320_0, 21, 1;
L_0xaf2491680 .part L_0xaf3163840, 20, 1;
L_0xaf2491720 .part v0xaf2b5c280_0, 22, 1;
L_0xaf24917c0 .part v0xaf2b5c320_0, 22, 1;
L_0xaf2491860 .part L_0xaf3163840, 21, 1;
L_0xaf2491900 .part v0xaf2b5c280_0, 23, 1;
L_0xaf24919a0 .part v0xaf2b5c320_0, 23, 1;
L_0xaf2491a40 .part L_0xaf3163840, 22, 1;
L_0xaf2491ae0 .part v0xaf2b5c280_0, 24, 1;
L_0xaf2491b80 .part v0xaf2b5c320_0, 24, 1;
L_0xaf2491c20 .part L_0xaf3163840, 23, 1;
L_0xaf2491cc0 .part v0xaf2b5c280_0, 25, 1;
L_0xaf2491d60 .part v0xaf2b5c320_0, 25, 1;
L_0xaf2491e00 .part L_0xaf3163840, 24, 1;
L_0xaf2491ea0 .part v0xaf2b5c280_0, 26, 1;
L_0xaf2491f40 .part v0xaf2b5c320_0, 26, 1;
L_0xaf2491fe0 .part L_0xaf3163840, 25, 1;
L_0xaf2492080 .part v0xaf2b5c280_0, 27, 1;
L_0xaf2492120 .part v0xaf2b5c320_0, 27, 1;
L_0xaf24921c0 .part L_0xaf3163840, 26, 1;
L_0xaf2492260 .part v0xaf2b5c280_0, 28, 1;
L_0xaf2492300 .part v0xaf2b5c320_0, 28, 1;
L_0xaf24923a0 .part L_0xaf3163840, 27, 1;
L_0xaf2492440 .part v0xaf2b5c280_0, 29, 1;
L_0xaf24924e0 .part v0xaf2b5c320_0, 29, 1;
L_0xaf2492580 .part L_0xaf3163840, 28, 1;
L_0xaf2492620 .part v0xaf2b5c280_0, 30, 1;
L_0xaf24926c0 .part v0xaf2b5c320_0, 30, 1;
L_0xaf2492760 .part L_0xaf3163840, 29, 1;
L_0xaf2492800 .part v0xaf2b5c280_0, 31, 1;
L_0xaf24928a0 .part v0xaf2b5c320_0, 31, 1;
L_0xaf2492940 .part L_0xaf3163840, 30, 1;
L_0xaf24929e0 .part v0xaf2b5c280_0, 0, 1;
L_0xaf2492a80 .part v0xaf2b5c320_0, 0, 1;
LS_0xaf3163840_0_0 .concat8 [ 1 1 1 1], L_0xaf249ad10, L_0xaf2485b90, L_0xaf2485e30, L_0xaf24860d0;
LS_0xaf3163840_0_4 .concat8 [ 1 1 1 1], L_0xaf2486370, L_0xaf2486610, L_0xaf24868b0, L_0xaf2486b50;
LS_0xaf3163840_0_8 .concat8 [ 1 1 1 1], L_0xaf2486df0, L_0xaf2487090, L_0xaf2487330, L_0xaf24875d0;
LS_0xaf3163840_0_12 .concat8 [ 1 1 1 1], L_0xaf2487870, L_0xaf2487b10, L_0xaf2487db0, L_0xaf2498070;
LS_0xaf3163840_0_16 .concat8 [ 1 1 1 1], L_0xaf2498310, L_0xaf24985b0, L_0xaf2498850, L_0xaf2498af0;
LS_0xaf3163840_0_20 .concat8 [ 1 1 1 1], L_0xaf2498d90, L_0xaf2499030, L_0xaf24992d0, L_0xaf2499570;
LS_0xaf3163840_0_24 .concat8 [ 1 1 1 1], L_0xaf2499810, L_0xaf2499ab0, L_0xaf2499d50, L_0xaf2499ff0;
LS_0xaf3163840_0_28 .concat8 [ 1 1 1 1], L_0xaf249a290, L_0xaf249a530, L_0xaf249a7d0, L_0xaf249aa70;
LS_0xaf3163840_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163840_0_0, LS_0xaf3163840_0_4, LS_0xaf3163840_0_8, LS_0xaf3163840_0_12;
LS_0xaf3163840_1_4 .concat8 [ 4 4 4 4], LS_0xaf3163840_0_16, LS_0xaf3163840_0_20, LS_0xaf3163840_0_24, LS_0xaf3163840_0_28;
L_0xaf3163840 .concat8 [ 16 16 0 0], LS_0xaf3163840_1_0, LS_0xaf3163840_1_4;
LS_0xaf31638e0_0_0 .concat8 [ 1 1 1 1], L_0xaf249aae0, L_0xaf2485960, L_0xaf2485c00, L_0xaf2485ea0;
LS_0xaf31638e0_0_4 .concat8 [ 1 1 1 1], L_0xaf2486140, L_0xaf24863e0, L_0xaf2486680, L_0xaf2486920;
LS_0xaf31638e0_0_8 .concat8 [ 1 1 1 1], L_0xaf2486bc0, L_0xaf2486e60, L_0xaf2487100, L_0xaf24873a0;
LS_0xaf31638e0_0_12 .concat8 [ 1 1 1 1], L_0xaf2487640, L_0xaf24878e0, L_0xaf2487b80, L_0xaf2487e20;
LS_0xaf31638e0_0_16 .concat8 [ 1 1 1 1], L_0xaf24980e0, L_0xaf2498380, L_0xaf2498620, L_0xaf24988c0;
LS_0xaf31638e0_0_20 .concat8 [ 1 1 1 1], L_0xaf2498b60, L_0xaf2498e00, L_0xaf24990a0, L_0xaf2499340;
LS_0xaf31638e0_0_24 .concat8 [ 1 1 1 1], L_0xaf24995e0, L_0xaf2499880, L_0xaf2499b20, L_0xaf2499dc0;
LS_0xaf31638e0_0_28 .concat8 [ 1 1 1 1], L_0xaf249a060, L_0xaf249a300, L_0xaf249a5a0, L_0xaf249a840;
LS_0xaf31638e0_1_0 .concat8 [ 4 4 4 4], LS_0xaf31638e0_0_0, LS_0xaf31638e0_0_4, LS_0xaf31638e0_0_8, LS_0xaf31638e0_0_12;
LS_0xaf31638e0_1_4 .concat8 [ 4 4 4 4], LS_0xaf31638e0_0_16, LS_0xaf31638e0_0_20, LS_0xaf31638e0_0_24, LS_0xaf31638e0_0_28;
L_0xaf31638e0 .concat8 [ 16 16 0 0], LS_0xaf31638e0_1_0, LS_0xaf31638e0_1_4;
LS_0xaf3163980_0_0 .concat8 [ 1 1 1 1], L_0xaf249ab50, L_0xaf24859d0, L_0xaf2485c70, L_0xaf2485f10;
LS_0xaf3163980_0_4 .concat8 [ 1 1 1 1], L_0xaf24861b0, L_0xaf2486450, L_0xaf24866f0, L_0xaf2486990;
LS_0xaf3163980_0_8 .concat8 [ 1 1 1 1], L_0xaf2486c30, L_0xaf2486ed0, L_0xaf2487170, L_0xaf2487410;
LS_0xaf3163980_0_12 .concat8 [ 1 1 1 1], L_0xaf24876b0, L_0xaf2487950, L_0xaf2487bf0, L_0xaf2487e90;
LS_0xaf3163980_0_16 .concat8 [ 1 1 1 1], L_0xaf2498150, L_0xaf24983f0, L_0xaf2498690, L_0xaf2498930;
LS_0xaf3163980_0_20 .concat8 [ 1 1 1 1], L_0xaf2498bd0, L_0xaf2498e70, L_0xaf2499110, L_0xaf24993b0;
LS_0xaf3163980_0_24 .concat8 [ 1 1 1 1], L_0xaf2499650, L_0xaf24998f0, L_0xaf2499b90, L_0xaf2499e30;
LS_0xaf3163980_0_28 .concat8 [ 1 1 1 1], L_0xaf249a0d0, L_0xaf249a370, L_0xaf249a610, L_0xaf249a8b0;
LS_0xaf3163980_1_0 .concat8 [ 4 4 4 4], LS_0xaf3163980_0_0, LS_0xaf3163980_0_4, LS_0xaf3163980_0_8, LS_0xaf3163980_0_12;
LS_0xaf3163980_1_4 .concat8 [ 4 4 4 4], LS_0xaf3163980_0_16, LS_0xaf3163980_0_20, LS_0xaf3163980_0_24, LS_0xaf3163980_0_28;
L_0xaf3163980 .concat8 [ 16 16 0 0], LS_0xaf3163980_1_0, LS_0xaf3163980_1_4;
L_0xaf2492b20 .part L_0xaf3163840, 31, 1;
S_0xaf2b3cd80 .scope generate, "adder[1]" "adder[1]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b440c0 .param/l "i" 1 4 21, +C4<01>;
S_0xaf2b3cf00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3cd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7c00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7c40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2485960/d .functor XOR 1, L_0xaf2482f80, L_0xaf2483020, C4<0>, C4<0>;
L_0xaf2485960 .delay 1 (1,1,1) L_0xaf2485960/d;
L_0xaf24859d0/d .functor XOR 1, L_0xaf2485960, L_0xaf24830c0, C4<0>, C4<0>;
L_0xaf24859d0 .delay 1 (1,1,1) L_0xaf24859d0/d;
L_0xaf2485a40/d .functor NAND 1, L_0xaf2482f80, L_0xaf2483020, C4<1>, C4<1>;
L_0xaf2485a40 .delay 1 (1,1,1) L_0xaf2485a40/d;
L_0xaf2485ab0/d .functor NAND 1, L_0xaf2482f80, L_0xaf24830c0, C4<1>, C4<1>;
L_0xaf2485ab0 .delay 1 (1,1,1) L_0xaf2485ab0/d;
L_0xaf2485b20/d .functor NAND 1, L_0xaf2483020, L_0xaf24830c0, C4<1>, C4<1>;
L_0xaf2485b20 .delay 1 (1,1,1) L_0xaf2485b20/d;
L_0xaf2485b90/d .functor NAND 1, L_0xaf2485a40, L_0xaf2485ab0, L_0xaf2485b20, C4<1>;
L_0xaf2485b90 .delay 1 (1,1,1) L_0xaf2485b90/d;
v0xaf2b40960_0 .net "Cin", 0 0, L_0xaf24830c0;  1 drivers
v0xaf2b40a00_0 .net "Cout", 0 0, L_0xaf2485b90;  1 drivers
v0xaf2b40aa0_0 .net "P", 0 0, L_0xaf2485960;  1 drivers
v0xaf2b40b40_0 .net "S", 0 0, L_0xaf24859d0;  1 drivers
v0xaf2b40be0_0 .net "a", 0 0, L_0xaf2482f80;  1 drivers
v0xaf2b40c80_0 .net "b", 0 0, L_0xaf2483020;  1 drivers
v0xaf2b40d20_0 .net "naCin", 0 0, L_0xaf2485ab0;  1 drivers
v0xaf2b40dc0_0 .net "nab", 0 0, L_0xaf2485a40;  1 drivers
v0xaf2b40e60_0 .net "nbCin", 0 0, L_0xaf2485b20;  1 drivers
S_0xaf2b3d080 .scope generate, "adder[2]" "adder[2]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44100 .param/l "i" 1 4 21, +C4<010>;
S_0xaf2b3d200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3d080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7c80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7cc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2485c00/d .functor XOR 1, L_0xaf2483160, L_0xaf2483200, C4<0>, C4<0>;
L_0xaf2485c00 .delay 1 (1,1,1) L_0xaf2485c00/d;
L_0xaf2485c70/d .functor XOR 1, L_0xaf2485c00, L_0xaf24832a0, C4<0>, C4<0>;
L_0xaf2485c70 .delay 1 (1,1,1) L_0xaf2485c70/d;
L_0xaf2485ce0/d .functor NAND 1, L_0xaf2483160, L_0xaf2483200, C4<1>, C4<1>;
L_0xaf2485ce0 .delay 1 (1,1,1) L_0xaf2485ce0/d;
L_0xaf2485d50/d .functor NAND 1, L_0xaf2483160, L_0xaf24832a0, C4<1>, C4<1>;
L_0xaf2485d50 .delay 1 (1,1,1) L_0xaf2485d50/d;
L_0xaf2485dc0/d .functor NAND 1, L_0xaf2483200, L_0xaf24832a0, C4<1>, C4<1>;
L_0xaf2485dc0 .delay 1 (1,1,1) L_0xaf2485dc0/d;
L_0xaf2485e30/d .functor NAND 1, L_0xaf2485ce0, L_0xaf2485d50, L_0xaf2485dc0, C4<1>;
L_0xaf2485e30 .delay 1 (1,1,1) L_0xaf2485e30/d;
v0xaf2b40f00_0 .net "Cin", 0 0, L_0xaf24832a0;  1 drivers
v0xaf2b40fa0_0 .net "Cout", 0 0, L_0xaf2485e30;  1 drivers
v0xaf2b41040_0 .net "P", 0 0, L_0xaf2485c00;  1 drivers
v0xaf2b410e0_0 .net "S", 0 0, L_0xaf2485c70;  1 drivers
v0xaf2b41180_0 .net "a", 0 0, L_0xaf2483160;  1 drivers
v0xaf2b41220_0 .net "b", 0 0, L_0xaf2483200;  1 drivers
v0xaf2b412c0_0 .net "naCin", 0 0, L_0xaf2485d50;  1 drivers
v0xaf2b41360_0 .net "nab", 0 0, L_0xaf2485ce0;  1 drivers
v0xaf2b41400_0 .net "nbCin", 0 0, L_0xaf2485dc0;  1 drivers
S_0xaf2b3d380 .scope generate, "adder[3]" "adder[3]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44140 .param/l "i" 1 4 21, +C4<011>;
S_0xaf2b3d500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3d380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7d00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7d40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2485ea0/d .functor XOR 1, L_0xaf2483340, L_0xaf24833e0, C4<0>, C4<0>;
L_0xaf2485ea0 .delay 1 (1,1,1) L_0xaf2485ea0/d;
L_0xaf2485f10/d .functor XOR 1, L_0xaf2485ea0, L_0xaf2483480, C4<0>, C4<0>;
L_0xaf2485f10 .delay 1 (1,1,1) L_0xaf2485f10/d;
L_0xaf2485f80/d .functor NAND 1, L_0xaf2483340, L_0xaf24833e0, C4<1>, C4<1>;
L_0xaf2485f80 .delay 1 (1,1,1) L_0xaf2485f80/d;
L_0xaf2485ff0/d .functor NAND 1, L_0xaf2483340, L_0xaf2483480, C4<1>, C4<1>;
L_0xaf2485ff0 .delay 1 (1,1,1) L_0xaf2485ff0/d;
L_0xaf2486060/d .functor NAND 1, L_0xaf24833e0, L_0xaf2483480, C4<1>, C4<1>;
L_0xaf2486060 .delay 1 (1,1,1) L_0xaf2486060/d;
L_0xaf24860d0/d .functor NAND 1, L_0xaf2485f80, L_0xaf2485ff0, L_0xaf2486060, C4<1>;
L_0xaf24860d0 .delay 1 (1,1,1) L_0xaf24860d0/d;
v0xaf2b414a0_0 .net "Cin", 0 0, L_0xaf2483480;  1 drivers
v0xaf2b41540_0 .net "Cout", 0 0, L_0xaf24860d0;  1 drivers
v0xaf2b415e0_0 .net "P", 0 0, L_0xaf2485ea0;  1 drivers
v0xaf2b41680_0 .net "S", 0 0, L_0xaf2485f10;  1 drivers
v0xaf2b41720_0 .net "a", 0 0, L_0xaf2483340;  1 drivers
v0xaf2b417c0_0 .net "b", 0 0, L_0xaf24833e0;  1 drivers
v0xaf2b41860_0 .net "naCin", 0 0, L_0xaf2485ff0;  1 drivers
v0xaf2b41900_0 .net "nab", 0 0, L_0xaf2485f80;  1 drivers
v0xaf2b419a0_0 .net "nbCin", 0 0, L_0xaf2486060;  1 drivers
S_0xaf2b3d680 .scope generate, "adder[4]" "adder[4]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44180 .param/l "i" 1 4 21, +C4<0100>;
S_0xaf2b3d800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3d680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7d80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7dc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2486140/d .functor XOR 1, L_0xaf2483520, L_0xaf24835c0, C4<0>, C4<0>;
L_0xaf2486140 .delay 1 (1,1,1) L_0xaf2486140/d;
L_0xaf24861b0/d .functor XOR 1, L_0xaf2486140, L_0xaf2483660, C4<0>, C4<0>;
L_0xaf24861b0 .delay 1 (1,1,1) L_0xaf24861b0/d;
L_0xaf2486220/d .functor NAND 1, L_0xaf2483520, L_0xaf24835c0, C4<1>, C4<1>;
L_0xaf2486220 .delay 1 (1,1,1) L_0xaf2486220/d;
L_0xaf2486290/d .functor NAND 1, L_0xaf2483520, L_0xaf2483660, C4<1>, C4<1>;
L_0xaf2486290 .delay 1 (1,1,1) L_0xaf2486290/d;
L_0xaf2486300/d .functor NAND 1, L_0xaf24835c0, L_0xaf2483660, C4<1>, C4<1>;
L_0xaf2486300 .delay 1 (1,1,1) L_0xaf2486300/d;
L_0xaf2486370/d .functor NAND 1, L_0xaf2486220, L_0xaf2486290, L_0xaf2486300, C4<1>;
L_0xaf2486370 .delay 1 (1,1,1) L_0xaf2486370/d;
v0xaf2b41a40_0 .net "Cin", 0 0, L_0xaf2483660;  1 drivers
v0xaf2b41ae0_0 .net "Cout", 0 0, L_0xaf2486370;  1 drivers
v0xaf2b41b80_0 .net "P", 0 0, L_0xaf2486140;  1 drivers
v0xaf2b41c20_0 .net "S", 0 0, L_0xaf24861b0;  1 drivers
v0xaf2b41cc0_0 .net "a", 0 0, L_0xaf2483520;  1 drivers
v0xaf2b41d60_0 .net "b", 0 0, L_0xaf24835c0;  1 drivers
v0xaf2b41e00_0 .net "naCin", 0 0, L_0xaf2486290;  1 drivers
v0xaf2b41ea0_0 .net "nab", 0 0, L_0xaf2486220;  1 drivers
v0xaf2b41f40_0 .net "nbCin", 0 0, L_0xaf2486300;  1 drivers
S_0xaf2b3d980 .scope generate, "adder[5]" "adder[5]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44200 .param/l "i" 1 4 21, +C4<0101>;
S_0xaf2b3db00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7e00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7e40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24863e0/d .functor XOR 1, L_0xaf2483700, L_0xaf24837a0, C4<0>, C4<0>;
L_0xaf24863e0 .delay 1 (1,1,1) L_0xaf24863e0/d;
L_0xaf2486450/d .functor XOR 1, L_0xaf24863e0, L_0xaf2483840, C4<0>, C4<0>;
L_0xaf2486450 .delay 1 (1,1,1) L_0xaf2486450/d;
L_0xaf24864c0/d .functor NAND 1, L_0xaf2483700, L_0xaf24837a0, C4<1>, C4<1>;
L_0xaf24864c0 .delay 1 (1,1,1) L_0xaf24864c0/d;
L_0xaf2486530/d .functor NAND 1, L_0xaf2483700, L_0xaf2483840, C4<1>, C4<1>;
L_0xaf2486530 .delay 1 (1,1,1) L_0xaf2486530/d;
L_0xaf24865a0/d .functor NAND 1, L_0xaf24837a0, L_0xaf2483840, C4<1>, C4<1>;
L_0xaf24865a0 .delay 1 (1,1,1) L_0xaf24865a0/d;
L_0xaf2486610/d .functor NAND 1, L_0xaf24864c0, L_0xaf2486530, L_0xaf24865a0, C4<1>;
L_0xaf2486610 .delay 1 (1,1,1) L_0xaf2486610/d;
v0xaf2b41fe0_0 .net "Cin", 0 0, L_0xaf2483840;  1 drivers
v0xaf2b42080_0 .net "Cout", 0 0, L_0xaf2486610;  1 drivers
v0xaf2b42120_0 .net "P", 0 0, L_0xaf24863e0;  1 drivers
v0xaf2b421c0_0 .net "S", 0 0, L_0xaf2486450;  1 drivers
v0xaf2b42260_0 .net "a", 0 0, L_0xaf2483700;  1 drivers
v0xaf2b42300_0 .net "b", 0 0, L_0xaf24837a0;  1 drivers
v0xaf2b423a0_0 .net "naCin", 0 0, L_0xaf2486530;  1 drivers
v0xaf2b42440_0 .net "nab", 0 0, L_0xaf24864c0;  1 drivers
v0xaf2b424e0_0 .net "nbCin", 0 0, L_0xaf24865a0;  1 drivers
S_0xaf2b3dc80 .scope generate, "adder[6]" "adder[6]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44240 .param/l "i" 1 4 21, +C4<0110>;
S_0xaf2b3de00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3dc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7e80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7ec0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2486680/d .functor XOR 1, L_0xaf24838e0, L_0xaf2483980, C4<0>, C4<0>;
L_0xaf2486680 .delay 1 (1,1,1) L_0xaf2486680/d;
L_0xaf24866f0/d .functor XOR 1, L_0xaf2486680, L_0xaf2483ac0, C4<0>, C4<0>;
L_0xaf24866f0 .delay 1 (1,1,1) L_0xaf24866f0/d;
L_0xaf2486760/d .functor NAND 1, L_0xaf24838e0, L_0xaf2483980, C4<1>, C4<1>;
L_0xaf2486760 .delay 1 (1,1,1) L_0xaf2486760/d;
L_0xaf24867d0/d .functor NAND 1, L_0xaf24838e0, L_0xaf2483ac0, C4<1>, C4<1>;
L_0xaf24867d0 .delay 1 (1,1,1) L_0xaf24867d0/d;
L_0xaf2486840/d .functor NAND 1, L_0xaf2483980, L_0xaf2483ac0, C4<1>, C4<1>;
L_0xaf2486840 .delay 1 (1,1,1) L_0xaf2486840/d;
L_0xaf24868b0/d .functor NAND 1, L_0xaf2486760, L_0xaf24867d0, L_0xaf2486840, C4<1>;
L_0xaf24868b0 .delay 1 (1,1,1) L_0xaf24868b0/d;
v0xaf2b42580_0 .net "Cin", 0 0, L_0xaf2483ac0;  1 drivers
v0xaf2b42620_0 .net "Cout", 0 0, L_0xaf24868b0;  1 drivers
v0xaf2b426c0_0 .net "P", 0 0, L_0xaf2486680;  1 drivers
v0xaf2b42760_0 .net "S", 0 0, L_0xaf24866f0;  1 drivers
v0xaf2b42800_0 .net "a", 0 0, L_0xaf24838e0;  1 drivers
v0xaf2b428a0_0 .net "b", 0 0, L_0xaf2483980;  1 drivers
v0xaf2b42940_0 .net "naCin", 0 0, L_0xaf24867d0;  1 drivers
v0xaf2b429e0_0 .net "nab", 0 0, L_0xaf2486760;  1 drivers
v0xaf2b42a80_0 .net "nbCin", 0 0, L_0xaf2486840;  1 drivers
S_0xaf2b3df80 .scope generate, "adder[7]" "adder[7]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44280 .param/l "i" 1 4 21, +C4<0111>;
S_0xaf2b3e100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3df80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7f00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7f40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2486920/d .functor XOR 1, L_0xaf2483b60, L_0xaf2483c00, C4<0>, C4<0>;
L_0xaf2486920 .delay 1 (1,1,1) L_0xaf2486920/d;
L_0xaf2486990/d .functor XOR 1, L_0xaf2486920, L_0xaf2483ca0, C4<0>, C4<0>;
L_0xaf2486990 .delay 1 (1,1,1) L_0xaf2486990/d;
L_0xaf2486a00/d .functor NAND 1, L_0xaf2483b60, L_0xaf2483c00, C4<1>, C4<1>;
L_0xaf2486a00 .delay 1 (1,1,1) L_0xaf2486a00/d;
L_0xaf2486a70/d .functor NAND 1, L_0xaf2483b60, L_0xaf2483ca0, C4<1>, C4<1>;
L_0xaf2486a70 .delay 1 (1,1,1) L_0xaf2486a70/d;
L_0xaf2486ae0/d .functor NAND 1, L_0xaf2483c00, L_0xaf2483ca0, C4<1>, C4<1>;
L_0xaf2486ae0 .delay 1 (1,1,1) L_0xaf2486ae0/d;
L_0xaf2486b50/d .functor NAND 1, L_0xaf2486a00, L_0xaf2486a70, L_0xaf2486ae0, C4<1>;
L_0xaf2486b50 .delay 1 (1,1,1) L_0xaf2486b50/d;
v0xaf2b42b20_0 .net "Cin", 0 0, L_0xaf2483ca0;  1 drivers
v0xaf2b42bc0_0 .net "Cout", 0 0, L_0xaf2486b50;  1 drivers
v0xaf2b42c60_0 .net "P", 0 0, L_0xaf2486920;  1 drivers
v0xaf2b42d00_0 .net "S", 0 0, L_0xaf2486990;  1 drivers
v0xaf2b42da0_0 .net "a", 0 0, L_0xaf2483b60;  1 drivers
v0xaf2b42e40_0 .net "b", 0 0, L_0xaf2483c00;  1 drivers
v0xaf2b42ee0_0 .net "naCin", 0 0, L_0xaf2486a70;  1 drivers
v0xaf2b42f80_0 .net "nab", 0 0, L_0xaf2486a00;  1 drivers
v0xaf2b43020_0 .net "nbCin", 0 0, L_0xaf2486ae0;  1 drivers
S_0xaf2b3e280 .scope generate, "adder[8]" "adder[8]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b442c0 .param/l "i" 1 4 21, +C4<01000>;
S_0xaf2b3e400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3e280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2af7f80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2af7fc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2486bc0/d .functor XOR 1, L_0xaf2483a20, L_0xaf2483d40, C4<0>, C4<0>;
L_0xaf2486bc0 .delay 1 (1,1,1) L_0xaf2486bc0/d;
L_0xaf2486c30/d .functor XOR 1, L_0xaf2486bc0, L_0xaf2483de0, C4<0>, C4<0>;
L_0xaf2486c30 .delay 1 (1,1,1) L_0xaf2486c30/d;
L_0xaf2486ca0/d .functor NAND 1, L_0xaf2483a20, L_0xaf2483d40, C4<1>, C4<1>;
L_0xaf2486ca0 .delay 1 (1,1,1) L_0xaf2486ca0/d;
L_0xaf2486d10/d .functor NAND 1, L_0xaf2483a20, L_0xaf2483de0, C4<1>, C4<1>;
L_0xaf2486d10 .delay 1 (1,1,1) L_0xaf2486d10/d;
L_0xaf2486d80/d .functor NAND 1, L_0xaf2483d40, L_0xaf2483de0, C4<1>, C4<1>;
L_0xaf2486d80 .delay 1 (1,1,1) L_0xaf2486d80/d;
L_0xaf2486df0/d .functor NAND 1, L_0xaf2486ca0, L_0xaf2486d10, L_0xaf2486d80, C4<1>;
L_0xaf2486df0 .delay 1 (1,1,1) L_0xaf2486df0/d;
v0xaf2b430c0_0 .net "Cin", 0 0, L_0xaf2483de0;  1 drivers
v0xaf2b43160_0 .net "Cout", 0 0, L_0xaf2486df0;  1 drivers
v0xaf2b43200_0 .net "P", 0 0, L_0xaf2486bc0;  1 drivers
v0xaf2b432a0_0 .net "S", 0 0, L_0xaf2486c30;  1 drivers
v0xaf2b43340_0 .net "a", 0 0, L_0xaf2483a20;  1 drivers
v0xaf2b433e0_0 .net "b", 0 0, L_0xaf2483d40;  1 drivers
v0xaf2b43480_0 .net "naCin", 0 0, L_0xaf2486d10;  1 drivers
v0xaf2b43520_0 .net "nab", 0 0, L_0xaf2486ca0;  1 drivers
v0xaf2b435c0_0 .net "nbCin", 0 0, L_0xaf2486d80;  1 drivers
S_0xaf2b3e580 .scope generate, "adder[9]" "adder[9]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b441c0 .param/l "i" 1 4 21, +C4<01001>;
S_0xaf2b3e700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3e580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48080 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b480c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2486e60/d .functor XOR 1, L_0xaf2483e80, L_0xaf2483f20, C4<0>, C4<0>;
L_0xaf2486e60 .delay 1 (1,1,1) L_0xaf2486e60/d;
L_0xaf2486ed0/d .functor XOR 1, L_0xaf2486e60, L_0xaf2490000, C4<0>, C4<0>;
L_0xaf2486ed0 .delay 1 (1,1,1) L_0xaf2486ed0/d;
L_0xaf2486f40/d .functor NAND 1, L_0xaf2483e80, L_0xaf2483f20, C4<1>, C4<1>;
L_0xaf2486f40 .delay 1 (1,1,1) L_0xaf2486f40/d;
L_0xaf2486fb0/d .functor NAND 1, L_0xaf2483e80, L_0xaf2490000, C4<1>, C4<1>;
L_0xaf2486fb0 .delay 1 (1,1,1) L_0xaf2486fb0/d;
L_0xaf2487020/d .functor NAND 1, L_0xaf2483f20, L_0xaf2490000, C4<1>, C4<1>;
L_0xaf2487020 .delay 1 (1,1,1) L_0xaf2487020/d;
L_0xaf2487090/d .functor NAND 1, L_0xaf2486f40, L_0xaf2486fb0, L_0xaf2487020, C4<1>;
L_0xaf2487090 .delay 1 (1,1,1) L_0xaf2487090/d;
v0xaf2b43660_0 .net "Cin", 0 0, L_0xaf2490000;  1 drivers
v0xaf2b43700_0 .net "Cout", 0 0, L_0xaf2487090;  1 drivers
v0xaf2b437a0_0 .net "P", 0 0, L_0xaf2486e60;  1 drivers
v0xaf2b43840_0 .net "S", 0 0, L_0xaf2486ed0;  1 drivers
v0xaf2b438e0_0 .net "a", 0 0, L_0xaf2483e80;  1 drivers
v0xaf2b43980_0 .net "b", 0 0, L_0xaf2483f20;  1 drivers
v0xaf2b43a20_0 .net "naCin", 0 0, L_0xaf2486fb0;  1 drivers
v0xaf2b43ac0_0 .net "nab", 0 0, L_0xaf2486f40;  1 drivers
v0xaf2b43b60_0 .net "nbCin", 0 0, L_0xaf2487020;  1 drivers
S_0xaf2b3e880 .scope generate, "adder[10]" "adder[10]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44300 .param/l "i" 1 4 21, +C4<01010>;
S_0xaf2b3ea00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3e880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48100 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48140 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2487100/d .functor XOR 1, L_0xaf24900a0, L_0xaf2490140, C4<0>, C4<0>;
L_0xaf2487100 .delay 1 (1,1,1) L_0xaf2487100/d;
L_0xaf2487170/d .functor XOR 1, L_0xaf2487100, L_0xaf24901e0, C4<0>, C4<0>;
L_0xaf2487170 .delay 1 (1,1,1) L_0xaf2487170/d;
L_0xaf24871e0/d .functor NAND 1, L_0xaf24900a0, L_0xaf2490140, C4<1>, C4<1>;
L_0xaf24871e0 .delay 1 (1,1,1) L_0xaf24871e0/d;
L_0xaf2487250/d .functor NAND 1, L_0xaf24900a0, L_0xaf24901e0, C4<1>, C4<1>;
L_0xaf2487250 .delay 1 (1,1,1) L_0xaf2487250/d;
L_0xaf24872c0/d .functor NAND 1, L_0xaf2490140, L_0xaf24901e0, C4<1>, C4<1>;
L_0xaf24872c0 .delay 1 (1,1,1) L_0xaf24872c0/d;
L_0xaf2487330/d .functor NAND 1, L_0xaf24871e0, L_0xaf2487250, L_0xaf24872c0, C4<1>;
L_0xaf2487330 .delay 1 (1,1,1) L_0xaf2487330/d;
v0xaf2b43c00_0 .net "Cin", 0 0, L_0xaf24901e0;  1 drivers
v0xaf2b43ca0_0 .net "Cout", 0 0, L_0xaf2487330;  1 drivers
v0xaf2b43d40_0 .net "P", 0 0, L_0xaf2487100;  1 drivers
v0xaf2b43de0_0 .net "S", 0 0, L_0xaf2487170;  1 drivers
v0xaf2b43e80_0 .net "a", 0 0, L_0xaf24900a0;  1 drivers
v0xaf2b43f20_0 .net "b", 0 0, L_0xaf2490140;  1 drivers
v0xaf2b4c000_0 .net "naCin", 0 0, L_0xaf2487250;  1 drivers
v0xaf2b4c0a0_0 .net "nab", 0 0, L_0xaf24871e0;  1 drivers
v0xaf2b4c140_0 .net "nbCin", 0 0, L_0xaf24872c0;  1 drivers
S_0xaf2b3eb80 .scope generate, "adder[11]" "adder[11]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44340 .param/l "i" 1 4 21, +C4<01011>;
S_0xaf2b3ed00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3eb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48180 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b481c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24873a0/d .functor XOR 1, L_0xaf2490280, L_0xaf2490320, C4<0>, C4<0>;
L_0xaf24873a0 .delay 1 (1,1,1) L_0xaf24873a0/d;
L_0xaf2487410/d .functor XOR 1, L_0xaf24873a0, L_0xaf24903c0, C4<0>, C4<0>;
L_0xaf2487410 .delay 1 (1,1,1) L_0xaf2487410/d;
L_0xaf2487480/d .functor NAND 1, L_0xaf2490280, L_0xaf2490320, C4<1>, C4<1>;
L_0xaf2487480 .delay 1 (1,1,1) L_0xaf2487480/d;
L_0xaf24874f0/d .functor NAND 1, L_0xaf2490280, L_0xaf24903c0, C4<1>, C4<1>;
L_0xaf24874f0 .delay 1 (1,1,1) L_0xaf24874f0/d;
L_0xaf2487560/d .functor NAND 1, L_0xaf2490320, L_0xaf24903c0, C4<1>, C4<1>;
L_0xaf2487560 .delay 1 (1,1,1) L_0xaf2487560/d;
L_0xaf24875d0/d .functor NAND 1, L_0xaf2487480, L_0xaf24874f0, L_0xaf2487560, C4<1>;
L_0xaf24875d0 .delay 1 (1,1,1) L_0xaf24875d0/d;
v0xaf2b4c1e0_0 .net "Cin", 0 0, L_0xaf24903c0;  1 drivers
v0xaf2b4c280_0 .net "Cout", 0 0, L_0xaf24875d0;  1 drivers
v0xaf2b4c320_0 .net "P", 0 0, L_0xaf24873a0;  1 drivers
v0xaf2b4c3c0_0 .net "S", 0 0, L_0xaf2487410;  1 drivers
v0xaf2b4c460_0 .net "a", 0 0, L_0xaf2490280;  1 drivers
v0xaf2b4c500_0 .net "b", 0 0, L_0xaf2490320;  1 drivers
v0xaf2b4c5a0_0 .net "naCin", 0 0, L_0xaf24874f0;  1 drivers
v0xaf2b4c640_0 .net "nab", 0 0, L_0xaf2487480;  1 drivers
v0xaf2b4c6e0_0 .net "nbCin", 0 0, L_0xaf2487560;  1 drivers
S_0xaf2b3ee80 .scope generate, "adder[12]" "adder[12]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44380 .param/l "i" 1 4 21, +C4<01100>;
S_0xaf2b3f000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3ee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48200 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48240 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2487640/d .functor XOR 1, L_0xaf2490460, L_0xaf2490500, C4<0>, C4<0>;
L_0xaf2487640 .delay 1 (1,1,1) L_0xaf2487640/d;
L_0xaf24876b0/d .functor XOR 1, L_0xaf2487640, L_0xaf24905a0, C4<0>, C4<0>;
L_0xaf24876b0 .delay 1 (1,1,1) L_0xaf24876b0/d;
L_0xaf2487720/d .functor NAND 1, L_0xaf2490460, L_0xaf2490500, C4<1>, C4<1>;
L_0xaf2487720 .delay 1 (1,1,1) L_0xaf2487720/d;
L_0xaf2487790/d .functor NAND 1, L_0xaf2490460, L_0xaf24905a0, C4<1>, C4<1>;
L_0xaf2487790 .delay 1 (1,1,1) L_0xaf2487790/d;
L_0xaf2487800/d .functor NAND 1, L_0xaf2490500, L_0xaf24905a0, C4<1>, C4<1>;
L_0xaf2487800 .delay 1 (1,1,1) L_0xaf2487800/d;
L_0xaf2487870/d .functor NAND 1, L_0xaf2487720, L_0xaf2487790, L_0xaf2487800, C4<1>;
L_0xaf2487870 .delay 1 (1,1,1) L_0xaf2487870/d;
v0xaf2b4c780_0 .net "Cin", 0 0, L_0xaf24905a0;  1 drivers
v0xaf2b4c820_0 .net "Cout", 0 0, L_0xaf2487870;  1 drivers
v0xaf2b4c8c0_0 .net "P", 0 0, L_0xaf2487640;  1 drivers
v0xaf2b4c960_0 .net "S", 0 0, L_0xaf24876b0;  1 drivers
v0xaf2b4ca00_0 .net "a", 0 0, L_0xaf2490460;  1 drivers
v0xaf2b4caa0_0 .net "b", 0 0, L_0xaf2490500;  1 drivers
v0xaf2b4cb40_0 .net "naCin", 0 0, L_0xaf2487790;  1 drivers
v0xaf2b4cbe0_0 .net "nab", 0 0, L_0xaf2487720;  1 drivers
v0xaf2b4cc80_0 .net "nbCin", 0 0, L_0xaf2487800;  1 drivers
S_0xaf2b3f180 .scope generate, "adder[13]" "adder[13]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b443c0 .param/l "i" 1 4 21, +C4<01101>;
S_0xaf2b3f300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3f180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48280 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b482c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24878e0/d .functor XOR 1, L_0xaf2490640, L_0xaf24906e0, C4<0>, C4<0>;
L_0xaf24878e0 .delay 1 (1,1,1) L_0xaf24878e0/d;
L_0xaf2487950/d .functor XOR 1, L_0xaf24878e0, L_0xaf2490780, C4<0>, C4<0>;
L_0xaf2487950 .delay 1 (1,1,1) L_0xaf2487950/d;
L_0xaf24879c0/d .functor NAND 1, L_0xaf2490640, L_0xaf24906e0, C4<1>, C4<1>;
L_0xaf24879c0 .delay 1 (1,1,1) L_0xaf24879c0/d;
L_0xaf2487a30/d .functor NAND 1, L_0xaf2490640, L_0xaf2490780, C4<1>, C4<1>;
L_0xaf2487a30 .delay 1 (1,1,1) L_0xaf2487a30/d;
L_0xaf2487aa0/d .functor NAND 1, L_0xaf24906e0, L_0xaf2490780, C4<1>, C4<1>;
L_0xaf2487aa0 .delay 1 (1,1,1) L_0xaf2487aa0/d;
L_0xaf2487b10/d .functor NAND 1, L_0xaf24879c0, L_0xaf2487a30, L_0xaf2487aa0, C4<1>;
L_0xaf2487b10 .delay 1 (1,1,1) L_0xaf2487b10/d;
v0xaf2b4cd20_0 .net "Cin", 0 0, L_0xaf2490780;  1 drivers
v0xaf2b4cdc0_0 .net "Cout", 0 0, L_0xaf2487b10;  1 drivers
v0xaf2b4ce60_0 .net "P", 0 0, L_0xaf24878e0;  1 drivers
v0xaf2b4cf00_0 .net "S", 0 0, L_0xaf2487950;  1 drivers
v0xaf2b4cfa0_0 .net "a", 0 0, L_0xaf2490640;  1 drivers
v0xaf2b4d040_0 .net "b", 0 0, L_0xaf24906e0;  1 drivers
v0xaf2b4d0e0_0 .net "naCin", 0 0, L_0xaf2487a30;  1 drivers
v0xaf2b4d180_0 .net "nab", 0 0, L_0xaf24879c0;  1 drivers
v0xaf2b4d220_0 .net "nbCin", 0 0, L_0xaf2487aa0;  1 drivers
S_0xaf2b3f480 .scope generate, "adder[14]" "adder[14]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44400 .param/l "i" 1 4 21, +C4<01110>;
S_0xaf2b3f600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48300 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48340 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2487b80/d .functor XOR 1, L_0xaf2490820, L_0xaf24908c0, C4<0>, C4<0>;
L_0xaf2487b80 .delay 1 (1,1,1) L_0xaf2487b80/d;
L_0xaf2487bf0/d .functor XOR 1, L_0xaf2487b80, L_0xaf2490960, C4<0>, C4<0>;
L_0xaf2487bf0 .delay 1 (1,1,1) L_0xaf2487bf0/d;
L_0xaf2487c60/d .functor NAND 1, L_0xaf2490820, L_0xaf24908c0, C4<1>, C4<1>;
L_0xaf2487c60 .delay 1 (1,1,1) L_0xaf2487c60/d;
L_0xaf2487cd0/d .functor NAND 1, L_0xaf2490820, L_0xaf2490960, C4<1>, C4<1>;
L_0xaf2487cd0 .delay 1 (1,1,1) L_0xaf2487cd0/d;
L_0xaf2487d40/d .functor NAND 1, L_0xaf24908c0, L_0xaf2490960, C4<1>, C4<1>;
L_0xaf2487d40 .delay 1 (1,1,1) L_0xaf2487d40/d;
L_0xaf2487db0/d .functor NAND 1, L_0xaf2487c60, L_0xaf2487cd0, L_0xaf2487d40, C4<1>;
L_0xaf2487db0 .delay 1 (1,1,1) L_0xaf2487db0/d;
v0xaf2b4d2c0_0 .net "Cin", 0 0, L_0xaf2490960;  1 drivers
v0xaf2b4d360_0 .net "Cout", 0 0, L_0xaf2487db0;  1 drivers
v0xaf2b4d400_0 .net "P", 0 0, L_0xaf2487b80;  1 drivers
v0xaf2b4d4a0_0 .net "S", 0 0, L_0xaf2487bf0;  1 drivers
v0xaf2b4d540_0 .net "a", 0 0, L_0xaf2490820;  1 drivers
v0xaf2b4d5e0_0 .net "b", 0 0, L_0xaf24908c0;  1 drivers
v0xaf2b4d680_0 .net "naCin", 0 0, L_0xaf2487cd0;  1 drivers
v0xaf2b4d720_0 .net "nab", 0 0, L_0xaf2487c60;  1 drivers
v0xaf2b4d7c0_0 .net "nbCin", 0 0, L_0xaf2487d40;  1 drivers
S_0xaf2b3f780 .scope generate, "adder[15]" "adder[15]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44440 .param/l "i" 1 4 21, +C4<01111>;
S_0xaf2b3f900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48380 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b483c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2487e20/d .functor XOR 1, L_0xaf2490a00, L_0xaf2490aa0, C4<0>, C4<0>;
L_0xaf2487e20 .delay 1 (1,1,1) L_0xaf2487e20/d;
L_0xaf2487e90/d .functor XOR 1, L_0xaf2487e20, L_0xaf2490b40, C4<0>, C4<0>;
L_0xaf2487e90 .delay 1 (1,1,1) L_0xaf2487e90/d;
L_0xaf2487f00/d .functor NAND 1, L_0xaf2490a00, L_0xaf2490aa0, C4<1>, C4<1>;
L_0xaf2487f00 .delay 1 (1,1,1) L_0xaf2487f00/d;
L_0xaf2487f70/d .functor NAND 1, L_0xaf2490a00, L_0xaf2490b40, C4<1>, C4<1>;
L_0xaf2487f70 .delay 1 (1,1,1) L_0xaf2487f70/d;
L_0xaf2498000/d .functor NAND 1, L_0xaf2490aa0, L_0xaf2490b40, C4<1>, C4<1>;
L_0xaf2498000 .delay 1 (1,1,1) L_0xaf2498000/d;
L_0xaf2498070/d .functor NAND 1, L_0xaf2487f00, L_0xaf2487f70, L_0xaf2498000, C4<1>;
L_0xaf2498070 .delay 1 (1,1,1) L_0xaf2498070/d;
v0xaf2b4d860_0 .net "Cin", 0 0, L_0xaf2490b40;  1 drivers
v0xaf2b4d900_0 .net "Cout", 0 0, L_0xaf2498070;  1 drivers
v0xaf2b4d9a0_0 .net "P", 0 0, L_0xaf2487e20;  1 drivers
v0xaf2b4da40_0 .net "S", 0 0, L_0xaf2487e90;  1 drivers
v0xaf2b4dae0_0 .net "a", 0 0, L_0xaf2490a00;  1 drivers
v0xaf2b4db80_0 .net "b", 0 0, L_0xaf2490aa0;  1 drivers
v0xaf2b4dc20_0 .net "naCin", 0 0, L_0xaf2487f70;  1 drivers
v0xaf2b4dcc0_0 .net "nab", 0 0, L_0xaf2487f00;  1 drivers
v0xaf2b4dd60_0 .net "nbCin", 0 0, L_0xaf2498000;  1 drivers
S_0xaf2b3fa80 .scope generate, "adder[16]" "adder[16]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44480 .param/l "i" 1 4 21, +C4<010000>;
S_0xaf2b3fc00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3fa80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48400 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48440 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24980e0/d .functor XOR 1, L_0xaf2490be0, L_0xaf2490c80, C4<0>, C4<0>;
L_0xaf24980e0 .delay 1 (1,1,1) L_0xaf24980e0/d;
L_0xaf2498150/d .functor XOR 1, L_0xaf24980e0, L_0xaf2490d20, C4<0>, C4<0>;
L_0xaf2498150 .delay 1 (1,1,1) L_0xaf2498150/d;
L_0xaf24981c0/d .functor NAND 1, L_0xaf2490be0, L_0xaf2490c80, C4<1>, C4<1>;
L_0xaf24981c0 .delay 1 (1,1,1) L_0xaf24981c0/d;
L_0xaf2498230/d .functor NAND 1, L_0xaf2490be0, L_0xaf2490d20, C4<1>, C4<1>;
L_0xaf2498230 .delay 1 (1,1,1) L_0xaf2498230/d;
L_0xaf24982a0/d .functor NAND 1, L_0xaf2490c80, L_0xaf2490d20, C4<1>, C4<1>;
L_0xaf24982a0 .delay 1 (1,1,1) L_0xaf24982a0/d;
L_0xaf2498310/d .functor NAND 1, L_0xaf24981c0, L_0xaf2498230, L_0xaf24982a0, C4<1>;
L_0xaf2498310 .delay 1 (1,1,1) L_0xaf2498310/d;
v0xaf2b4de00_0 .net "Cin", 0 0, L_0xaf2490d20;  1 drivers
v0xaf2b4dea0_0 .net "Cout", 0 0, L_0xaf2498310;  1 drivers
v0xaf2b4df40_0 .net "P", 0 0, L_0xaf24980e0;  1 drivers
v0xaf2b4dfe0_0 .net "S", 0 0, L_0xaf2498150;  1 drivers
v0xaf2b4e080_0 .net "a", 0 0, L_0xaf2490be0;  1 drivers
v0xaf2b4e120_0 .net "b", 0 0, L_0xaf2490c80;  1 drivers
v0xaf2b4e1c0_0 .net "naCin", 0 0, L_0xaf2498230;  1 drivers
v0xaf2b4e260_0 .net "nab", 0 0, L_0xaf24981c0;  1 drivers
v0xaf2b4e300_0 .net "nbCin", 0 0, L_0xaf24982a0;  1 drivers
S_0xaf2b3fd80 .scope generate, "adder[17]" "adder[17]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b444c0 .param/l "i" 1 4 21, +C4<010001>;
S_0xaf2b50000 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b3fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48000 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48040 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2498380/d .functor XOR 1, L_0xaf2490dc0, L_0xaf2490e60, C4<0>, C4<0>;
L_0xaf2498380 .delay 1 (1,1,1) L_0xaf2498380/d;
L_0xaf24983f0/d .functor XOR 1, L_0xaf2498380, L_0xaf2490f00, C4<0>, C4<0>;
L_0xaf24983f0 .delay 1 (1,1,1) L_0xaf24983f0/d;
L_0xaf2498460/d .functor NAND 1, L_0xaf2490dc0, L_0xaf2490e60, C4<1>, C4<1>;
L_0xaf2498460 .delay 1 (1,1,1) L_0xaf2498460/d;
L_0xaf24984d0/d .functor NAND 1, L_0xaf2490dc0, L_0xaf2490f00, C4<1>, C4<1>;
L_0xaf24984d0 .delay 1 (1,1,1) L_0xaf24984d0/d;
L_0xaf2498540/d .functor NAND 1, L_0xaf2490e60, L_0xaf2490f00, C4<1>, C4<1>;
L_0xaf2498540 .delay 1 (1,1,1) L_0xaf2498540/d;
L_0xaf24985b0/d .functor NAND 1, L_0xaf2498460, L_0xaf24984d0, L_0xaf2498540, C4<1>;
L_0xaf24985b0 .delay 1 (1,1,1) L_0xaf24985b0/d;
v0xaf2b4e3a0_0 .net "Cin", 0 0, L_0xaf2490f00;  1 drivers
v0xaf2b4e440_0 .net "Cout", 0 0, L_0xaf24985b0;  1 drivers
v0xaf2b4e4e0_0 .net "P", 0 0, L_0xaf2498380;  1 drivers
v0xaf2b4e580_0 .net "S", 0 0, L_0xaf24983f0;  1 drivers
v0xaf2b4e620_0 .net "a", 0 0, L_0xaf2490dc0;  1 drivers
v0xaf2b4e6c0_0 .net "b", 0 0, L_0xaf2490e60;  1 drivers
v0xaf2b4e760_0 .net "naCin", 0 0, L_0xaf24984d0;  1 drivers
v0xaf2b4e800_0 .net "nab", 0 0, L_0xaf2498460;  1 drivers
v0xaf2b4e8a0_0 .net "nbCin", 0 0, L_0xaf2498540;  1 drivers
S_0xaf2b50180 .scope generate, "adder[18]" "adder[18]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44500 .param/l "i" 1 4 21, +C4<010010>;
S_0xaf2b50300 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b50180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48480 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b484c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2498620/d .functor XOR 1, L_0xaf2490fa0, L_0xaf2491040, C4<0>, C4<0>;
L_0xaf2498620 .delay 1 (1,1,1) L_0xaf2498620/d;
L_0xaf2498690/d .functor XOR 1, L_0xaf2498620, L_0xaf24910e0, C4<0>, C4<0>;
L_0xaf2498690 .delay 1 (1,1,1) L_0xaf2498690/d;
L_0xaf2498700/d .functor NAND 1, L_0xaf2490fa0, L_0xaf2491040, C4<1>, C4<1>;
L_0xaf2498700 .delay 1 (1,1,1) L_0xaf2498700/d;
L_0xaf2498770/d .functor NAND 1, L_0xaf2490fa0, L_0xaf24910e0, C4<1>, C4<1>;
L_0xaf2498770 .delay 1 (1,1,1) L_0xaf2498770/d;
L_0xaf24987e0/d .functor NAND 1, L_0xaf2491040, L_0xaf24910e0, C4<1>, C4<1>;
L_0xaf24987e0 .delay 1 (1,1,1) L_0xaf24987e0/d;
L_0xaf2498850/d .functor NAND 1, L_0xaf2498700, L_0xaf2498770, L_0xaf24987e0, C4<1>;
L_0xaf2498850 .delay 1 (1,1,1) L_0xaf2498850/d;
v0xaf2b4e940_0 .net "Cin", 0 0, L_0xaf24910e0;  1 drivers
v0xaf2b4e9e0_0 .net "Cout", 0 0, L_0xaf2498850;  1 drivers
v0xaf2b4ea80_0 .net "P", 0 0, L_0xaf2498620;  1 drivers
v0xaf2b4eb20_0 .net "S", 0 0, L_0xaf2498690;  1 drivers
v0xaf2b4ebc0_0 .net "a", 0 0, L_0xaf2490fa0;  1 drivers
v0xaf2b4ec60_0 .net "b", 0 0, L_0xaf2491040;  1 drivers
v0xaf2b4ed00_0 .net "naCin", 0 0, L_0xaf2498770;  1 drivers
v0xaf2b4eda0_0 .net "nab", 0 0, L_0xaf2498700;  1 drivers
v0xaf2b4ee40_0 .net "nbCin", 0 0, L_0xaf24987e0;  1 drivers
S_0xaf2b50480 .scope generate, "adder[19]" "adder[19]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44540 .param/l "i" 1 4 21, +C4<010011>;
S_0xaf2b50600 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b50480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48500 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48540 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24988c0/d .functor XOR 1, L_0xaf2491180, L_0xaf2491220, C4<0>, C4<0>;
L_0xaf24988c0 .delay 1 (1,1,1) L_0xaf24988c0/d;
L_0xaf2498930/d .functor XOR 1, L_0xaf24988c0, L_0xaf24912c0, C4<0>, C4<0>;
L_0xaf2498930 .delay 1 (1,1,1) L_0xaf2498930/d;
L_0xaf24989a0/d .functor NAND 1, L_0xaf2491180, L_0xaf2491220, C4<1>, C4<1>;
L_0xaf24989a0 .delay 1 (1,1,1) L_0xaf24989a0/d;
L_0xaf2498a10/d .functor NAND 1, L_0xaf2491180, L_0xaf24912c0, C4<1>, C4<1>;
L_0xaf2498a10 .delay 1 (1,1,1) L_0xaf2498a10/d;
L_0xaf2498a80/d .functor NAND 1, L_0xaf2491220, L_0xaf24912c0, C4<1>, C4<1>;
L_0xaf2498a80 .delay 1 (1,1,1) L_0xaf2498a80/d;
L_0xaf2498af0/d .functor NAND 1, L_0xaf24989a0, L_0xaf2498a10, L_0xaf2498a80, C4<1>;
L_0xaf2498af0 .delay 1 (1,1,1) L_0xaf2498af0/d;
v0xaf2b4eee0_0 .net "Cin", 0 0, L_0xaf24912c0;  1 drivers
v0xaf2b4ef80_0 .net "Cout", 0 0, L_0xaf2498af0;  1 drivers
v0xaf2b4f020_0 .net "P", 0 0, L_0xaf24988c0;  1 drivers
v0xaf2b4f0c0_0 .net "S", 0 0, L_0xaf2498930;  1 drivers
v0xaf2b4f160_0 .net "a", 0 0, L_0xaf2491180;  1 drivers
v0xaf2b4f200_0 .net "b", 0 0, L_0xaf2491220;  1 drivers
v0xaf2b4f2a0_0 .net "naCin", 0 0, L_0xaf2498a10;  1 drivers
v0xaf2b4f340_0 .net "nab", 0 0, L_0xaf24989a0;  1 drivers
v0xaf2b4f3e0_0 .net "nbCin", 0 0, L_0xaf2498a80;  1 drivers
S_0xaf2b50780 .scope generate, "adder[20]" "adder[20]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44580 .param/l "i" 1 4 21, +C4<010100>;
S_0xaf2b50900 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b50780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48580 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b485c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2498b60/d .functor XOR 1, L_0xaf2491360, L_0xaf2491400, C4<0>, C4<0>;
L_0xaf2498b60 .delay 1 (1,1,1) L_0xaf2498b60/d;
L_0xaf2498bd0/d .functor XOR 1, L_0xaf2498b60, L_0xaf24914a0, C4<0>, C4<0>;
L_0xaf2498bd0 .delay 1 (1,1,1) L_0xaf2498bd0/d;
L_0xaf2498c40/d .functor NAND 1, L_0xaf2491360, L_0xaf2491400, C4<1>, C4<1>;
L_0xaf2498c40 .delay 1 (1,1,1) L_0xaf2498c40/d;
L_0xaf2498cb0/d .functor NAND 1, L_0xaf2491360, L_0xaf24914a0, C4<1>, C4<1>;
L_0xaf2498cb0 .delay 1 (1,1,1) L_0xaf2498cb0/d;
L_0xaf2498d20/d .functor NAND 1, L_0xaf2491400, L_0xaf24914a0, C4<1>, C4<1>;
L_0xaf2498d20 .delay 1 (1,1,1) L_0xaf2498d20/d;
L_0xaf2498d90/d .functor NAND 1, L_0xaf2498c40, L_0xaf2498cb0, L_0xaf2498d20, C4<1>;
L_0xaf2498d90 .delay 1 (1,1,1) L_0xaf2498d90/d;
v0xaf2b4f480_0 .net "Cin", 0 0, L_0xaf24914a0;  1 drivers
v0xaf2b4f520_0 .net "Cout", 0 0, L_0xaf2498d90;  1 drivers
v0xaf2b4f5c0_0 .net "P", 0 0, L_0xaf2498b60;  1 drivers
v0xaf2b4f660_0 .net "S", 0 0, L_0xaf2498bd0;  1 drivers
v0xaf2b4f700_0 .net "a", 0 0, L_0xaf2491360;  1 drivers
v0xaf2b4f7a0_0 .net "b", 0 0, L_0xaf2491400;  1 drivers
v0xaf2b4f840_0 .net "naCin", 0 0, L_0xaf2498cb0;  1 drivers
v0xaf2b4f8e0_0 .net "nab", 0 0, L_0xaf2498c40;  1 drivers
v0xaf2b4f980_0 .net "nbCin", 0 0, L_0xaf2498d20;  1 drivers
S_0xaf2b50a80 .scope generate, "adder[21]" "adder[21]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b445c0 .param/l "i" 1 4 21, +C4<010101>;
S_0xaf2b50c00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b50a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48600 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48640 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2498e00/d .functor XOR 1, L_0xaf2491540, L_0xaf24915e0, C4<0>, C4<0>;
L_0xaf2498e00 .delay 1 (1,1,1) L_0xaf2498e00/d;
L_0xaf2498e70/d .functor XOR 1, L_0xaf2498e00, L_0xaf2491680, C4<0>, C4<0>;
L_0xaf2498e70 .delay 1 (1,1,1) L_0xaf2498e70/d;
L_0xaf2498ee0/d .functor NAND 1, L_0xaf2491540, L_0xaf24915e0, C4<1>, C4<1>;
L_0xaf2498ee0 .delay 1 (1,1,1) L_0xaf2498ee0/d;
L_0xaf2498f50/d .functor NAND 1, L_0xaf2491540, L_0xaf2491680, C4<1>, C4<1>;
L_0xaf2498f50 .delay 1 (1,1,1) L_0xaf2498f50/d;
L_0xaf2498fc0/d .functor NAND 1, L_0xaf24915e0, L_0xaf2491680, C4<1>, C4<1>;
L_0xaf2498fc0 .delay 1 (1,1,1) L_0xaf2498fc0/d;
L_0xaf2499030/d .functor NAND 1, L_0xaf2498ee0, L_0xaf2498f50, L_0xaf2498fc0, C4<1>;
L_0xaf2499030 .delay 1 (1,1,1) L_0xaf2499030/d;
v0xaf2b4fa20_0 .net "Cin", 0 0, L_0xaf2491680;  1 drivers
v0xaf2b4fac0_0 .net "Cout", 0 0, L_0xaf2499030;  1 drivers
v0xaf2b4fb60_0 .net "P", 0 0, L_0xaf2498e00;  1 drivers
v0xaf2b4fc00_0 .net "S", 0 0, L_0xaf2498e70;  1 drivers
v0xaf2b4fca0_0 .net "a", 0 0, L_0xaf2491540;  1 drivers
v0xaf2b4fd40_0 .net "b", 0 0, L_0xaf24915e0;  1 drivers
v0xaf2b4fde0_0 .net "naCin", 0 0, L_0xaf2498f50;  1 drivers
v0xaf2b4fe80_0 .net "nab", 0 0, L_0xaf2498ee0;  1 drivers
v0xaf2b4ff20_0 .net "nbCin", 0 0, L_0xaf2498fc0;  1 drivers
S_0xaf2b50d80 .scope generate, "adder[22]" "adder[22]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44600 .param/l "i" 1 4 21, +C4<010110>;
S_0xaf2b50f00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b50d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48680 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b486c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24990a0/d .functor XOR 1, L_0xaf2491720, L_0xaf24917c0, C4<0>, C4<0>;
L_0xaf24990a0 .delay 1 (1,1,1) L_0xaf24990a0/d;
L_0xaf2499110/d .functor XOR 1, L_0xaf24990a0, L_0xaf2491860, C4<0>, C4<0>;
L_0xaf2499110 .delay 1 (1,1,1) L_0xaf2499110/d;
L_0xaf2499180/d .functor NAND 1, L_0xaf2491720, L_0xaf24917c0, C4<1>, C4<1>;
L_0xaf2499180 .delay 1 (1,1,1) L_0xaf2499180/d;
L_0xaf24991f0/d .functor NAND 1, L_0xaf2491720, L_0xaf2491860, C4<1>, C4<1>;
L_0xaf24991f0 .delay 1 (1,1,1) L_0xaf24991f0/d;
L_0xaf2499260/d .functor NAND 1, L_0xaf24917c0, L_0xaf2491860, C4<1>, C4<1>;
L_0xaf2499260 .delay 1 (1,1,1) L_0xaf2499260/d;
L_0xaf24992d0/d .functor NAND 1, L_0xaf2499180, L_0xaf24991f0, L_0xaf2499260, C4<1>;
L_0xaf24992d0 .delay 1 (1,1,1) L_0xaf24992d0/d;
v0xaf2b54000_0 .net "Cin", 0 0, L_0xaf2491860;  1 drivers
v0xaf2b540a0_0 .net "Cout", 0 0, L_0xaf24992d0;  1 drivers
v0xaf2b54140_0 .net "P", 0 0, L_0xaf24990a0;  1 drivers
v0xaf2b541e0_0 .net "S", 0 0, L_0xaf2499110;  1 drivers
v0xaf2b54280_0 .net "a", 0 0, L_0xaf2491720;  1 drivers
v0xaf2b54320_0 .net "b", 0 0, L_0xaf24917c0;  1 drivers
v0xaf2b543c0_0 .net "naCin", 0 0, L_0xaf24991f0;  1 drivers
v0xaf2b54460_0 .net "nab", 0 0, L_0xaf2499180;  1 drivers
v0xaf2b54500_0 .net "nbCin", 0 0, L_0xaf2499260;  1 drivers
S_0xaf2b51080 .scope generate, "adder[23]" "adder[23]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44640 .param/l "i" 1 4 21, +C4<010111>;
S_0xaf2b51200 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48700 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48740 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2499340/d .functor XOR 1, L_0xaf2491900, L_0xaf24919a0, C4<0>, C4<0>;
L_0xaf2499340 .delay 1 (1,1,1) L_0xaf2499340/d;
L_0xaf24993b0/d .functor XOR 1, L_0xaf2499340, L_0xaf2491a40, C4<0>, C4<0>;
L_0xaf24993b0 .delay 1 (1,1,1) L_0xaf24993b0/d;
L_0xaf2499420/d .functor NAND 1, L_0xaf2491900, L_0xaf24919a0, C4<1>, C4<1>;
L_0xaf2499420 .delay 1 (1,1,1) L_0xaf2499420/d;
L_0xaf2499490/d .functor NAND 1, L_0xaf2491900, L_0xaf2491a40, C4<1>, C4<1>;
L_0xaf2499490 .delay 1 (1,1,1) L_0xaf2499490/d;
L_0xaf2499500/d .functor NAND 1, L_0xaf24919a0, L_0xaf2491a40, C4<1>, C4<1>;
L_0xaf2499500 .delay 1 (1,1,1) L_0xaf2499500/d;
L_0xaf2499570/d .functor NAND 1, L_0xaf2499420, L_0xaf2499490, L_0xaf2499500, C4<1>;
L_0xaf2499570 .delay 1 (1,1,1) L_0xaf2499570/d;
v0xaf2b545a0_0 .net "Cin", 0 0, L_0xaf2491a40;  1 drivers
v0xaf2b54640_0 .net "Cout", 0 0, L_0xaf2499570;  1 drivers
v0xaf2b546e0_0 .net "P", 0 0, L_0xaf2499340;  1 drivers
v0xaf2b54780_0 .net "S", 0 0, L_0xaf24993b0;  1 drivers
v0xaf2b54820_0 .net "a", 0 0, L_0xaf2491900;  1 drivers
v0xaf2b548c0_0 .net "b", 0 0, L_0xaf24919a0;  1 drivers
v0xaf2b54960_0 .net "naCin", 0 0, L_0xaf2499490;  1 drivers
v0xaf2b54a00_0 .net "nab", 0 0, L_0xaf2499420;  1 drivers
v0xaf2b54aa0_0 .net "nbCin", 0 0, L_0xaf2499500;  1 drivers
S_0xaf2b51380 .scope generate, "adder[24]" "adder[24]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44680 .param/l "i" 1 4 21, +C4<011000>;
S_0xaf2b51500 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48780 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b487c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf24995e0/d .functor XOR 1, L_0xaf2491ae0, L_0xaf2491b80, C4<0>, C4<0>;
L_0xaf24995e0 .delay 1 (1,1,1) L_0xaf24995e0/d;
L_0xaf2499650/d .functor XOR 1, L_0xaf24995e0, L_0xaf2491c20, C4<0>, C4<0>;
L_0xaf2499650 .delay 1 (1,1,1) L_0xaf2499650/d;
L_0xaf24996c0/d .functor NAND 1, L_0xaf2491ae0, L_0xaf2491b80, C4<1>, C4<1>;
L_0xaf24996c0 .delay 1 (1,1,1) L_0xaf24996c0/d;
L_0xaf2499730/d .functor NAND 1, L_0xaf2491ae0, L_0xaf2491c20, C4<1>, C4<1>;
L_0xaf2499730 .delay 1 (1,1,1) L_0xaf2499730/d;
L_0xaf24997a0/d .functor NAND 1, L_0xaf2491b80, L_0xaf2491c20, C4<1>, C4<1>;
L_0xaf24997a0 .delay 1 (1,1,1) L_0xaf24997a0/d;
L_0xaf2499810/d .functor NAND 1, L_0xaf24996c0, L_0xaf2499730, L_0xaf24997a0, C4<1>;
L_0xaf2499810 .delay 1 (1,1,1) L_0xaf2499810/d;
v0xaf2b54b40_0 .net "Cin", 0 0, L_0xaf2491c20;  1 drivers
v0xaf2b54be0_0 .net "Cout", 0 0, L_0xaf2499810;  1 drivers
v0xaf2b54c80_0 .net "P", 0 0, L_0xaf24995e0;  1 drivers
v0xaf2b54d20_0 .net "S", 0 0, L_0xaf2499650;  1 drivers
v0xaf2b54dc0_0 .net "a", 0 0, L_0xaf2491ae0;  1 drivers
v0xaf2b54e60_0 .net "b", 0 0, L_0xaf2491b80;  1 drivers
v0xaf2b54f00_0 .net "naCin", 0 0, L_0xaf2499730;  1 drivers
v0xaf2b54fa0_0 .net "nab", 0 0, L_0xaf24996c0;  1 drivers
v0xaf2b55040_0 .net "nbCin", 0 0, L_0xaf24997a0;  1 drivers
S_0xaf2b51680 .scope generate, "adder[25]" "adder[25]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b446c0 .param/l "i" 1 4 21, +C4<011001>;
S_0xaf2b51800 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48800 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48840 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2499880/d .functor XOR 1, L_0xaf2491cc0, L_0xaf2491d60, C4<0>, C4<0>;
L_0xaf2499880 .delay 1 (1,1,1) L_0xaf2499880/d;
L_0xaf24998f0/d .functor XOR 1, L_0xaf2499880, L_0xaf2491e00, C4<0>, C4<0>;
L_0xaf24998f0 .delay 1 (1,1,1) L_0xaf24998f0/d;
L_0xaf2499960/d .functor NAND 1, L_0xaf2491cc0, L_0xaf2491d60, C4<1>, C4<1>;
L_0xaf2499960 .delay 1 (1,1,1) L_0xaf2499960/d;
L_0xaf24999d0/d .functor NAND 1, L_0xaf2491cc0, L_0xaf2491e00, C4<1>, C4<1>;
L_0xaf24999d0 .delay 1 (1,1,1) L_0xaf24999d0/d;
L_0xaf2499a40/d .functor NAND 1, L_0xaf2491d60, L_0xaf2491e00, C4<1>, C4<1>;
L_0xaf2499a40 .delay 1 (1,1,1) L_0xaf2499a40/d;
L_0xaf2499ab0/d .functor NAND 1, L_0xaf2499960, L_0xaf24999d0, L_0xaf2499a40, C4<1>;
L_0xaf2499ab0 .delay 1 (1,1,1) L_0xaf2499ab0/d;
v0xaf2b550e0_0 .net "Cin", 0 0, L_0xaf2491e00;  1 drivers
v0xaf2b55180_0 .net "Cout", 0 0, L_0xaf2499ab0;  1 drivers
v0xaf2b55220_0 .net "P", 0 0, L_0xaf2499880;  1 drivers
v0xaf2b552c0_0 .net "S", 0 0, L_0xaf24998f0;  1 drivers
v0xaf2b55360_0 .net "a", 0 0, L_0xaf2491cc0;  1 drivers
v0xaf2b55400_0 .net "b", 0 0, L_0xaf2491d60;  1 drivers
v0xaf2b554a0_0 .net "naCin", 0 0, L_0xaf24999d0;  1 drivers
v0xaf2b55540_0 .net "nab", 0 0, L_0xaf2499960;  1 drivers
v0xaf2b555e0_0 .net "nbCin", 0 0, L_0xaf2499a40;  1 drivers
S_0xaf2b51980 .scope generate, "adder[26]" "adder[26]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44700 .param/l "i" 1 4 21, +C4<011010>;
S_0xaf2b51b00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48880 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b488c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2499b20/d .functor XOR 1, L_0xaf2491ea0, L_0xaf2491f40, C4<0>, C4<0>;
L_0xaf2499b20 .delay 1 (1,1,1) L_0xaf2499b20/d;
L_0xaf2499b90/d .functor XOR 1, L_0xaf2499b20, L_0xaf2491fe0, C4<0>, C4<0>;
L_0xaf2499b90 .delay 1 (1,1,1) L_0xaf2499b90/d;
L_0xaf2499c00/d .functor NAND 1, L_0xaf2491ea0, L_0xaf2491f40, C4<1>, C4<1>;
L_0xaf2499c00 .delay 1 (1,1,1) L_0xaf2499c00/d;
L_0xaf2499c70/d .functor NAND 1, L_0xaf2491ea0, L_0xaf2491fe0, C4<1>, C4<1>;
L_0xaf2499c70 .delay 1 (1,1,1) L_0xaf2499c70/d;
L_0xaf2499ce0/d .functor NAND 1, L_0xaf2491f40, L_0xaf2491fe0, C4<1>, C4<1>;
L_0xaf2499ce0 .delay 1 (1,1,1) L_0xaf2499ce0/d;
L_0xaf2499d50/d .functor NAND 1, L_0xaf2499c00, L_0xaf2499c70, L_0xaf2499ce0, C4<1>;
L_0xaf2499d50 .delay 1 (1,1,1) L_0xaf2499d50/d;
v0xaf2b55680_0 .net "Cin", 0 0, L_0xaf2491fe0;  1 drivers
v0xaf2b55720_0 .net "Cout", 0 0, L_0xaf2499d50;  1 drivers
v0xaf2b557c0_0 .net "P", 0 0, L_0xaf2499b20;  1 drivers
v0xaf2b55860_0 .net "S", 0 0, L_0xaf2499b90;  1 drivers
v0xaf2b55900_0 .net "a", 0 0, L_0xaf2491ea0;  1 drivers
v0xaf2b559a0_0 .net "b", 0 0, L_0xaf2491f40;  1 drivers
v0xaf2b55a40_0 .net "naCin", 0 0, L_0xaf2499c70;  1 drivers
v0xaf2b55ae0_0 .net "nab", 0 0, L_0xaf2499c00;  1 drivers
v0xaf2b55b80_0 .net "nbCin", 0 0, L_0xaf2499ce0;  1 drivers
S_0xaf2b51c80 .scope generate, "adder[27]" "adder[27]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44740 .param/l "i" 1 4 21, +C4<011011>;
S_0xaf2b51e00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48900 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48940 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf2499dc0/d .functor XOR 1, L_0xaf2492080, L_0xaf2492120, C4<0>, C4<0>;
L_0xaf2499dc0 .delay 1 (1,1,1) L_0xaf2499dc0/d;
L_0xaf2499e30/d .functor XOR 1, L_0xaf2499dc0, L_0xaf24921c0, C4<0>, C4<0>;
L_0xaf2499e30 .delay 1 (1,1,1) L_0xaf2499e30/d;
L_0xaf2499ea0/d .functor NAND 1, L_0xaf2492080, L_0xaf2492120, C4<1>, C4<1>;
L_0xaf2499ea0 .delay 1 (1,1,1) L_0xaf2499ea0/d;
L_0xaf2499f10/d .functor NAND 1, L_0xaf2492080, L_0xaf24921c0, C4<1>, C4<1>;
L_0xaf2499f10 .delay 1 (1,1,1) L_0xaf2499f10/d;
L_0xaf2499f80/d .functor NAND 1, L_0xaf2492120, L_0xaf24921c0, C4<1>, C4<1>;
L_0xaf2499f80 .delay 1 (1,1,1) L_0xaf2499f80/d;
L_0xaf2499ff0/d .functor NAND 1, L_0xaf2499ea0, L_0xaf2499f10, L_0xaf2499f80, C4<1>;
L_0xaf2499ff0 .delay 1 (1,1,1) L_0xaf2499ff0/d;
v0xaf2b55c20_0 .net "Cin", 0 0, L_0xaf24921c0;  1 drivers
v0xaf2b55cc0_0 .net "Cout", 0 0, L_0xaf2499ff0;  1 drivers
v0xaf2b55d60_0 .net "P", 0 0, L_0xaf2499dc0;  1 drivers
v0xaf2b55e00_0 .net "S", 0 0, L_0xaf2499e30;  1 drivers
v0xaf2b55ea0_0 .net "a", 0 0, L_0xaf2492080;  1 drivers
v0xaf2b55f40_0 .net "b", 0 0, L_0xaf2492120;  1 drivers
v0xaf2b55fe0_0 .net "naCin", 0 0, L_0xaf2499f10;  1 drivers
v0xaf2b56080_0 .net "nab", 0 0, L_0xaf2499ea0;  1 drivers
v0xaf2b56120_0 .net "nbCin", 0 0, L_0xaf2499f80;  1 drivers
S_0xaf2b51f80 .scope generate, "adder[28]" "adder[28]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44780 .param/l "i" 1 4 21, +C4<011100>;
S_0xaf2b52100 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b51f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48980 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b489c0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf249a060/d .functor XOR 1, L_0xaf2492260, L_0xaf2492300, C4<0>, C4<0>;
L_0xaf249a060 .delay 1 (1,1,1) L_0xaf249a060/d;
L_0xaf249a0d0/d .functor XOR 1, L_0xaf249a060, L_0xaf24923a0, C4<0>, C4<0>;
L_0xaf249a0d0 .delay 1 (1,1,1) L_0xaf249a0d0/d;
L_0xaf249a140/d .functor NAND 1, L_0xaf2492260, L_0xaf2492300, C4<1>, C4<1>;
L_0xaf249a140 .delay 1 (1,1,1) L_0xaf249a140/d;
L_0xaf249a1b0/d .functor NAND 1, L_0xaf2492260, L_0xaf24923a0, C4<1>, C4<1>;
L_0xaf249a1b0 .delay 1 (1,1,1) L_0xaf249a1b0/d;
L_0xaf249a220/d .functor NAND 1, L_0xaf2492300, L_0xaf24923a0, C4<1>, C4<1>;
L_0xaf249a220 .delay 1 (1,1,1) L_0xaf249a220/d;
L_0xaf249a290/d .functor NAND 1, L_0xaf249a140, L_0xaf249a1b0, L_0xaf249a220, C4<1>;
L_0xaf249a290 .delay 1 (1,1,1) L_0xaf249a290/d;
v0xaf2b561c0_0 .net "Cin", 0 0, L_0xaf24923a0;  1 drivers
v0xaf2b56260_0 .net "Cout", 0 0, L_0xaf249a290;  1 drivers
v0xaf2b56300_0 .net "P", 0 0, L_0xaf249a060;  1 drivers
v0xaf2b563a0_0 .net "S", 0 0, L_0xaf249a0d0;  1 drivers
v0xaf2b56440_0 .net "a", 0 0, L_0xaf2492260;  1 drivers
v0xaf2b564e0_0 .net "b", 0 0, L_0xaf2492300;  1 drivers
v0xaf2b56580_0 .net "naCin", 0 0, L_0xaf249a1b0;  1 drivers
v0xaf2b56620_0 .net "nab", 0 0, L_0xaf249a140;  1 drivers
v0xaf2b566c0_0 .net "nbCin", 0 0, L_0xaf249a220;  1 drivers
S_0xaf2b52280 .scope generate, "adder[29]" "adder[29]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b447c0 .param/l "i" 1 4 21, +C4<011101>;
S_0xaf2b52400 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b52280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48a00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48a40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf249a300/d .functor XOR 1, L_0xaf2492440, L_0xaf24924e0, C4<0>, C4<0>;
L_0xaf249a300 .delay 1 (1,1,1) L_0xaf249a300/d;
L_0xaf249a370/d .functor XOR 1, L_0xaf249a300, L_0xaf2492580, C4<0>, C4<0>;
L_0xaf249a370 .delay 1 (1,1,1) L_0xaf249a370/d;
L_0xaf249a3e0/d .functor NAND 1, L_0xaf2492440, L_0xaf24924e0, C4<1>, C4<1>;
L_0xaf249a3e0 .delay 1 (1,1,1) L_0xaf249a3e0/d;
L_0xaf249a450/d .functor NAND 1, L_0xaf2492440, L_0xaf2492580, C4<1>, C4<1>;
L_0xaf249a450 .delay 1 (1,1,1) L_0xaf249a450/d;
L_0xaf249a4c0/d .functor NAND 1, L_0xaf24924e0, L_0xaf2492580, C4<1>, C4<1>;
L_0xaf249a4c0 .delay 1 (1,1,1) L_0xaf249a4c0/d;
L_0xaf249a530/d .functor NAND 1, L_0xaf249a3e0, L_0xaf249a450, L_0xaf249a4c0, C4<1>;
L_0xaf249a530 .delay 1 (1,1,1) L_0xaf249a530/d;
v0xaf2b56760_0 .net "Cin", 0 0, L_0xaf2492580;  1 drivers
v0xaf2b56800_0 .net "Cout", 0 0, L_0xaf249a530;  1 drivers
v0xaf2b568a0_0 .net "P", 0 0, L_0xaf249a300;  1 drivers
v0xaf2b56940_0 .net "S", 0 0, L_0xaf249a370;  1 drivers
v0xaf2b569e0_0 .net "a", 0 0, L_0xaf2492440;  1 drivers
v0xaf2b56a80_0 .net "b", 0 0, L_0xaf24924e0;  1 drivers
v0xaf2b56b20_0 .net "naCin", 0 0, L_0xaf249a450;  1 drivers
v0xaf2b56bc0_0 .net "nab", 0 0, L_0xaf249a3e0;  1 drivers
v0xaf2b56c60_0 .net "nbCin", 0 0, L_0xaf249a4c0;  1 drivers
S_0xaf2b52580 .scope generate, "adder[30]" "adder[30]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44800 .param/l "i" 1 4 21, +C4<011110>;
S_0xaf2b52700 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b52580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48a80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48ac0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf249a5a0/d .functor XOR 1, L_0xaf2492620, L_0xaf24926c0, C4<0>, C4<0>;
L_0xaf249a5a0 .delay 1 (1,1,1) L_0xaf249a5a0/d;
L_0xaf249a610/d .functor XOR 1, L_0xaf249a5a0, L_0xaf2492760, C4<0>, C4<0>;
L_0xaf249a610 .delay 1 (1,1,1) L_0xaf249a610/d;
L_0xaf249a680/d .functor NAND 1, L_0xaf2492620, L_0xaf24926c0, C4<1>, C4<1>;
L_0xaf249a680 .delay 1 (1,1,1) L_0xaf249a680/d;
L_0xaf249a6f0/d .functor NAND 1, L_0xaf2492620, L_0xaf2492760, C4<1>, C4<1>;
L_0xaf249a6f0 .delay 1 (1,1,1) L_0xaf249a6f0/d;
L_0xaf249a760/d .functor NAND 1, L_0xaf24926c0, L_0xaf2492760, C4<1>, C4<1>;
L_0xaf249a760 .delay 1 (1,1,1) L_0xaf249a760/d;
L_0xaf249a7d0/d .functor NAND 1, L_0xaf249a680, L_0xaf249a6f0, L_0xaf249a760, C4<1>;
L_0xaf249a7d0 .delay 1 (1,1,1) L_0xaf249a7d0/d;
v0xaf2b56d00_0 .net "Cin", 0 0, L_0xaf2492760;  1 drivers
v0xaf2b56da0_0 .net "Cout", 0 0, L_0xaf249a7d0;  1 drivers
v0xaf2b56e40_0 .net "P", 0 0, L_0xaf249a5a0;  1 drivers
v0xaf2b56ee0_0 .net "S", 0 0, L_0xaf249a610;  1 drivers
v0xaf2b56f80_0 .net "a", 0 0, L_0xaf2492620;  1 drivers
v0xaf2b57020_0 .net "b", 0 0, L_0xaf24926c0;  1 drivers
v0xaf2b570c0_0 .net "naCin", 0 0, L_0xaf249a6f0;  1 drivers
v0xaf2b57160_0 .net "nab", 0 0, L_0xaf249a680;  1 drivers
v0xaf2b57200_0 .net "nbCin", 0 0, L_0xaf249a760;  1 drivers
S_0xaf2b52880 .scope generate, "adder[31]" "adder[31]" 4 21, 4 21 0, S_0xaf2b3cc00;
 .timescale -9 -9;
P_0xaf2b44840 .param/l "i" 1 4 21, +C4<011111>;
S_0xaf2b52a00 .scope module, "u0" "FA" 4 22, 5 1 0, S_0xaf2b52880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48b00 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48b40 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf249a840/d .functor XOR 1, L_0xaf2492800, L_0xaf24928a0, C4<0>, C4<0>;
L_0xaf249a840 .delay 1 (1,1,1) L_0xaf249a840/d;
L_0xaf249a8b0/d .functor XOR 1, L_0xaf249a840, L_0xaf2492940, C4<0>, C4<0>;
L_0xaf249a8b0 .delay 1 (1,1,1) L_0xaf249a8b0/d;
L_0xaf249a920/d .functor NAND 1, L_0xaf2492800, L_0xaf24928a0, C4<1>, C4<1>;
L_0xaf249a920 .delay 1 (1,1,1) L_0xaf249a920/d;
L_0xaf249a990/d .functor NAND 1, L_0xaf2492800, L_0xaf2492940, C4<1>, C4<1>;
L_0xaf249a990 .delay 1 (1,1,1) L_0xaf249a990/d;
L_0xaf249aa00/d .functor NAND 1, L_0xaf24928a0, L_0xaf2492940, C4<1>, C4<1>;
L_0xaf249aa00 .delay 1 (1,1,1) L_0xaf249aa00/d;
L_0xaf249aa70/d .functor NAND 1, L_0xaf249a920, L_0xaf249a990, L_0xaf249aa00, C4<1>;
L_0xaf249aa70 .delay 1 (1,1,1) L_0xaf249aa70/d;
v0xaf2b572a0_0 .net "Cin", 0 0, L_0xaf2492940;  1 drivers
v0xaf2b57340_0 .net "Cout", 0 0, L_0xaf249aa70;  1 drivers
v0xaf2b573e0_0 .net "P", 0 0, L_0xaf249a840;  1 drivers
v0xaf2b57480_0 .net "S", 0 0, L_0xaf249a8b0;  1 drivers
v0xaf2b57520_0 .net "a", 0 0, L_0xaf2492800;  1 drivers
v0xaf2b575c0_0 .net "b", 0 0, L_0xaf24928a0;  1 drivers
v0xaf2b57660_0 .net "naCin", 0 0, L_0xaf249a990;  1 drivers
v0xaf2b57700_0 .net "nab", 0 0, L_0xaf249a920;  1 drivers
v0xaf2b577a0_0 .net "nbCin", 0 0, L_0xaf249aa00;  1 drivers
S_0xaf2b52b80 .scope module, "instance1" "FA" 4 18, 5 1 0, S_0xaf2b3cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0xaf2b48b80 .param/l "nand_d" 0 5 4, +C4<00000000000000000000000000000001>;
P_0xaf2b48bc0 .param/l "xor_d" 0 5 4, +C4<00000000000000000000000000000001>;
L_0xaf249aae0/d .functor XOR 1, L_0xaf24929e0, L_0xaf2492a80, C4<0>, C4<0>;
L_0xaf249aae0 .delay 1 (1,1,1) L_0xaf249aae0/d;
L_0xaf249ab50/d .functor XOR 1, L_0xaf249aae0, v0xaf2b5c3c0_0, C4<0>, C4<0>;
L_0xaf249ab50 .delay 1 (1,1,1) L_0xaf249ab50/d;
L_0xaf249abc0/d .functor NAND 1, L_0xaf24929e0, L_0xaf2492a80, C4<1>, C4<1>;
L_0xaf249abc0 .delay 1 (1,1,1) L_0xaf249abc0/d;
L_0xaf249ac30/d .functor NAND 1, L_0xaf24929e0, v0xaf2b5c3c0_0, C4<1>, C4<1>;
L_0xaf249ac30 .delay 1 (1,1,1) L_0xaf249ac30/d;
L_0xaf249aca0/d .functor NAND 1, L_0xaf2492a80, v0xaf2b5c3c0_0, C4<1>, C4<1>;
L_0xaf249aca0 .delay 1 (1,1,1) L_0xaf249aca0/d;
L_0xaf249ad10/d .functor NAND 1, L_0xaf249abc0, L_0xaf249ac30, L_0xaf249aca0, C4<1>;
L_0xaf249ad10 .delay 1 (1,1,1) L_0xaf249ad10/d;
v0xaf2b57840_0 .net "Cin", 0 0, v0xaf2b5c3c0_0;  alias, 1 drivers
v0xaf2b578e0_0 .net "Cout", 0 0, L_0xaf249ad10;  1 drivers
v0xaf2b57980_0 .net "P", 0 0, L_0xaf249aae0;  1 drivers
v0xaf2b57a20_0 .net "S", 0 0, L_0xaf249ab50;  1 drivers
v0xaf2b57ac0_0 .net "a", 0 0, L_0xaf24929e0;  1 drivers
v0xaf2b57b60_0 .net "b", 0 0, L_0xaf2492a80;  1 drivers
v0xaf2b57c00_0 .net "naCin", 0 0, L_0xaf249ac30;  1 drivers
v0xaf2b57ca0_0 .net "nab", 0 0, L_0xaf249abc0;  1 drivers
v0xaf2b57d40_0 .net "nbCin", 0 0, L_0xaf249aca0;  1 drivers
S_0x104e8df80 .scope module, "register" "register" 6 4;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out";
P_0xaf293b280 .param/l "N" 0 6 4, +C4<00000000000000000000000000001000>;
o0xaf2c89ae0 .functor BUFZ 1, c4<z>; HiZ drive
v0xaf2b5c960_0 .net "clk", 0 0, o0xaf2c89ae0;  0 drivers
o0xaf2c89b10 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0xaf2b5ca00_0 .net "in", 7 0, o0xaf2c89b10;  0 drivers
v0xaf2b5caa0_0 .var "out", 7 0;
E_0xaf2b448c0 .event posedge, v0xaf2b5c960_0;
    .scope S_0x104e88bc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_0.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29f4c80_0, 0, 1;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29f4d20_0, 0, 1;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29f4dc0_0, 0, 1;
    %load/vec4 v0xaf29f4c80_0;
    %pad/u 2;
    %load/vec4 v0xaf29f4d20_0;
    %pad/u 2;
    %add;
    %load/vec4 v0xaf29f4dc0_0;
    %pad/u 2;
    %add;
    %store/vec4 v0xaf29f5040_0, 0, 2;
T_0.2 ;
    %load/vec4 v0xaf29f4e60_0;
    %load/vec4 v0xaf29f4fa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf29f5040_0;
    %cmp/ne;
    %jmp/0xz T_0.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_0x104e8b9e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_1.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 2;
    %store/vec4 v0xaf29f6080_0, 0, 2;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 2;
    %store/vec4 v0xaf29f6120_0, 0, 2;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29f61c0_0, 0, 1;
    %load/vec4 v0xaf29f6080_0;
    %pad/u 3;
    %load/vec4 v0xaf29f6120_0;
    %pad/u 3;
    %add;
    %load/vec4 v0xaf29f61c0_0;
    %pad/u 3;
    %add;
    %store/vec4 v0xaf29f6440_0, 0, 3;
T_1.2 ;
    %load/vec4 v0xaf29f6260_0;
    %load/vec4 v0xaf29f63a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf29f6440_0;
    %cmp/ne;
    %jmp/0xz T_1.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0xaf29fc000;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_2.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 3;
    %store/vec4 v0xaf29f7a20_0, 0, 3;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 3;
    %store/vec4 v0xaf29f7ac0_0, 0, 3;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29f7b60_0, 0, 1;
    %load/vec4 v0xaf29f7a20_0;
    %pad/u 4;
    %load/vec4 v0xaf29f7ac0_0;
    %pad/u 4;
    %add;
    %load/vec4 v0xaf29f7b60_0;
    %pad/u 4;
    %add;
    %store/vec4 v0xaf29f7de0_0, 0, 4;
T_2.2 ;
    %load/vec4 v0xaf29f7c00_0;
    %load/vec4 v0xaf29f7d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf29f7de0_0;
    %cmp/ne;
    %jmp/0xz T_2.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0xaf29fca80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_3.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0xaf29d7e80_0, 0, 4;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0xaf29d46e0_0, 0, 4;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf29d59a0_0, 0, 1;
    %load/vec4 v0xaf29d7e80_0;
    %pad/u 5;
    %load/vec4 v0xaf29d46e0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0xaf29d59a0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0xaf29d4780_0, 0, 5;
T_3.2 ;
    %load/vec4 v0xaf29d63a0_0;
    %load/vec4 v0xaf29d77a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf29d4780_0;
    %cmp/ne;
    %jmp/0xz T_3.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 3, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0xaf29fd800;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_4.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 5;
    %store/vec4 v0xaf2a00460_0, 0, 5;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 5;
    %store/vec4 v0xaf2a00500_0, 0, 5;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a005a0_0, 0, 1;
    %load/vec4 v0xaf2a00460_0;
    %pad/u 6;
    %load/vec4 v0xaf2a00500_0;
    %pad/u 6;
    %add;
    %load/vec4 v0xaf2a005a0_0;
    %pad/u 6;
    %add;
    %store/vec4 v0xaf2a00820_0, 0, 6;
T_4.2 ;
    %load/vec4 v0xaf2a00640_0;
    %load/vec4 v0xaf2a00780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a00820_0;
    %cmp/ne;
    %jmp/0xz T_4.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0xaf29fe880;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_5.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 6;
    %store/vec4 v0xaf2a02ee0_0, 0, 6;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 6;
    %store/vec4 v0xaf2a02f80_0, 0, 6;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a03020_0, 0, 1;
    %load/vec4 v0xaf2a02ee0_0;
    %pad/u 7;
    %load/vec4 v0xaf2a02f80_0;
    %pad/u 7;
    %add;
    %load/vec4 v0xaf2a03020_0;
    %pad/u 7;
    %add;
    %store/vec4 v0xaf2a032a0_0, 0, 7;
T_5.2 ;
    %load/vec4 v0xaf2a030c0_0;
    %load/vec4 v0xaf2a03200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a032a0_0;
    %cmp/ne;
    %jmp/0xz T_5.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 5, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0xaf29ffc00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_6.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 7;
    %store/vec4 v0xaf2a09f40_0, 0, 7;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 7;
    %store/vec4 v0xaf2a09fe0_0, 0, 7;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a0a080_0, 0, 1;
    %load/vec4 v0xaf2a09f40_0;
    %pad/u 8;
    %load/vec4 v0xaf2a09fe0_0;
    %pad/u 8;
    %add;
    %load/vec4 v0xaf2a0a080_0;
    %pad/u 8;
    %add;
    %store/vec4 v0xaf2a0a300_0, 0, 8;
T_6.2 ;
    %load/vec4 v0xaf2a0a120_0;
    %load/vec4 v0xaf2a0a260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a0a300_0;
    %cmp/ne;
    %jmp/0xz T_6.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 6, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0xaf2a05380;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_7.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 8;
    %store/vec4 v0xaf2a15540_0, 0, 8;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 8;
    %store/vec4 v0xaf2a155e0_0, 0, 8;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a15680_0, 0, 1;
    %load/vec4 v0xaf2a15540_0;
    %pad/u 9;
    %load/vec4 v0xaf2a155e0_0;
    %pad/u 9;
    %add;
    %load/vec4 v0xaf2a15680_0;
    %pad/u 9;
    %add;
    %store/vec4 v0xaf2a15900_0, 0, 9;
T_7.2 ;
    %load/vec4 v0xaf2a15720_0;
    %load/vec4 v0xaf2a15860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a15900_0;
    %cmp/ne;
    %jmp/0xz T_7.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 7, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0xaf2a06d00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_8.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 9;
    %store/vec4 v0xaf2a1d0e0_0, 0, 9;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 9;
    %store/vec4 v0xaf2a1d180_0, 0, 9;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a1d220_0, 0, 1;
    %load/vec4 v0xaf2a1d0e0_0;
    %pad/u 10;
    %load/vec4 v0xaf2a1d180_0;
    %pad/u 10;
    %add;
    %load/vec4 v0xaf2a1d220_0;
    %pad/u 10;
    %add;
    %store/vec4 v0xaf2a1d4a0_0, 0, 10;
T_8.2 ;
    %load/vec4 v0xaf2a1d2c0_0;
    %load/vec4 v0xaf2a1d400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a1d4a0_0;
    %cmp/ne;
    %jmp/0xz T_8.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 8, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0xaf2a18a80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_9.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 10;
    %store/vec4 v0xaf2a21220_0, 0, 10;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 10;
    %store/vec4 v0xaf2a212c0_0, 0, 10;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a21360_0, 0, 1;
    %load/vec4 v0xaf2a21220_0;
    %pad/u 11;
    %load/vec4 v0xaf2a212c0_0;
    %pad/u 11;
    %add;
    %load/vec4 v0xaf2a21360_0;
    %pad/u 11;
    %add;
    %store/vec4 v0xaf2a215e0_0, 0, 11;
T_9.2 ;
    %load/vec4 v0xaf2a21400_0;
    %load/vec4 v0xaf2a21540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a215e0_0;
    %cmp/ne;
    %jmp/0xz T_9.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 9, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0xaf2a1aa00;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_10.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 11;
    %store/vec4 v0xaf2a29900_0, 0, 11;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 11;
    %store/vec4 v0xaf2a299a0_0, 0, 11;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a29a40_0, 0, 1;
    %load/vec4 v0xaf2a29900_0;
    %pad/u 12;
    %load/vec4 v0xaf2a299a0_0;
    %pad/u 12;
    %add;
    %load/vec4 v0xaf2a29a40_0;
    %pad/u 12;
    %add;
    %store/vec4 v0xaf2a29cc0_0, 0, 12;
T_10.2 ;
    %load/vec4 v0xaf2a29ae0_0;
    %load/vec4 v0xaf2a29c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a29cc0_0;
    %cmp/ne;
    %jmp/0xz T_10.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0xaf2a24d80;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_11.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 12;
    %store/vec4 v0xaf2a2e580_0, 0, 12;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 12;
    %store/vec4 v0xaf2a2e620_0, 0, 12;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a2e6c0_0, 0, 1;
    %load/vec4 v0xaf2a2e580_0;
    %pad/u 13;
    %load/vec4 v0xaf2a2e620_0;
    %pad/u 13;
    %add;
    %load/vec4 v0xaf2a2e6c0_0;
    %pad/u 13;
    %add;
    %store/vec4 v0xaf2a2e940_0, 0, 13;
T_11.2 ;
    %load/vec4 v0xaf2a2e760_0;
    %load/vec4 v0xaf2a2e8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a2e940_0;
    %cmp/ne;
    %jmp/0xz T_11.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 11, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0xaf2a27300;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_12.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 13;
    %store/vec4 v0xaf2a377a0_0, 0, 13;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 13;
    %store/vec4 v0xaf2a37840_0, 0, 13;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a378e0_0, 0, 1;
    %load/vec4 v0xaf2a377a0_0;
    %pad/u 14;
    %load/vec4 v0xaf2a37840_0;
    %pad/u 14;
    %add;
    %load/vec4 v0xaf2a378e0_0;
    %pad/u 14;
    %add;
    %store/vec4 v0xaf2a37b60_0, 0, 14;
T_12.2 ;
    %load/vec4 v0xaf2a37980_0;
    %load/vec4 v0xaf2a37ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a37b60_0;
    %cmp/ne;
    %jmp/0xz T_12.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 12, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0xaf2a31c80;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_13.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 14;
    %store/vec4 v0xaf2a40fa0_0, 0, 14;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 14;
    %store/vec4 v0xaf2a41040_0, 0, 14;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a410e0_0, 0, 1;
    %load/vec4 v0xaf2a40fa0_0;
    %pad/u 15;
    %load/vec4 v0xaf2a41040_0;
    %pad/u 15;
    %add;
    %load/vec4 v0xaf2a410e0_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaf2a41360_0, 0, 15;
T_13.2 ;
    %load/vec4 v0xaf2a41180_0;
    %load/vec4 v0xaf2a412c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a41360_0;
    %cmp/ne;
    %jmp/0xz T_13.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 13, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0xaf2a3c900;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_14.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 15;
    %store/vec4 v0xaf2a46d00_0, 0, 15;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 15;
    %store/vec4 v0xaf2a46da0_0, 0, 15;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a46e40_0, 0, 1;
    %load/vec4 v0xaf2a46d00_0;
    %pad/u 16;
    %load/vec4 v0xaf2a46da0_0;
    %pad/u 16;
    %add;
    %load/vec4 v0xaf2a46e40_0;
    %pad/u 16;
    %add;
    %store/vec4 v0xaf2a470c0_0, 0, 16;
T_14.2 ;
    %load/vec4 v0xaf2a46ee0_0;
    %load/vec4 v0xaf2a47020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a470c0_0;
    %cmp/ne;
    %jmp/0xz T_14.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 14, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0xaf2a3f780;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_15.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 16;
    %store/vec4 v0xaf2a59040_0, 0, 16;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 16;
    %store/vec4 v0xaf2a590e0_0, 0, 16;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a59180_0, 0, 1;
    %load/vec4 v0xaf2a59040_0;
    %pad/u 17;
    %load/vec4 v0xaf2a590e0_0;
    %pad/u 17;
    %add;
    %load/vec4 v0xaf2a59180_0;
    %pad/u 17;
    %add;
    %store/vec4 v0xaf2a59400_0, 0, 17;
T_15.2 ;
    %load/vec4 v0xaf2a59220_0;
    %load/vec4 v0xaf2a59360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a59400_0;
    %cmp/ne;
    %jmp/0xz T_15.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 15, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0xaf2a4aa00;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_16.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 17;
    %store/vec4 v0xaf2a638e0_0, 0, 17;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 17;
    %store/vec4 v0xaf2a63980_0, 0, 17;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a63a20_0, 0, 1;
    %load/vec4 v0xaf2a638e0_0;
    %pad/u 18;
    %load/vec4 v0xaf2a63980_0;
    %pad/u 18;
    %add;
    %load/vec4 v0xaf2a63a20_0;
    %pad/u 18;
    %add;
    %store/vec4 v0xaf2a63ca0_0, 0, 18;
T_16.2 ;
    %load/vec4 v0xaf2a63ac0_0;
    %load/vec4 v0xaf2a63c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a63ca0_0;
    %cmp/ne;
    %jmp/0xz T_16.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 16, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0xaf2a5df80;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_17.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 18;
    %store/vec4 v0xaf2a6e760_0, 0, 18;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 18;
    %store/vec4 v0xaf2a6e800_0, 0, 18;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a6e8a0_0, 0, 1;
    %load/vec4 v0xaf2a6e760_0;
    %pad/u 19;
    %load/vec4 v0xaf2a6e800_0;
    %pad/u 19;
    %add;
    %load/vec4 v0xaf2a6e8a0_0;
    %pad/u 19;
    %add;
    %store/vec4 v0xaf2a6eb20_0, 0, 19;
T_17.2 ;
    %load/vec4 v0xaf2a6e940_0;
    %load/vec4 v0xaf2a6ea80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a6eb20_0;
    %cmp/ne;
    %jmp/0xz T_17.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 17, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0xaf2a69800;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_18.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 19;
    %store/vec4 v0xaf2a79b80_0, 0, 19;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 19;
    %store/vec4 v0xaf2a79c20_0, 0, 19;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a79cc0_0, 0, 1;
    %load/vec4 v0xaf2a79b80_0;
    %pad/u 20;
    %load/vec4 v0xaf2a79c20_0;
    %pad/u 20;
    %add;
    %load/vec4 v0xaf2a79cc0_0;
    %pad/u 20;
    %add;
    %store/vec4 v0xaf2a79f40_0, 0, 20;
T_18.2 ;
    %load/vec4 v0xaf2a79d60_0;
    %load/vec4 v0xaf2a79ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a79f40_0;
    %cmp/ne;
    %jmp/0xz T_18.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 18, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %end;
    .thread T_18;
    .scope S_0xaf2a75380;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_19.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 20;
    %store/vec4 v0xaf2a85540_0, 0, 20;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 20;
    %store/vec4 v0xaf2a855e0_0, 0, 20;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a85680_0, 0, 1;
    %load/vec4 v0xaf2a85540_0;
    %pad/u 21;
    %load/vec4 v0xaf2a855e0_0;
    %pad/u 21;
    %add;
    %load/vec4 v0xaf2a85680_0;
    %pad/u 21;
    %add;
    %store/vec4 v0xaf2a85900_0, 0, 21;
T_19.2 ;
    %load/vec4 v0xaf2a85720_0;
    %load/vec4 v0xaf2a85860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a85900_0;
    %cmp/ne;
    %jmp/0xz T_19.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 19, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %end;
    .thread T_19;
    .scope S_0xaf2a81200;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_20.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 21;
    %store/vec4 v0xaf2a914a0_0, 0, 21;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 21;
    %store/vec4 v0xaf2a91540_0, 0, 21;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2a915e0_0, 0, 1;
    %load/vec4 v0xaf2a914a0_0;
    %pad/u 22;
    %load/vec4 v0xaf2a91540_0;
    %pad/u 22;
    %add;
    %load/vec4 v0xaf2a915e0_0;
    %pad/u 22;
    %add;
    %store/vec4 v0xaf2a91860_0, 0, 22;
T_20.2 ;
    %load/vec4 v0xaf2a91680_0;
    %load/vec4 v0xaf2a917c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2a91860_0;
    %cmp/ne;
    %jmp/0xz T_20.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 20, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %end;
    .thread T_20;
    .scope S_0xaf2a8d380;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_21.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 22;
    %store/vec4 v0xaf2aa59a0_0, 0, 22;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 22;
    %store/vec4 v0xaf2aa5a40_0, 0, 22;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2aa5ae0_0, 0, 1;
    %load/vec4 v0xaf2aa59a0_0;
    %pad/u 23;
    %load/vec4 v0xaf2aa5a40_0;
    %pad/u 23;
    %add;
    %load/vec4 v0xaf2aa5ae0_0;
    %pad/u 23;
    %add;
    %store/vec4 v0xaf2aa5d60_0, 0, 23;
T_21.2 ;
    %load/vec4 v0xaf2aa5b80_0;
    %load/vec4 v0xaf2aa5cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2aa5d60_0;
    %cmp/ne;
    %jmp/0xz T_21.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 21, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %end;
    .thread T_21;
    .scope S_0xaf2a9d800;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_22.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 23;
    %store/vec4 v0xaf2ab6440_0, 0, 23;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 23;
    %store/vec4 v0xaf2ab64e0_0, 0, 23;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2ab6580_0, 0, 1;
    %load/vec4 v0xaf2ab6440_0;
    %pad/u 24;
    %load/vec4 v0xaf2ab64e0_0;
    %pad/u 24;
    %add;
    %load/vec4 v0xaf2ab6580_0;
    %pad/u 24;
    %add;
    %store/vec4 v0xaf2ab6800_0, 0, 24;
T_22.2 ;
    %load/vec4 v0xaf2ab6620_0;
    %load/vec4 v0xaf2ab6760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2ab6800_0;
    %cmp/ne;
    %jmp/0xz T_22.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 22, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %end;
    .thread T_22;
    .scope S_0xaf2ab1f80;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_23.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 24;
    %store/vec4 v0xaf2ac3480_0, 0, 24;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 24;
    %store/vec4 v0xaf2ac3520_0, 0, 24;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2ac35c0_0, 0, 1;
    %load/vec4 v0xaf2ac3480_0;
    %pad/u 25;
    %load/vec4 v0xaf2ac3520_0;
    %pad/u 25;
    %add;
    %load/vec4 v0xaf2ac35c0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0xaf2ac3840_0, 0, 25;
T_23.2 ;
    %load/vec4 v0xaf2ac3660_0;
    %load/vec4 v0xaf2ac37a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2ac3840_0;
    %cmp/ne;
    %jmp/0xz T_23.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 23, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %end;
    .thread T_23;
    .scope S_0xaf2abea00;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_24.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 25;
    %store/vec4 v0xaf2ad0aa0_0, 0, 25;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 25;
    %store/vec4 v0xaf2ad0b40_0, 0, 25;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2ad0be0_0, 0, 1;
    %load/vec4 v0xaf2ad0aa0_0;
    %pad/u 26;
    %load/vec4 v0xaf2ad0b40_0;
    %pad/u 26;
    %add;
    %load/vec4 v0xaf2ad0be0_0;
    %pad/u 26;
    %add;
    %store/vec4 v0xaf2ad0e60_0, 0, 26;
T_24.2 ;
    %load/vec4 v0xaf2ad0c80_0;
    %load/vec4 v0xaf2ad0dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2ad0e60_0;
    %cmp/ne;
    %jmp/0xz T_24.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 24, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %end;
    .thread T_24;
    .scope S_0xaf2acb780;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_25.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 26;
    %store/vec4 v0xaf2ae2620_0, 0, 26;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 26;
    %store/vec4 v0xaf2ae26c0_0, 0, 26;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2ae2760_0, 0, 1;
    %load/vec4 v0xaf2ae2620_0;
    %pad/u 27;
    %load/vec4 v0xaf2ae26c0_0;
    %pad/u 27;
    %add;
    %load/vec4 v0xaf2ae2760_0;
    %pad/u 27;
    %add;
    %store/vec4 v0xaf2ae29e0_0, 0, 27;
T_25.2 ;
    %load/vec4 v0xaf2ae2800_0;
    %load/vec4 v0xaf2ae2940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2ae29e0_0;
    %cmp/ne;
    %jmp/0xz T_25.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 25, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %end;
    .thread T_25;
    .scope S_0xaf2ae4900;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_26.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_26.1, 5;
    %jmp/1 T_26.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 27;
    %store/vec4 v0xaf2af8780_0, 0, 27;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 27;
    %store/vec4 v0xaf2af8820_0, 0, 27;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2af88c0_0, 0, 1;
    %load/vec4 v0xaf2af8780_0;
    %pad/u 28;
    %load/vec4 v0xaf2af8820_0;
    %pad/u 28;
    %add;
    %load/vec4 v0xaf2af88c0_0;
    %pad/u 28;
    %add;
    %store/vec4 v0xaf2af8b40_0, 0, 28;
T_26.2 ;
    %load/vec4 v0xaf2af8960_0;
    %load/vec4 v0xaf2af8aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2af8b40_0;
    %cmp/ne;
    %jmp/0xz T_26.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 26, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.0;
T_26.1 ;
    %pop/vec4 1;
    %end;
    .thread T_26;
    .scope S_0xaf2af1c80;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_27.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 28;
    %store/vec4 v0xaf2b06e40_0, 0, 28;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 28;
    %store/vec4 v0xaf2b06ee0_0, 0, 28;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2b06f80_0, 0, 1;
    %load/vec4 v0xaf2b06e40_0;
    %pad/u 29;
    %load/vec4 v0xaf2b06ee0_0;
    %pad/u 29;
    %add;
    %load/vec4 v0xaf2b06f80_0;
    %pad/u 29;
    %add;
    %store/vec4 v0xaf2b07200_0, 0, 29;
T_27.2 ;
    %load/vec4 v0xaf2b07020_0;
    %load/vec4 v0xaf2b07160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2b07200_0;
    %cmp/ne;
    %jmp/0xz T_27.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 27, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %end;
    .thread T_27;
    .scope S_0xaf2b03300;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_28.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 29;
    %store/vec4 v0xaf2b19ae0_0, 0, 29;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 29;
    %store/vec4 v0xaf2b19b80_0, 0, 29;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2b19c20_0, 0, 1;
    %load/vec4 v0xaf2b19ae0_0;
    %pad/u 30;
    %load/vec4 v0xaf2b19b80_0;
    %pad/u 30;
    %add;
    %load/vec4 v0xaf2b19c20_0;
    %pad/u 30;
    %add;
    %store/vec4 v0xaf2b19ea0_0, 0, 30;
T_28.2 ;
    %load/vec4 v0xaf2b19cc0_0;
    %load/vec4 v0xaf2b19e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2b19ea0_0;
    %cmp/ne;
    %jmp/0xz T_28.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 28, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %end;
    .thread T_28;
    .scope S_0xaf2b14d80;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_29.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_29.1, 5;
    %jmp/1 T_29.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 30;
    %store/vec4 v0xaf2b2cd20_0, 0, 30;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 30;
    %store/vec4 v0xaf2b2cdc0_0, 0, 30;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2b2ce60_0, 0, 1;
    %load/vec4 v0xaf2b2cd20_0;
    %pad/u 31;
    %load/vec4 v0xaf2b2cdc0_0;
    %pad/u 31;
    %add;
    %load/vec4 v0xaf2b2ce60_0;
    %pad/u 31;
    %add;
    %store/vec4 v0xaf2b2d0e0_0, 0, 31;
T_29.2 ;
    %load/vec4 v0xaf2b2cf00_0;
    %load/vec4 v0xaf2b2d040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2b2d0e0_0;
    %cmp/ne;
    %jmp/0xz T_29.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 29, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.0;
T_29.1 ;
    %pop/vec4 1;
    %end;
    .thread T_29;
    .scope S_0xaf2b26a00;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_30.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_30.1, 5;
    %jmp/1 T_30.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 31;
    %store/vec4 v0xaf2b40500_0, 0, 31;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 31;
    %store/vec4 v0xaf2b405a0_0, 0, 31;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2b40640_0, 0, 1;
    %load/vec4 v0xaf2b40500_0;
    %pad/u 32;
    %load/vec4 v0xaf2b405a0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0xaf2b40640_0;
    %pad/u 32;
    %add;
    %store/vec4 v0xaf2b408c0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0xaf2b406e0_0;
    %load/vec4 v0xaf2b40820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2b408c0_0;
    %cmp/ne;
    %jmp/0xz T_30.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 30, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.0;
T_30.1 ;
    %pop/vec4 1;
    %end;
    .thread T_30;
    .scope S_0xaf2b3ca80;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %load/vec4 v0xaf2b5c8c0_0;
T_31.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %store/vec4 v0xaf2b5c280_0, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %store/vec4 v0xaf2b5c320_0, 0, 32;
    %vpi_func 3 39 "$random" 32, v0xaf2b5c820_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaf2b5c3c0_0, 0, 1;
    %load/vec4 v0xaf2b5c280_0;
    %pad/u 33;
    %load/vec4 v0xaf2b5c320_0;
    %pad/u 33;
    %add;
    %load/vec4 v0xaf2b5c3c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0xaf2b5c640_0, 0, 33;
T_31.2 ;
    %load/vec4 v0xaf2b5c460_0;
    %load/vec4 v0xaf2b5c5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaf2b5c640_0;
    %cmp/ne;
    %jmp/0xz T_31.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaf2b5c780, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 31, 0;
    %store/vec4a v0xaf2b5c780, 4, 0;
    %delay 1, 0;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x104e8c820;
T_32 ;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0xaf2b5c820_0, 0, 32;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0xaf2b5c8c0_0, 0, 32;
    %end;
    .thread T_32, $init;
    .scope S_0x104e8c820;
T_33 ;
    %vpi_call/w 3 61 "$display", "simulation done storing results" {0 0 0};
    %vpi_func 3 63 "$fopen" 32, "RCA_latency.csv", "w" {0 0 0};
    %store/vec4 v0xaf2b5c6e0_0, 0, 32;
    %load/vec4 v0xaf2b5c6e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %vpi_call/w 3 65 "$display", "ERROR: could not open CSV file." {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
T_33.0 ;
    %vpi_call/w 3 70 "$fwrite", v0xaf2b5c6e0_0, "bit_width,total_latency_ns,tests\012" {0 0 0};
    %fork t_1, S_0x104e8e100;
    %jmp t_0;
    .scope S_0x104e8e100;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaf29f4320_0, 0, 32;
T_33.2 ; Top of for-loop
    %load/vec4 v0xaf29f4320_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
	  %jmp/0xz T_33.3, 5;
    %load/vec4 v0xaf29f4320_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xaf2b5c780, 4;
    %vpi_call/w 3 73 "$fwrite", v0xaf2b5c6e0_0, "%0d,%0d,%0d\012", v0xaf29f4320_0, S<0,vec4,s32>, v0xaf2b5c8c0_0 {1 0 0};
T_33.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaf29f4320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaf29f4320_0, 0, 32;
    %jmp T_33.2;
T_33.3 ; for-loop exit label
    %end;
    .scope S_0x104e8c820;
t_0 %join;
    %vpi_call/w 3 76 "$fclose", v0xaf2b5c6e0_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "results stored in RCA_latency.csv" {0 0 0};
    %end;
    .thread T_33, $final;
    .scope S_0x104e8df80;
T_34 ;
    %wait E_0xaf2b448c0;
    %load/vec4 v0xaf2b5ca00_0;
    %store/vec4 v0xaf2b5caa0_0, 0, 8;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "latency_RCA_tb.v";
    "./source/RCA.v";
    "./source/FA.v";
    "./source/register.v";
