ASIC_IS_R300,FUNC_0
CHIP_R300,VAR_0
CHIP_R350,VAR_1
CHIP_RS400,VAR_2
CHIP_RS480,VAR_3
CHIP_RV100,VAR_4
CHIP_RV200,VAR_5
CHIP_RV250,VAR_6
CHIP_RV280,VAR_7
CHIP_RV350,VAR_8
R300_DISABLE_MC_MCLKA,VAR_9
R300_DISABLE_MC_MCLKB,VAR_10
R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF,VAR_11
R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF,VAR_12
R300_DVOCLK_ALWAYS_ONb,VAR_13
R300_MEM_USE_CD_CH_ONLY,VAR_14
R300_P2G2CLK_ALWAYS_ONb,VAR_15
R300_P2G2CLK_DAC_ALWAYS_ONb,VAR_16
R300_PIXCLK_DVO_ALWAYS_ONb,VAR_17
R300_PIXCLK_TRANS_ALWAYS_ONb,VAR_18
R300_PIXCLK_TVO_ALWAYS_ONb,VAR_19
R300_SCLK_CBA_MAX_DYN_STOP_LAT,VAR_20
R300_SCLK_CNTL2,VAR_21
R300_SCLK_FORCE_CBA,VAR_22
R300_SCLK_FORCE_GA,VAR_23
R300_SCLK_FORCE_PX,VAR_24
R300_SCLK_FORCE_SR,VAR_25
R300_SCLK_FORCE_SU,VAR_26
R300_SCLK_FORCE_TCL,VAR_27
R300_SCLK_FORCE_TX,VAR_28
R300_SCLK_FORCE_US,VAR_29
R300_SCLK_FORCE_VAP,VAR_30
R300_SCLK_GA_MAX_DYN_STOP_LAT,VAR_31
R300_SCLK_TCL_MAX_DYN_STOP_LAT,VAR_32
RADEON_ACTIVE_HILO_LAT_MASK,VAR_33
RADEON_ACTIVE_HILO_LAT_SHIFT,VAR_34
RADEON_CFG_ATI_REV_A13,VAR_35
RADEON_CFG_ATI_REV_ID_MASK,VAR_36
RADEON_CLK_PIN_CNTL,VAR_37
RADEON_CLK_PWRMGT_CNTL,VAR_38
RADEON_CONFIG_CNTL,VAR_39
RADEON_DISP_DYN_STOP_LAT_MASK,VAR_40
RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb,VAR_41
RADEON_DYN_STOP_LAT_MASK,VAR_42
RADEON_DYN_STOP_MODE_MASK,VAR_43
RADEON_ENGIN_DYNCLK_MODE,VAR_44
RADEON_FORCEON_MC,VAR_45
RADEON_FORCEON_MCLKA,VAR_46
RADEON_FORCEON_MCLKB,VAR_47
RADEON_FORCEON_YCLKA,VAR_48
RADEON_FORCEON_YCLKB,VAR_49
RADEON_IO_MCLK_DYN_ENABLE,VAR_50
RADEON_IS_IGP,VAR_51
RADEON_MCLK_CNTL,VAR_52
RADEON_MCLK_MISC,VAR_53
RADEON_MC_MCLK_DYN_ENABLE,VAR_54
RADEON_MEM_CNTL,VAR_55
RADEON_PIX2CLK_ALWAYS_ONb,VAR_56
RADEON_PIX2CLK_DAC_ALWAYS_ONb,VAR_57
RADEON_PIXCLKS_CNTL,VAR_58
RADEON_PIXCLK_ALWAYS_ONb,VAR_59
RADEON_PIXCLK_BLEND_ALWAYS_ONb,VAR_60
RADEON_PIXCLK_DAC_ALWAYS_ONb,VAR_61
RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb,VAR_62
RADEON_PIXCLK_GV_ALWAYS_ONb,VAR_63
RADEON_PIXCLK_LVDS_ALWAYS_ONb,VAR_64
RADEON_PIXCLK_TMDS_ALWAYS_ONb,VAR_65
RADEON_PLL_PWRMGT_CNTL,VAR_66
RADEON_SCLK_CNTL,VAR_67
RADEON_SCLK_DYN_START_CNTL,VAR_68
RADEON_SCLK_FORCEON_MASK,VAR_69
RADEON_SCLK_FORCE_CP,VAR_70
RADEON_SCLK_FORCE_DISP1,VAR_71
RADEON_SCLK_FORCE_DISP2,VAR_72
RADEON_SCLK_FORCE_E2,VAR_73
RADEON_SCLK_FORCE_HDP,VAR_74
RADEON_SCLK_FORCE_IDCT,VAR_75
RADEON_SCLK_FORCE_OV0,VAR_76
RADEON_SCLK_FORCE_PB,VAR_77
RADEON_SCLK_FORCE_RB,VAR_78
RADEON_SCLK_FORCE_RE,VAR_79
RADEON_SCLK_FORCE_SE,VAR_80
RADEON_SCLK_FORCE_TAM,VAR_81
RADEON_SCLK_FORCE_TDM,VAR_82
RADEON_SCLK_FORCE_TOP,VAR_83
RADEON_SCLK_FORCE_TV_SCLK,VAR_84
RADEON_SCLK_FORCE_VIP,VAR_85
RADEON_SCLK_MORE_CNTL,VAR_86
RADEON_SCLK_MORE_FORCEON,VAR_87
RADEON_SCLK_MORE_MAX_DYN_STOP_LAT,VAR_88
RADEON_SINGLE_CRTC,VAR_89
RADEON_TCL_BYPASS_DISABLE,VAR_90
RADEON_VCLK_ECP_CNTL,VAR_91
RREG32,FUNC_1
RREG32_PLL,FUNC_2
WREG32_PLL,FUNC_3
mdelay,FUNC_4
radeon_legacy_set_clock_gating,FUNC_5
rdev,VAR_92
enable,VAR_93
tmp,VAR_94
