// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_process_udp_64_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ip2udpFifo_dout,
        rx_ip2udpFifo_num_data_valid,
        rx_ip2udpFifo_fifo_cap,
        rx_ip2udpFifo_empty_n,
        rx_ip2udpFifo_read,
        rx_udpMetaFifo_din,
        rx_udpMetaFifo_num_data_valid,
        rx_udpMetaFifo_fifo_cap,
        rx_udpMetaFifo_full_n,
        rx_udpMetaFifo_write,
        rx_udp2shiftFifo_din,
        rx_udp2shiftFifo_num_data_valid,
        rx_udp2shiftFifo_fifo_cap,
        rx_udp2shiftFifo_full_n,
        rx_udp2shiftFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] rx_ip2udpFifo_dout;
input  [1:0] rx_ip2udpFifo_num_data_valid;
input  [1:0] rx_ip2udpFifo_fifo_cap;
input   rx_ip2udpFifo_empty_n;
output   rx_ip2udpFifo_read;
output  [48:0] rx_udpMetaFifo_din;
input  [1:0] rx_udpMetaFifo_num_data_valid;
input  [1:0] rx_udpMetaFifo_fifo_cap;
input   rx_udpMetaFifo_full_n;
output   rx_udpMetaFifo_write;
output  [127:0] rx_udp2shiftFifo_din;
input  [1:0] rx_udp2shiftFifo_num_data_valid;
input  [1:0] rx_udp2shiftFifo_fifo_cap;
input   rx_udp2shiftFifo_full_n;
output   rx_udp2shiftFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ip2udpFifo_read;
reg rx_udpMetaFifo_write;
reg rx_udp2shiftFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_78_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_332;
reg   [0:0] metaWritten_2_load_reg_354;
reg    ap_predicate_op61_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_332_pp0_iter1_reg;
reg   [0:0] and_ln53_reg_365;
reg    ap_predicate_op62_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] pu_header_ready;
reg   [15:0] pu_header_idx;
reg   [63:0] pu_header_header_V;
reg   [0:0] metaWritten_2;
reg    rx_ip2udpFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_udp2shiftFifo_blk_n;
reg    rx_udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] rx_ip2udpFifo_read_reg_336;
reg   [127:0] rx_ip2udpFifo_read_reg_336_pp0_iter1_reg;
wire   [47:0] trunc_ln55_fu_171_p1;
wire   [47:0] trunc_ln368_fu_175_p1;
wire   [0:0] pu_header_ready_load_load_fu_159_p1;
wire   [0:0] metaWritten_2_load_load_fu_192_p1;
wire   [0:0] and_ln53_fu_274_p2;
reg   [0:0] ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106;
reg   [15:0] ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4;
wire   [15:0] add_ln67_fu_185_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117;
reg   [0:0] ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127;
wire   [47:0] ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138;
reg   [47:0] ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138;
wire   [0:0] xor_ln73_fu_202_p2;
wire   [0:0] or_ln73_fu_196_p2;
wire   [15:0] select_ln73_fu_208_p3;
wire   [63:0] currWord_data_V_fu_147_p1;
wire   [0:0] or_ln73_1_fu_216_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] currWord_last_V_fu_151_p3;
wire   [7:0] tmp_120_i_fu_250_p4;
wire   [7:0] tmp_i_250_fu_240_p4;
wire   [15:0] p_Result_s_fu_260_p3;
wire   [0:0] icmp_ln1019_fu_268_p2;
wire   [7:0] tmp_124_i_fu_293_p4;
wire   [7:0] tmp_fu_303_p4;
wire   [7:0] trunc_ln628_fu_289_p1;
wire   [7:0] tmp_121_i_fu_279_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_149;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pu_header_ready = 1'd0;
#0 pu_header_idx = 16'd0;
#0 pu_header_header_V = 64'd0;
#0 metaWritten_2 = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_149)) begin
        if (((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (pu_header_ready_load_load_fu_159_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= trunc_ln368_fu_175_p1;
        end else if (((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (pu_header_ready_load_load_fu_159_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= trunc_ln55_fu_171_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_332 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln53_reg_365 <= and_ln53_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_1_fu_216_p2 == 1'd1))) begin
        metaWritten_2 <= xor_ln73_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        metaWritten_2_load_reg_354 <= metaWritten_2;
        rx_ip2udpFifo_read_reg_336 <= rx_ip2udpFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (pu_header_ready_load_load_fu_159_p1 == 1'd0))) begin
        pu_header_header_V <= currWord_data_V_fu_147_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln73_fu_196_p2 == 1'd1))) begin
        pu_header_idx <= select_ln73_fu_208_p3;
        pu_header_ready <= xor_ln73_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_read_reg_336_pp0_iter1_reg <= rx_ip2udpFifo_read_reg_336;
        tmp_i_reg_332 <= tmp_i_nbreadreq_fu_78_p3;
        tmp_i_reg_332_pp0_iter1_reg <= tmp_i_reg_332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_78_p3 == 1'd1)) begin
        if ((metaWritten_2_load_load_fu_192_p1 == 1'd0)) begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 = 1'd1;
        end else if ((metaWritten_2_load_load_fu_192_p1 == 1'd1)) begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 = 1'd0;
        end else begin
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 = ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127;
        end
    end else begin
        ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 = ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (pu_header_ready_load_load_fu_159_p1 == 1'd0))) begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4 = add_ln67_fu_185_p2;
    end else begin
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4 = ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117;
    end
end

always @ (*) begin
    if ((tmp_i_nbreadreq_fu_78_p3 == 1'd1)) begin
        if ((pu_header_ready_load_load_fu_159_p1 == 1'd0)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 = 1'd1;
        end else if ((pu_header_ready_load_load_fu_159_p1 == 1'd1)) begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 = 1'd0;
        end else begin
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 = ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106;
        end
    end else begin
        ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 = ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_blk_n = rx_ip2udpFifo_empty_n;
    end else begin
        rx_ip2udpFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_ip2udpFifo_read = 1'b1;
    end else begin
        rx_ip2udpFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op62_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udp2shiftFifo_blk_n = rx_udp2shiftFifo_full_n;
    end else begin
        rx_udp2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op62_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rx_udp2shiftFifo_write = 1'b1;
    end else begin
        rx_udp2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udpMetaFifo_blk_n = rx_udpMetaFifo_full_n;
    end else begin
        rx_udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_udpMetaFifo_write = 1'b1;
    end else begin
        rx_udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_185_p2 = (pu_header_idx + 16'd1);

assign and_ln53_fu_274_p2 = (metaWritten_2_load_reg_354 & icmp_ln1019_fu_268_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op61_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op61_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op61_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_78_p3 == 1'd1) & (rx_ip2udpFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op61_write_state2 == 1'b1) & (rx_udpMetaFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op62_write_state3 == 1'b1) & (rx_udp2shiftFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_149 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117 = 'bx;

assign ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106 = 'bx;

always @ (*) begin
    ap_predicate_op61_write_state2 = ((metaWritten_2_load_reg_354 == 1'd0) & (tmp_i_reg_332 == 1'd1));
end

always @ (*) begin
    ap_predicate_op62_write_state3 = ((tmp_i_reg_332_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln53_reg_365));
end

assign currWord_data_V_fu_147_p1 = rx_ip2udpFifo_dout[63:0];

assign currWord_last_V_fu_151_p3 = rx_ip2udpFifo_dout[128'd72];

assign icmp_ln1019_fu_268_p2 = ((p_Result_s_fu_260_p3 == 16'd4791) ? 1'b1 : 1'b0);

assign metaWritten_2_load_load_fu_192_p1 = metaWritten_2;

assign or_ln73_1_fu_216_p2 = (currWord_last_V_fu_151_p3 | ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4);

assign or_ln73_fu_196_p2 = (currWord_last_V_fu_151_p3 | ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4);

assign p_Result_s_fu_260_p3 = {{tmp_120_i_fu_250_p4}, {tmp_i_250_fu_240_p4}};

assign pu_header_ready_load_load_fu_159_p1 = pu_header_ready;

assign rx_udp2shiftFifo_din = rx_ip2udpFifo_read_reg_336_pp0_iter1_reg;

assign rx_udpMetaFifo_din = {{{{{{{icmp_ln1019_fu_268_p2}, {tmp_124_i_fu_293_p4}}, {tmp_fu_303_p4}}, {tmp_120_i_fu_250_p4}}, {tmp_i_250_fu_240_p4}}, {trunc_ln628_fu_289_p1}}, {tmp_121_i_fu_279_p4}};

assign select_ln73_fu_208_p3 = ((currWord_last_V_fu_151_p3[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4);

assign tmp_120_i_fu_250_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[23:16]}};

assign tmp_121_i_fu_279_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[15:8]}};

assign tmp_124_i_fu_293_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[39:32]}};

assign tmp_fu_303_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[47:40]}};

assign tmp_i_250_fu_240_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[31:24]}};

assign tmp_i_nbreadreq_fu_78_p3 = rx_ip2udpFifo_empty_n;

assign trunc_ln368_fu_175_p1 = rx_ip2udpFifo_dout[47:0];

assign trunc_ln55_fu_171_p1 = pu_header_header_V[47:0];

assign trunc_ln628_fu_289_p1 = ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138[7:0];

assign xor_ln73_fu_202_p2 = (currWord_last_V_fu_151_p3 ^ 1'd1);

endmodule //rocev2_top_process_udp_64_4
