/**
 * \file IfxCan_reg.h
 * \brief
 * \copyright Copyright (c) 2023 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_MCMCAN/V0.2.2.1.1
 * Specification: latest @ 2023-12-03 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET : V13.1.1.1.17
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Can_Registers_Cfg Can address
 * \ingroup IfxSfr_Can_Registers
 * 
 * \defgroup IfxSfr_Can_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can0 2-CAN0
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can1 2-CAN1
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can2 2-CAN2
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can3 2-CAN3
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 * \defgroup IfxSfr_Can_Registers_Cfg_Can4 2-CAN4
 * \ingroup IfxSfr_Can_Registers_Cfg
 *
 *
 */
#ifndef IFXCAN_REG_H
#define IFXCAN_REG_H 1
/******************************************************************************/
#include "IfxCan_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Can_Registers_Cfg_BaseAddress
 * \{  */

/** \brief CAN object */
#define MODULE_CAN0 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF4710000u))
#define MODULE_CAN0_RAM /*lint --e(923, 9078)*/ ((*(Ifx_CAN_RAM*)0xF4700000u))
#define MODULE_CAN1 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF4730000u))
#define MODULE_CAN1_RAM /*lint --e(923, 9078)*/ ((*(Ifx_CAN_RAM*)0xF4720000u))
#define MODULE_CAN2 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF4750000u))
#define MODULE_CAN2_RAM /*lint --e(923, 9078)*/ ((*(Ifx_CAN_RAM*)0xF4740000u))
#define MODULE_CAN3 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF4770000u))
#define MODULE_CAN3_RAM /*lint --e(923, 9078)*/ ((*(Ifx_CAN_RAM*)0xF4760000u))
#define MODULE_CAN4 /*lint --e(923, 9078)*/ ((*(Ifx_CAN*)0xF4790000u))
#define MODULE_CAN4_RAM /*lint --e(923, 9078)*/ ((*(Ifx_CAN_RAM*)0xF4780000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can0
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN0_RAM ((void*)0xF4700000u)
#define CAN0_RAM_SIZE (0x9000u)

/** \brief 0, Clock Control Register */
#define CAN0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF4710000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF4710004u)

/** \brief 8, Module Identification Register */
#define CAN0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF4710008u)

/** \brief C, Reset Control Register A */
#define CAN0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF471000Cu)

/** \brief 10, Reset Control Register B */
#define CAN0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF4710010u)

/** \brief 14, Reset Status Register */
#define CAN0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF4710014u)

/** \brief 18, PROT Register Endinit */
#define CAN0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF4710018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF471001Cu)

/** \brief 30, Write access enable register A */
#define CAN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4710030u)

/** \brief 34, Write access enable register B */
#define CAN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4710034u)

/** \brief 38, Read access enable register A */
#define CAN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4710038u)

/** \brief 3C, Read access enable register B */
#define CAN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF471003Cu)

/** \brief 40, VM access enable register */
#define CAN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4710040u)

/** \brief 44, PRS access enable register */
#define CAN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4710044u)

/** \brief 70, Module Control Register */
#define CAN0_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF4710070u)

/** \brief 74, Buffer receive address and transmit address */
#define CAN0_BUFADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_BUFADR*)0xF4710074u)

/** \brief 80, Measure Control Register */
#define CAN0_MECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MECR*)0xF4710080u)

/** \brief 84, Measure Status Register */
#define CAN0_MESTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MESTAT*)0xF4710084u)

/** \brief 88, CRE Watchdog timer register */
#define CAN0_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_WDT*)0xF4710088u)

/** \brief 100, Node 0 Write access enable register A */
#define CAN0_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4710100u)

/** \brief 104, Node 0 Write access enable register B */
#define CAN0_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4710104u)

/** \brief 108, Node 0 Read access enable register A */
#define CAN0_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4710108u)

/** \brief 10C, Node 0 Read access enable register B */
#define CAN0_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF471010Cu)

/** \brief 110, Node 0 VM access enable register */
#define CAN0_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4710110u)

/** \brief 114, Node 0 PRS access enable register */
#define CAN0_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4710114u)

/** \brief 120, Node 0 Start Address  */
#define CAN0_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4710120u)

/** \brief 124, Node 0 End Address */
#define CAN0_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4710124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN0_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4710128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN0_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF471012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN0_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4710130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN0_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4710134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN0_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4710138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN0_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF471013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN0_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4710140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN0_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4710144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN0_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4710148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN0_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF471014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN0_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4710150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN0_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4710154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN0_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN0_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF471015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN0_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN0_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4710164u)

/** \brief 168, Node 0 Transmit Host Buffer 0 Configuration */
#define CAN0_N0_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710168u)

/** \brief 16C, Node 0 Transmit Host Buffer 0 Status */
#define CAN0_N0_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF471016Cu)

/** \brief 170, Node 0 Transmit Host Buffer 1 Configuration */
#define CAN0_N0_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710170u)

/** \brief 174, Node 0 Transmit Host Buffer 1 Status */
#define CAN0_N0_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4710174u)

/** \brief 18C, Node 0 CRE Interrupt Register */
#define CAN0_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF471018Cu)

/** \brief 190, Node 0 Frame Rate Measure Table Configuration */
#define CAN0_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4710190u)

/** \brief 194, Node 0 Rx Throughput Measure configuration */
#define CAN0_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4710194u)

/** \brief 198, Node 0 CRE Error control register */
#define CAN0_N0_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4710198u)

/** \brief 200, Node 0 Core Release Register */
#define CAN0_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4710200u)

/** \brief 204, Node 0 Endian Register */
#define CAN0_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4710204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN0_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF471020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN0_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4710210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN0_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4710214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN0_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4710218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN0_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF471021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN0_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4710220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN0_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4710224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN0_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4710228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN0_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF471022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN0_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4710240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN0_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4710244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN0_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4710248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN0_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4710250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN0_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4710254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN0_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4710280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN0_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4710284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN0_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4710288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN0_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4710290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN0_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4710294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN0_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4710298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN0_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF471029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN0_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47102A0u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0C */
#define CAN0_N0_RXF0C (CAN0_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN0_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47102A4u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0S */
#define CAN0_N0_RXF0S (CAN0_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN0_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47102A8u)
/** Alias (User Manual Name) for CAN0_N0_RX_F0A */
#define CAN0_N0_RXF0A (CAN0_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN0_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47102ACu)
/** Alias (User Manual Name) for CAN0_N0_RX_BC */
#define CAN0_N0_RXBC (CAN0_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN0_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47102B0u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1C */
#define CAN0_N0_RXF1C (CAN0_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN0_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47102B4u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1S */
#define CAN0_N0_RXF1S (CAN0_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN0_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47102B8u)
/** Alias (User Manual Name) for CAN0_N0_RX_F1A */
#define CAN0_N0_RXF1A (CAN0_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47102BCu)
/** Alias (User Manual Name) for CAN0_N0_RX_ESC */
#define CAN0_N0_RXESC (CAN0_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN0_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47102C0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BC */
#define CAN0_N0_TXBC (CAN0_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN0_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47102C4u)
/** Alias (User Manual Name) for CAN0_N0_TX_FQS */
#define CAN0_N0_TXFQS (CAN0_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN0_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47102C8u)
/** Alias (User Manual Name) for CAN0_N0_TX_ESC */
#define CAN0_N0_TXESC (CAN0_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN0_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47102CCu)
/** Alias (User Manual Name) for CAN0_N0_TX_BRP */
#define CAN0_N0_TXBRP (CAN0_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN0_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47102D0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BAR */
#define CAN0_N0_TXBAR (CAN0_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN0_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47102D4u)
/** Alias (User Manual Name) for CAN0_N0_TX_BCR */
#define CAN0_N0_TXBCR (CAN0_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN0_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47102D8u)
/** Alias (User Manual Name) for CAN0_N0_TX_BTO */
#define CAN0_N0_TXBTO (CAN0_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN0_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47102DCu)
/** Alias (User Manual Name) for CAN0_N0_TX_BCF */
#define CAN0_N0_TXBCF (CAN0_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47102E0u)
/** Alias (User Manual Name) for CAN0_N0_TX_BTIE */
#define CAN0_N0_TXBTIE (CAN0_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47102E4u)
/** Alias (User Manual Name) for CAN0_N0_TX_BCIE */
#define CAN0_N0_TXBCIE (CAN0_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN0_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47102F0u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFC */
#define CAN0_N0_TXEFC (CAN0_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN0_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47102F4u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFS */
#define CAN0_N0_TXEFS (CAN0_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN0_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47102F8u)
/** Alias (User Manual Name) for CAN0_N0_TX_EFA */
#define CAN0_N0_TXEFA (CAN0_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN0_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4710360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN0_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4710364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN0_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4710368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN0_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF471036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN0_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN0_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN0_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN0_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN0_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN0_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN0_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN0_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN0_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN0_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN0_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN0_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN0_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47103A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN0_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47103A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN0_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47103A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN0_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47103ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN0_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47103B0u)

/** \brief 500, Node 1 Write access enable register A */
#define CAN0_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4710500u)

/** \brief 504, Node 1 Write access enable register B */
#define CAN0_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4710504u)

/** \brief 508, Node 1 Read access enable register A */
#define CAN0_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4710508u)

/** \brief 50C, Node 1 Read access enable register B */
#define CAN0_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF471050Cu)

/** \brief 510, Node 1 VM access enable register */
#define CAN0_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4710510u)

/** \brief 514, Node 1 PRS access enable register */
#define CAN0_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4710514u)

/** \brief 520, Node 1 Start Address  */
#define CAN0_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4710520u)

/** \brief 524, Node 1 End Address */
#define CAN0_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4710524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN0_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4710528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN0_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF471052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN0_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4710530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN0_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4710534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN0_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4710538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN0_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF471053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN0_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4710540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN0_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4710544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN0_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4710548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN0_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF471054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN0_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4710550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN0_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4710554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN0_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN0_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF471055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN0_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN0_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4710564u)

/** \brief 568, Node 1 Transmit Host Buffer 0 Configuration */
#define CAN0_N1_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710568u)

/** \brief 56C, Node 1 Transmit Host Buffer 0 Status */
#define CAN0_N1_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF471056Cu)

/** \brief 570, Node 1 Transmit Host Buffer 1 Configuration */
#define CAN0_N1_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710570u)

/** \brief 574, Node 1 Transmit Host Buffer 1 Status */
#define CAN0_N1_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4710574u)

/** \brief 58C, Node 1 CRE Interrupt Register */
#define CAN0_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF471058Cu)

/** \brief 590, Node 1 Frame Rate Measure Table Configuration */
#define CAN0_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4710590u)

/** \brief 594, Node 1 Rx Throughput Measure configuration */
#define CAN0_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4710594u)

/** \brief 598, Node 1 CRE Error control register */
#define CAN0_N1_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4710598u)

/** \brief 600, Node 1 Core Release Register */
#define CAN0_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4710600u)

/** \brief 604, Node 1 Endian Register */
#define CAN0_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4710604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN0_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF471060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN0_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4710610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN0_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4710614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN0_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4710618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN0_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF471061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN0_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4710620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN0_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4710624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN0_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4710628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN0_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF471062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN0_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4710640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN0_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4710644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN0_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4710648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN0_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4710650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN0_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4710654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN0_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4710680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN0_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4710684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN0_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4710688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN0_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4710690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN0_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4710694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN0_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4710698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN0_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF471069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN0_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47106A0u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0C */
#define CAN0_N1_RXF0C (CAN0_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN0_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47106A4u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0S */
#define CAN0_N1_RXF0S (CAN0_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN0_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47106A8u)
/** Alias (User Manual Name) for CAN0_N1_RX_F0A */
#define CAN0_N1_RXF0A (CAN0_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN0_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47106ACu)
/** Alias (User Manual Name) for CAN0_N1_RX_BC */
#define CAN0_N1_RXBC (CAN0_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN0_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47106B0u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1C */
#define CAN0_N1_RXF1C (CAN0_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN0_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47106B4u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1S */
#define CAN0_N1_RXF1S (CAN0_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN0_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47106B8u)
/** Alias (User Manual Name) for CAN0_N1_RX_F1A */
#define CAN0_N1_RXF1A (CAN0_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47106BCu)
/** Alias (User Manual Name) for CAN0_N1_RX_ESC */
#define CAN0_N1_RXESC (CAN0_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN0_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47106C0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BC */
#define CAN0_N1_TXBC (CAN0_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN0_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47106C4u)
/** Alias (User Manual Name) for CAN0_N1_TX_FQS */
#define CAN0_N1_TXFQS (CAN0_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN0_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47106C8u)
/** Alias (User Manual Name) for CAN0_N1_TX_ESC */
#define CAN0_N1_TXESC (CAN0_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN0_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47106CCu)
/** Alias (User Manual Name) for CAN0_N1_TX_BRP */
#define CAN0_N1_TXBRP (CAN0_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN0_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47106D0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BAR */
#define CAN0_N1_TXBAR (CAN0_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN0_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47106D4u)
/** Alias (User Manual Name) for CAN0_N1_TX_BCR */
#define CAN0_N1_TXBCR (CAN0_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN0_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47106D8u)
/** Alias (User Manual Name) for CAN0_N1_TX_BTO */
#define CAN0_N1_TXBTO (CAN0_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN0_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47106DCu)
/** Alias (User Manual Name) for CAN0_N1_TX_BCF */
#define CAN0_N1_TXBCF (CAN0_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47106E0u)
/** Alias (User Manual Name) for CAN0_N1_TX_BTIE */
#define CAN0_N1_TXBTIE (CAN0_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47106E4u)
/** Alias (User Manual Name) for CAN0_N1_TX_BCIE */
#define CAN0_N1_TXBCIE (CAN0_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN0_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47106F0u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFC */
#define CAN0_N1_TXEFC (CAN0_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN0_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47106F4u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFS */
#define CAN0_N1_TXEFS (CAN0_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN0_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47106F8u)
/** Alias (User Manual Name) for CAN0_N1_TX_EFA */
#define CAN0_N1_TXEFA (CAN0_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN0_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4710760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN0_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4710764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN0_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4710768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN0_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF471076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN0_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN0_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN0_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN0_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN0_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN0_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN0_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN0_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN0_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN0_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN0_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN0_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF471079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN0_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47107A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN0_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47107A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN0_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47107A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN0_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47107ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN0_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47107B0u)

/** \brief 900, Node 2 Write access enable register A */
#define CAN0_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4710900u)

/** \brief 904, Node 2 Write access enable register B */
#define CAN0_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4710904u)

/** \brief 908, Node 2 Read access enable register A */
#define CAN0_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4710908u)

/** \brief 90C, Node 2 Read access enable register B */
#define CAN0_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF471090Cu)

/** \brief 910, Node 2 VM access enable register */
#define CAN0_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4710910u)

/** \brief 914, Node 2 PRS access enable register */
#define CAN0_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4710914u)

/** \brief 920, Node 2 Start Address  */
#define CAN0_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4710920u)

/** \brief 924, Node 2 End Address */
#define CAN0_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4710924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN0_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4710928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN0_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF471092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN0_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4710930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN0_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4710934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN0_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4710938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN0_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF471093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN0_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4710940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN0_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4710944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN0_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4710948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN0_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF471094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN0_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4710950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN0_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4710954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN0_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN0_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF471095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN0_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN0_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4710964u)

/** \brief 968, Node 2 Transmit Host Buffer 0 Configuration */
#define CAN0_N2_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710968u)

/** \brief 96C, Node 2 Transmit Host Buffer 0 Status */
#define CAN0_N2_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF471096Cu)

/** \brief 970, Node 2 Transmit Host Buffer 1 Configuration */
#define CAN0_N2_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710970u)

/** \brief 974, Node 2 Transmit Host Buffer 1 Status */
#define CAN0_N2_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4710974u)

/** \brief 98C, Node 2 CRE Interrupt Register */
#define CAN0_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF471098Cu)

/** \brief 990, Node 2 Frame Rate Measure Table Configuration */
#define CAN0_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4710990u)

/** \brief 994, Node 2 Rx Throughput Measure configuration */
#define CAN0_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4710994u)

/** \brief 998, Node 2 CRE Error control register */
#define CAN0_N2_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4710998u)

/** \brief A00, Node 2 Core Release Register */
#define CAN0_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4710A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN0_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4710A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN0_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4710A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN0_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4710A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN0_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4710A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN0_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4710A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN0_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4710A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN0_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4710A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN0_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4710A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN0_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4710A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN0_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4710A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN0_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4710A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN0_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4710A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN0_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4710A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN0_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4710A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN0_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4710A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN0_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4710A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN0_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4710A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN0_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4710A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN0_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4710A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN0_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4710A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN0_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4710A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN0_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4710A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN0_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4710AA0u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0C */
#define CAN0_N2_RXF0C (CAN0_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN0_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4710AA4u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0S */
#define CAN0_N2_RXF0S (CAN0_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN0_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4710AA8u)
/** Alias (User Manual Name) for CAN0_N2_RX_F0A */
#define CAN0_N2_RXF0A (CAN0_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN0_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4710AACu)
/** Alias (User Manual Name) for CAN0_N2_RX_BC */
#define CAN0_N2_RXBC (CAN0_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN0_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4710AB0u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1C */
#define CAN0_N2_RXF1C (CAN0_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN0_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4710AB4u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1S */
#define CAN0_N2_RXF1S (CAN0_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN0_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4710AB8u)
/** Alias (User Manual Name) for CAN0_N2_RX_F1A */
#define CAN0_N2_RXF1A (CAN0_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4710ABCu)
/** Alias (User Manual Name) for CAN0_N2_RX_ESC */
#define CAN0_N2_RXESC (CAN0_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN0_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4710AC0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BC */
#define CAN0_N2_TXBC (CAN0_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN0_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4710AC4u)
/** Alias (User Manual Name) for CAN0_N2_TX_FQS */
#define CAN0_N2_TXFQS (CAN0_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN0_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4710AC8u)
/** Alias (User Manual Name) for CAN0_N2_TX_ESC */
#define CAN0_N2_TXESC (CAN0_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN0_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4710ACCu)
/** Alias (User Manual Name) for CAN0_N2_TX_BRP */
#define CAN0_N2_TXBRP (CAN0_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN0_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4710AD0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BAR */
#define CAN0_N2_TXBAR (CAN0_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN0_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4710AD4u)
/** Alias (User Manual Name) for CAN0_N2_TX_BCR */
#define CAN0_N2_TXBCR (CAN0_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN0_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4710AD8u)
/** Alias (User Manual Name) for CAN0_N2_TX_BTO */
#define CAN0_N2_TXBTO (CAN0_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN0_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4710ADCu)
/** Alias (User Manual Name) for CAN0_N2_TX_BCF */
#define CAN0_N2_TXBCF (CAN0_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4710AE0u)
/** Alias (User Manual Name) for CAN0_N2_TX_BTIE */
#define CAN0_N2_TXBTIE (CAN0_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4710AE4u)
/** Alias (User Manual Name) for CAN0_N2_TX_BCIE */
#define CAN0_N2_TXBCIE (CAN0_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN0_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4710AF0u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFC */
#define CAN0_N2_TXEFC (CAN0_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN0_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4710AF4u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFS */
#define CAN0_N2_TXEFS (CAN0_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN0_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4710AF8u)
/** Alias (User Manual Name) for CAN0_N2_TX_EFA */
#define CAN0_N2_TXEFA (CAN0_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN0_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4710B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN0_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4710B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN0_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4710B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN0_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4710B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN0_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN0_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN0_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN0_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN0_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN0_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN0_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN0_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN0_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN0_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN0_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN0_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN0_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN0_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN0_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN0_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN0_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4710BB0u)

/** \brief D00, Node 3 Write access enable register A */
#define CAN0_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4710D00u)

/** \brief D04, Node 3 Write access enable register B */
#define CAN0_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4710D04u)

/** \brief D08, Node 3 Read access enable register A */
#define CAN0_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4710D08u)

/** \brief D0C, Node 3 Read access enable register B */
#define CAN0_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF4710D0Cu)

/** \brief D10, Node 3 VM access enable register */
#define CAN0_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4710D10u)

/** \brief D14, Node 3 PRS access enable register */
#define CAN0_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4710D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN0_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4710D20u)

/** \brief D24, Node 3 End Address */
#define CAN0_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4710D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN0_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4710D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN0_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF4710D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN0_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4710D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN0_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4710D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN0_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4710D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN0_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF4710D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN0_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4710D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN0_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4710D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN0_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4710D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN0_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF4710D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN0_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4710D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN0_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4710D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN0_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN0_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4710D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN0_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4710D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN0_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4710D64u)

/** \brief D68, Node 3 Transmit Host Buffer 0 Configuration */
#define CAN0_N3_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710D68u)

/** \brief D6C, Node 3 Transmit Host Buffer 0 Status */
#define CAN0_N3_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4710D6Cu)

/** \brief D70, Node 3 Transmit Host Buffer 1 Configuration */
#define CAN0_N3_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4710D70u)

/** \brief D74, Node 3 Transmit Host Buffer 1 Status */
#define CAN0_N3_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4710D74u)

/** \brief D8C, Node 3 CRE Interrupt Register */
#define CAN0_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF4710D8Cu)

/** \brief D90, Node 3 Frame Rate Measure Table Configuration */
#define CAN0_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4710D90u)

/** \brief D94, Node 3 Rx Throughput Measure configuration */
#define CAN0_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4710D94u)

/** \brief D98, Node 3 CRE Error control register */
#define CAN0_N3_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4710D98u)

/** \brief E00, Node 3 Core Release Register */
#define CAN0_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4710E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN0_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4710E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN0_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4710E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN0_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4710E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN0_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4710E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN0_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4710E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN0_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4710E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN0_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4710E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN0_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4710E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN0_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4710E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN0_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4710E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN0_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4710E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN0_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4710E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN0_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4710E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN0_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4710E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN0_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4710E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN0_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4710E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN0_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4710E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN0_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4710E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN0_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4710E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN0_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4710E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN0_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4710E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN0_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4710E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN0_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4710EA0u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0C */
#define CAN0_N3_RXF0C (CAN0_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN0_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4710EA4u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0S */
#define CAN0_N3_RXF0S (CAN0_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN0_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4710EA8u)
/** Alias (User Manual Name) for CAN0_N3_RX_F0A */
#define CAN0_N3_RXF0A (CAN0_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN0_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4710EACu)
/** Alias (User Manual Name) for CAN0_N3_RX_BC */
#define CAN0_N3_RXBC (CAN0_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN0_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4710EB0u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1C */
#define CAN0_N3_RXF1C (CAN0_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN0_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4710EB4u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1S */
#define CAN0_N3_RXF1S (CAN0_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN0_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4710EB8u)
/** Alias (User Manual Name) for CAN0_N3_RX_F1A */
#define CAN0_N3_RXF1A (CAN0_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN0_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4710EBCu)
/** Alias (User Manual Name) for CAN0_N3_RX_ESC */
#define CAN0_N3_RXESC (CAN0_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN0_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4710EC0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BC */
#define CAN0_N3_TXBC (CAN0_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN0_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4710EC4u)
/** Alias (User Manual Name) for CAN0_N3_TX_FQS */
#define CAN0_N3_TXFQS (CAN0_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN0_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4710EC8u)
/** Alias (User Manual Name) for CAN0_N3_TX_ESC */
#define CAN0_N3_TXESC (CAN0_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN0_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4710ECCu)
/** Alias (User Manual Name) for CAN0_N3_TX_BRP */
#define CAN0_N3_TXBRP (CAN0_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN0_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4710ED0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BAR */
#define CAN0_N3_TXBAR (CAN0_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN0_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4710ED4u)
/** Alias (User Manual Name) for CAN0_N3_TX_BCR */
#define CAN0_N3_TXBCR (CAN0_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN0_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4710ED8u)
/** Alias (User Manual Name) for CAN0_N3_TX_BTO */
#define CAN0_N3_TXBTO (CAN0_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN0_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4710EDCu)
/** Alias (User Manual Name) for CAN0_N3_TX_BCF */
#define CAN0_N3_TXBCF (CAN0_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN0_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4710EE0u)
/** Alias (User Manual Name) for CAN0_N3_TX_BTIE */
#define CAN0_N3_TXBTIE (CAN0_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN0_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4710EE4u)
/** Alias (User Manual Name) for CAN0_N3_TX_BCIE */
#define CAN0_N3_TXBCIE (CAN0_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN0_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4710EF0u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFC */
#define CAN0_N3_TXEFC (CAN0_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN0_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4710EF4u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFS */
#define CAN0_N3_TXEFS (CAN0_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN0_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4710EF8u)
/** Alias (User Manual Name) for CAN0_N3_TX_EFA */
#define CAN0_N3_TXEFA (CAN0_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN0_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4710F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN0_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4710F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN0_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4710F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN0_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4710F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN0_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN0_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN0_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN0_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN0_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN0_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN0_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN0_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN0_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN0_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN0_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN0_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN0_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN0_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN0_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN0_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4710FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN0_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4710FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can1
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN1_RAM ((void*)0xF4720000u)
#define CAN1_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN1_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF4730000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN1_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF4730004u)

/** \brief 8, Module Identification Register */
#define CAN1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF4730008u)

/** \brief C, Reset Control Register A */
#define CAN1_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF473000Cu)

/** \brief 10, Reset Control Register B */
#define CAN1_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF4730010u)

/** \brief 14, Reset Status Register */
#define CAN1_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF4730014u)

/** \brief 18, PROT Register Endinit */
#define CAN1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF4730018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF473001Cu)

/** \brief 30, Write access enable register A */
#define CAN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4730030u)

/** \brief 34, Write access enable register B */
#define CAN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4730034u)

/** \brief 38, Read access enable register A */
#define CAN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4730038u)

/** \brief 3C, Read access enable register B */
#define CAN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF473003Cu)

/** \brief 40, VM access enable register */
#define CAN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4730040u)

/** \brief 44, PRS access enable register */
#define CAN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4730044u)

/** \brief 70, Module Control Register */
#define CAN1_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF4730070u)

/** \brief 88, CRE Watchdog timer register */
#define CAN1_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_WDT*)0xF4730088u)

/** \brief 100, Node 0 Write access enable register A */
#define CAN1_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4730100u)

/** \brief 104, Node 0 Write access enable register B */
#define CAN1_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4730104u)

/** \brief 108, Node 0 Read access enable register A */
#define CAN1_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4730108u)

/** \brief 10C, Node 0 Read access enable register B */
#define CAN1_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF473010Cu)

/** \brief 110, Node 0 VM access enable register */
#define CAN1_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4730110u)

/** \brief 114, Node 0 PRS access enable register */
#define CAN1_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4730114u)

/** \brief 120, Node 0 Start Address  */
#define CAN1_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4730120u)

/** \brief 124, Node 0 End Address */
#define CAN1_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4730124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN1_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4730128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN1_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF473012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN1_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4730130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN1_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4730134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN1_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4730138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN1_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF473013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN1_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4730140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN1_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4730144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN1_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4730148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN1_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF473014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN1_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4730150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN1_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4730154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN1_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN1_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF473015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN1_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN1_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4730164u)

/** \brief 168, Node 0 Transmit Host Buffer 0 Configuration */
#define CAN1_N0_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730168u)

/** \brief 16C, Node 0 Transmit Host Buffer 0 Status */
#define CAN1_N0_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF473016Cu)

/** \brief 170, Node 0 Transmit Host Buffer 1 Configuration */
#define CAN1_N0_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730170u)

/** \brief 174, Node 0 Transmit Host Buffer 1 Status */
#define CAN1_N0_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4730174u)

/** \brief 18C, Node 0 CRE Interrupt Register */
#define CAN1_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF473018Cu)

/** \brief 190, Node 0 Frame Rate Measure Table Configuration */
#define CAN1_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4730190u)

/** \brief 194, Node 0 Rx Throughput Measure configuration */
#define CAN1_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4730194u)

/** \brief 198, Node 0 CRE Error control register */
#define CAN1_N0_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4730198u)

/** \brief 200, Node 0 Core Release Register */
#define CAN1_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4730200u)

/** \brief 204, Node 0 Endian Register */
#define CAN1_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4730204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN1_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF473020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN1_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4730210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN1_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4730214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN1_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4730218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN1_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF473021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN1_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4730220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN1_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4730224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN1_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4730228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN1_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF473022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN1_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4730240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN1_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4730244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN1_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4730248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN1_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4730250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN1_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4730254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN1_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4730280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN1_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4730284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN1_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4730288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN1_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4730290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN1_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4730294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN1_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4730298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN1_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF473029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN1_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47302A0u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0C */
#define CAN1_N0_RXF0C (CAN1_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN1_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47302A4u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0S */
#define CAN1_N0_RXF0S (CAN1_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN1_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47302A8u)
/** Alias (User Manual Name) for CAN1_N0_RX_F0A */
#define CAN1_N0_RXF0A (CAN1_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN1_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47302ACu)
/** Alias (User Manual Name) for CAN1_N0_RX_BC */
#define CAN1_N0_RXBC (CAN1_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN1_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47302B0u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1C */
#define CAN1_N0_RXF1C (CAN1_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN1_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47302B4u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1S */
#define CAN1_N0_RXF1S (CAN1_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN1_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47302B8u)
/** Alias (User Manual Name) for CAN1_N0_RX_F1A */
#define CAN1_N0_RXF1A (CAN1_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47302BCu)
/** Alias (User Manual Name) for CAN1_N0_RX_ESC */
#define CAN1_N0_RXESC (CAN1_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN1_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47302C0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BC */
#define CAN1_N0_TXBC (CAN1_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN1_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47302C4u)
/** Alias (User Manual Name) for CAN1_N0_TX_FQS */
#define CAN1_N0_TXFQS (CAN1_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN1_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47302C8u)
/** Alias (User Manual Name) for CAN1_N0_TX_ESC */
#define CAN1_N0_TXESC (CAN1_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN1_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47302CCu)
/** Alias (User Manual Name) for CAN1_N0_TX_BRP */
#define CAN1_N0_TXBRP (CAN1_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN1_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47302D0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BAR */
#define CAN1_N0_TXBAR (CAN1_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN1_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47302D4u)
/** Alias (User Manual Name) for CAN1_N0_TX_BCR */
#define CAN1_N0_TXBCR (CAN1_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN1_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47302D8u)
/** Alias (User Manual Name) for CAN1_N0_TX_BTO */
#define CAN1_N0_TXBTO (CAN1_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN1_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47302DCu)
/** Alias (User Manual Name) for CAN1_N0_TX_BCF */
#define CAN1_N0_TXBCF (CAN1_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47302E0u)
/** Alias (User Manual Name) for CAN1_N0_TX_BTIE */
#define CAN1_N0_TXBTIE (CAN1_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47302E4u)
/** Alias (User Manual Name) for CAN1_N0_TX_BCIE */
#define CAN1_N0_TXBCIE (CAN1_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN1_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47302F0u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFC */
#define CAN1_N0_TXEFC (CAN1_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN1_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47302F4u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFS */
#define CAN1_N0_TXEFS (CAN1_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN1_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47302F8u)
/** Alias (User Manual Name) for CAN1_N0_TX_EFA */
#define CAN1_N0_TXEFA (CAN1_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN1_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4730360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN1_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4730364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN1_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4730368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN1_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF473036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN1_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN1_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN1_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN1_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN1_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN1_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN1_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN1_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN1_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN1_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN1_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN1_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN1_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47303A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN1_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47303A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN1_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47303A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN1_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47303ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN1_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47303B0u)

/** \brief 500, Node 1 Write access enable register A */
#define CAN1_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4730500u)

/** \brief 504, Node 1 Write access enable register B */
#define CAN1_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4730504u)

/** \brief 508, Node 1 Read access enable register A */
#define CAN1_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4730508u)

/** \brief 50C, Node 1 Read access enable register B */
#define CAN1_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF473050Cu)

/** \brief 510, Node 1 VM access enable register */
#define CAN1_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4730510u)

/** \brief 514, Node 1 PRS access enable register */
#define CAN1_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4730514u)

/** \brief 520, Node 1 Start Address  */
#define CAN1_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4730520u)

/** \brief 524, Node 1 End Address */
#define CAN1_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4730524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN1_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4730528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN1_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF473052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN1_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4730530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN1_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4730534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN1_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4730538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN1_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF473053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN1_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4730540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN1_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4730544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN1_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4730548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN1_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF473054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN1_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4730550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN1_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4730554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN1_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN1_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF473055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN1_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN1_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4730564u)

/** \brief 568, Node 1 Transmit Host Buffer 0 Configuration */
#define CAN1_N1_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730568u)

/** \brief 56C, Node 1 Transmit Host Buffer 0 Status */
#define CAN1_N1_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF473056Cu)

/** \brief 570, Node 1 Transmit Host Buffer 1 Configuration */
#define CAN1_N1_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730570u)

/** \brief 574, Node 1 Transmit Host Buffer 1 Status */
#define CAN1_N1_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4730574u)

/** \brief 58C, Node 1 CRE Interrupt Register */
#define CAN1_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF473058Cu)

/** \brief 590, Node 1 Frame Rate Measure Table Configuration */
#define CAN1_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4730590u)

/** \brief 594, Node 1 Rx Throughput Measure configuration */
#define CAN1_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4730594u)

/** \brief 598, Node 1 CRE Error control register */
#define CAN1_N1_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4730598u)

/** \brief 600, Node 1 Core Release Register */
#define CAN1_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4730600u)

/** \brief 604, Node 1 Endian Register */
#define CAN1_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4730604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN1_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF473060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN1_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4730610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN1_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4730614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN1_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4730618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN1_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF473061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN1_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4730620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN1_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4730624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN1_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4730628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN1_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF473062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN1_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4730640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN1_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4730644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN1_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4730648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN1_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4730650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN1_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4730654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN1_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4730680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN1_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4730684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN1_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4730688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN1_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4730690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN1_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4730694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN1_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4730698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN1_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF473069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN1_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47306A0u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0C */
#define CAN1_N1_RXF0C (CAN1_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN1_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47306A4u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0S */
#define CAN1_N1_RXF0S (CAN1_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN1_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47306A8u)
/** Alias (User Manual Name) for CAN1_N1_RX_F0A */
#define CAN1_N1_RXF0A (CAN1_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN1_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47306ACu)
/** Alias (User Manual Name) for CAN1_N1_RX_BC */
#define CAN1_N1_RXBC (CAN1_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN1_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47306B0u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1C */
#define CAN1_N1_RXF1C (CAN1_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN1_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47306B4u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1S */
#define CAN1_N1_RXF1S (CAN1_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN1_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47306B8u)
/** Alias (User Manual Name) for CAN1_N1_RX_F1A */
#define CAN1_N1_RXF1A (CAN1_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47306BCu)
/** Alias (User Manual Name) for CAN1_N1_RX_ESC */
#define CAN1_N1_RXESC (CAN1_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN1_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47306C0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BC */
#define CAN1_N1_TXBC (CAN1_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN1_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47306C4u)
/** Alias (User Manual Name) for CAN1_N1_TX_FQS */
#define CAN1_N1_TXFQS (CAN1_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN1_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47306C8u)
/** Alias (User Manual Name) for CAN1_N1_TX_ESC */
#define CAN1_N1_TXESC (CAN1_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN1_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47306CCu)
/** Alias (User Manual Name) for CAN1_N1_TX_BRP */
#define CAN1_N1_TXBRP (CAN1_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN1_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47306D0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BAR */
#define CAN1_N1_TXBAR (CAN1_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN1_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47306D4u)
/** Alias (User Manual Name) for CAN1_N1_TX_BCR */
#define CAN1_N1_TXBCR (CAN1_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN1_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47306D8u)
/** Alias (User Manual Name) for CAN1_N1_TX_BTO */
#define CAN1_N1_TXBTO (CAN1_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN1_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47306DCu)
/** Alias (User Manual Name) for CAN1_N1_TX_BCF */
#define CAN1_N1_TXBCF (CAN1_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47306E0u)
/** Alias (User Manual Name) for CAN1_N1_TX_BTIE */
#define CAN1_N1_TXBTIE (CAN1_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47306E4u)
/** Alias (User Manual Name) for CAN1_N1_TX_BCIE */
#define CAN1_N1_TXBCIE (CAN1_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN1_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47306F0u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFC */
#define CAN1_N1_TXEFC (CAN1_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN1_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47306F4u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFS */
#define CAN1_N1_TXEFS (CAN1_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN1_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47306F8u)
/** Alias (User Manual Name) for CAN1_N1_TX_EFA */
#define CAN1_N1_TXEFA (CAN1_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN1_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4730760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN1_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4730764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN1_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4730768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN1_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF473076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN1_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN1_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN1_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN1_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN1_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN1_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN1_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN1_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN1_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN1_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN1_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN1_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF473079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN1_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47307A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN1_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47307A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN1_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47307A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN1_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47307ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN1_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47307B0u)

/** \brief 900, Node 2 Write access enable register A */
#define CAN1_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4730900u)

/** \brief 904, Node 2 Write access enable register B */
#define CAN1_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4730904u)

/** \brief 908, Node 2 Read access enable register A */
#define CAN1_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4730908u)

/** \brief 90C, Node 2 Read access enable register B */
#define CAN1_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF473090Cu)

/** \brief 910, Node 2 VM access enable register */
#define CAN1_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4730910u)

/** \brief 914, Node 2 PRS access enable register */
#define CAN1_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4730914u)

/** \brief 920, Node 2 Start Address  */
#define CAN1_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4730920u)

/** \brief 924, Node 2 End Address */
#define CAN1_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4730924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN1_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4730928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN1_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF473092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN1_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4730930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN1_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4730934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN1_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4730938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN1_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF473093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN1_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4730940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN1_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4730944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN1_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4730948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN1_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF473094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN1_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4730950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN1_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4730954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN1_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN1_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF473095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN1_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN1_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4730964u)

/** \brief 968, Node 2 Transmit Host Buffer 0 Configuration */
#define CAN1_N2_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730968u)

/** \brief 96C, Node 2 Transmit Host Buffer 0 Status */
#define CAN1_N2_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF473096Cu)

/** \brief 970, Node 2 Transmit Host Buffer 1 Configuration */
#define CAN1_N2_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730970u)

/** \brief 974, Node 2 Transmit Host Buffer 1 Status */
#define CAN1_N2_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4730974u)

/** \brief 98C, Node 2 CRE Interrupt Register */
#define CAN1_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF473098Cu)

/** \brief 990, Node 2 Frame Rate Measure Table Configuration */
#define CAN1_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4730990u)

/** \brief 994, Node 2 Rx Throughput Measure configuration */
#define CAN1_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4730994u)

/** \brief 998, Node 2 CRE Error control register */
#define CAN1_N2_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4730998u)

/** \brief A00, Node 2 Core Release Register */
#define CAN1_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4730A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN1_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4730A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN1_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4730A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN1_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4730A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN1_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4730A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN1_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4730A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN1_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4730A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN1_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4730A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN1_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4730A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN1_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4730A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN1_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4730A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN1_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4730A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN1_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4730A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN1_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4730A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN1_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4730A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN1_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4730A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN1_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4730A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN1_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4730A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN1_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4730A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN1_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4730A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN1_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4730A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN1_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4730A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN1_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4730A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN1_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4730AA0u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0C */
#define CAN1_N2_RXF0C (CAN1_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN1_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4730AA4u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0S */
#define CAN1_N2_RXF0S (CAN1_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN1_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4730AA8u)
/** Alias (User Manual Name) for CAN1_N2_RX_F0A */
#define CAN1_N2_RXF0A (CAN1_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN1_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4730AACu)
/** Alias (User Manual Name) for CAN1_N2_RX_BC */
#define CAN1_N2_RXBC (CAN1_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN1_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4730AB0u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1C */
#define CAN1_N2_RXF1C (CAN1_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN1_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4730AB4u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1S */
#define CAN1_N2_RXF1S (CAN1_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN1_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4730AB8u)
/** Alias (User Manual Name) for CAN1_N2_RX_F1A */
#define CAN1_N2_RXF1A (CAN1_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4730ABCu)
/** Alias (User Manual Name) for CAN1_N2_RX_ESC */
#define CAN1_N2_RXESC (CAN1_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN1_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4730AC0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BC */
#define CAN1_N2_TXBC (CAN1_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN1_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4730AC4u)
/** Alias (User Manual Name) for CAN1_N2_TX_FQS */
#define CAN1_N2_TXFQS (CAN1_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN1_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4730AC8u)
/** Alias (User Manual Name) for CAN1_N2_TX_ESC */
#define CAN1_N2_TXESC (CAN1_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN1_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4730ACCu)
/** Alias (User Manual Name) for CAN1_N2_TX_BRP */
#define CAN1_N2_TXBRP (CAN1_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN1_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4730AD0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BAR */
#define CAN1_N2_TXBAR (CAN1_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN1_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4730AD4u)
/** Alias (User Manual Name) for CAN1_N2_TX_BCR */
#define CAN1_N2_TXBCR (CAN1_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN1_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4730AD8u)
/** Alias (User Manual Name) for CAN1_N2_TX_BTO */
#define CAN1_N2_TXBTO (CAN1_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN1_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4730ADCu)
/** Alias (User Manual Name) for CAN1_N2_TX_BCF */
#define CAN1_N2_TXBCF (CAN1_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4730AE0u)
/** Alias (User Manual Name) for CAN1_N2_TX_BTIE */
#define CAN1_N2_TXBTIE (CAN1_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4730AE4u)
/** Alias (User Manual Name) for CAN1_N2_TX_BCIE */
#define CAN1_N2_TXBCIE (CAN1_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN1_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4730AF0u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFC */
#define CAN1_N2_TXEFC (CAN1_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN1_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4730AF4u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFS */
#define CAN1_N2_TXEFS (CAN1_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN1_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4730AF8u)
/** Alias (User Manual Name) for CAN1_N2_TX_EFA */
#define CAN1_N2_TXEFA (CAN1_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN1_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4730B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN1_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4730B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN1_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4730B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN1_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4730B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN1_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN1_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN1_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN1_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN1_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN1_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN1_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN1_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN1_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN1_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN1_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN1_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN1_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN1_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN1_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN1_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN1_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4730BB0u)

/** \brief D00, Node 3 Write access enable register A */
#define CAN1_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4730D00u)

/** \brief D04, Node 3 Write access enable register B */
#define CAN1_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4730D04u)

/** \brief D08, Node 3 Read access enable register A */
#define CAN1_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4730D08u)

/** \brief D0C, Node 3 Read access enable register B */
#define CAN1_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF4730D0Cu)

/** \brief D10, Node 3 VM access enable register */
#define CAN1_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4730D10u)

/** \brief D14, Node 3 PRS access enable register */
#define CAN1_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4730D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN1_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4730D20u)

/** \brief D24, Node 3 End Address */
#define CAN1_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4730D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN1_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4730D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN1_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF4730D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN1_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4730D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN1_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4730D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN1_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4730D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN1_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF4730D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN1_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4730D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN1_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4730D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN1_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4730D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN1_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF4730D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN1_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4730D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN1_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4730D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN1_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN1_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4730D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN1_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4730D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN1_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4730D64u)

/** \brief D68, Node 3 Transmit Host Buffer 0 Configuration */
#define CAN1_N3_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730D68u)

/** \brief D6C, Node 3 Transmit Host Buffer 0 Status */
#define CAN1_N3_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4730D6Cu)

/** \brief D70, Node 3 Transmit Host Buffer 1 Configuration */
#define CAN1_N3_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4730D70u)

/** \brief D74, Node 3 Transmit Host Buffer 1 Status */
#define CAN1_N3_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4730D74u)

/** \brief D8C, Node 3 CRE Interrupt Register */
#define CAN1_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF4730D8Cu)

/** \brief D90, Node 3 Frame Rate Measure Table Configuration */
#define CAN1_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4730D90u)

/** \brief D94, Node 3 Rx Throughput Measure configuration */
#define CAN1_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4730D94u)

/** \brief D98, Node 3 CRE Error control register */
#define CAN1_N3_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4730D98u)

/** \brief E00, Node 3 Core Release Register */
#define CAN1_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4730E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN1_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4730E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN1_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4730E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN1_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4730E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN1_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4730E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN1_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4730E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN1_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4730E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN1_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4730E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN1_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4730E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN1_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4730E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN1_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4730E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN1_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4730E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN1_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4730E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN1_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4730E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN1_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4730E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN1_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4730E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN1_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4730E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN1_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4730E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN1_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4730E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN1_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4730E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN1_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4730E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN1_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4730E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN1_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4730E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN1_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4730EA0u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0C */
#define CAN1_N3_RXF0C (CAN1_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN1_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4730EA4u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0S */
#define CAN1_N3_RXF0S (CAN1_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN1_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4730EA8u)
/** Alias (User Manual Name) for CAN1_N3_RX_F0A */
#define CAN1_N3_RXF0A (CAN1_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN1_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4730EACu)
/** Alias (User Manual Name) for CAN1_N3_RX_BC */
#define CAN1_N3_RXBC (CAN1_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN1_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4730EB0u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1C */
#define CAN1_N3_RXF1C (CAN1_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN1_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4730EB4u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1S */
#define CAN1_N3_RXF1S (CAN1_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN1_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4730EB8u)
/** Alias (User Manual Name) for CAN1_N3_RX_F1A */
#define CAN1_N3_RXF1A (CAN1_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN1_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4730EBCu)
/** Alias (User Manual Name) for CAN1_N3_RX_ESC */
#define CAN1_N3_RXESC (CAN1_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN1_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4730EC0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BC */
#define CAN1_N3_TXBC (CAN1_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN1_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4730EC4u)
/** Alias (User Manual Name) for CAN1_N3_TX_FQS */
#define CAN1_N3_TXFQS (CAN1_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN1_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4730EC8u)
/** Alias (User Manual Name) for CAN1_N3_TX_ESC */
#define CAN1_N3_TXESC (CAN1_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN1_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4730ECCu)
/** Alias (User Manual Name) for CAN1_N3_TX_BRP */
#define CAN1_N3_TXBRP (CAN1_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN1_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4730ED0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BAR */
#define CAN1_N3_TXBAR (CAN1_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN1_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4730ED4u)
/** Alias (User Manual Name) for CAN1_N3_TX_BCR */
#define CAN1_N3_TXBCR (CAN1_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN1_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4730ED8u)
/** Alias (User Manual Name) for CAN1_N3_TX_BTO */
#define CAN1_N3_TXBTO (CAN1_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN1_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4730EDCu)
/** Alias (User Manual Name) for CAN1_N3_TX_BCF */
#define CAN1_N3_TXBCF (CAN1_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN1_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4730EE0u)
/** Alias (User Manual Name) for CAN1_N3_TX_BTIE */
#define CAN1_N3_TXBTIE (CAN1_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN1_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4730EE4u)
/** Alias (User Manual Name) for CAN1_N3_TX_BCIE */
#define CAN1_N3_TXBCIE (CAN1_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN1_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4730EF0u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFC */
#define CAN1_N3_TXEFC (CAN1_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN1_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4730EF4u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFS */
#define CAN1_N3_TXEFS (CAN1_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN1_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4730EF8u)
/** Alias (User Manual Name) for CAN1_N3_TX_EFA */
#define CAN1_N3_TXEFA (CAN1_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN1_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4730F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN1_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4730F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN1_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4730F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN1_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4730F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN1_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN1_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN1_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN1_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN1_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN1_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN1_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN1_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN1_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN1_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN1_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN1_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN1_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN1_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN1_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN1_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4730FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN1_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4730FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can2
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN2_RAM ((void*)0xF4740000u)
#define CAN2_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN2_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF4750000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN2_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF4750004u)

/** \brief 8, Module Identification Register */
#define CAN2_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF4750008u)

/** \brief C, Reset Control Register A */
#define CAN2_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF475000Cu)

/** \brief 10, Reset Control Register B */
#define CAN2_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF4750010u)

/** \brief 14, Reset Status Register */
#define CAN2_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF4750014u)

/** \brief 18, PROT Register Endinit */
#define CAN2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF4750018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN2_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF475001Cu)

/** \brief 30, Write access enable register A */
#define CAN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4750030u)

/** \brief 34, Write access enable register B */
#define CAN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4750034u)

/** \brief 38, Read access enable register A */
#define CAN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4750038u)

/** \brief 3C, Read access enable register B */
#define CAN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF475003Cu)

/** \brief 40, VM access enable register */
#define CAN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4750040u)

/** \brief 44, PRS access enable register */
#define CAN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4750044u)

/** \brief 70, Module Control Register */
#define CAN2_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF4750070u)

/** \brief 88, CRE Watchdog timer register */
#define CAN2_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_WDT*)0xF4750088u)

/** \brief 100, Node 0 Write access enable register A */
#define CAN2_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4750100u)

/** \brief 104, Node 0 Write access enable register B */
#define CAN2_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4750104u)

/** \brief 108, Node 0 Read access enable register A */
#define CAN2_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4750108u)

/** \brief 10C, Node 0 Read access enable register B */
#define CAN2_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF475010Cu)

/** \brief 110, Node 0 VM access enable register */
#define CAN2_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4750110u)

/** \brief 114, Node 0 PRS access enable register */
#define CAN2_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4750114u)

/** \brief 120, Node 0 Start Address  */
#define CAN2_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4750120u)

/** \brief 124, Node 0 End Address */
#define CAN2_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4750124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN2_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4750128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN2_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF475012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN2_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4750130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN2_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4750134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN2_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4750138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN2_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF475013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN2_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4750140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN2_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4750144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN2_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4750148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN2_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF475014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN2_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4750150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN2_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4750154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN2_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN2_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF475015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN2_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN2_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4750164u)

/** \brief 168, Node 0 Transmit Host Buffer 0 Configuration */
#define CAN2_N0_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750168u)

/** \brief 16C, Node 0 Transmit Host Buffer 0 Status */
#define CAN2_N0_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF475016Cu)

/** \brief 170, Node 0 Transmit Host Buffer 1 Configuration */
#define CAN2_N0_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750170u)

/** \brief 174, Node 0 Transmit Host Buffer 1 Status */
#define CAN2_N0_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4750174u)

/** \brief 18C, Node 0 CRE Interrupt Register */
#define CAN2_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF475018Cu)

/** \brief 190, Node 0 Frame Rate Measure Table Configuration */
#define CAN2_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4750190u)

/** \brief 194, Node 0 Rx Throughput Measure configuration */
#define CAN2_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4750194u)

/** \brief 198, Node 0 CRE Error control register */
#define CAN2_N0_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4750198u)

/** \brief 200, Node 0 Core Release Register */
#define CAN2_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4750200u)

/** \brief 204, Node 0 Endian Register */
#define CAN2_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4750204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN2_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF475020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN2_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4750210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN2_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4750214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN2_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4750218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN2_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF475021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN2_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4750220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN2_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4750224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN2_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4750228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN2_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF475022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN2_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4750240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN2_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4750244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN2_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4750248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN2_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4750250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN2_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4750254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN2_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4750280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN2_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4750284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN2_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4750288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN2_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4750290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN2_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4750294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN2_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4750298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN2_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF475029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN2_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47502A0u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0C */
#define CAN2_N0_RXF0C (CAN2_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN2_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47502A4u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0S */
#define CAN2_N0_RXF0S (CAN2_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN2_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47502A8u)
/** Alias (User Manual Name) for CAN2_N0_RX_F0A */
#define CAN2_N0_RXF0A (CAN2_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN2_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47502ACu)
/** Alias (User Manual Name) for CAN2_N0_RX_BC */
#define CAN2_N0_RXBC (CAN2_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN2_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47502B0u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1C */
#define CAN2_N0_RXF1C (CAN2_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN2_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47502B4u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1S */
#define CAN2_N0_RXF1S (CAN2_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN2_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47502B8u)
/** Alias (User Manual Name) for CAN2_N0_RX_F1A */
#define CAN2_N0_RXF1A (CAN2_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47502BCu)
/** Alias (User Manual Name) for CAN2_N0_RX_ESC */
#define CAN2_N0_RXESC (CAN2_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN2_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47502C0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BC */
#define CAN2_N0_TXBC (CAN2_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN2_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47502C4u)
/** Alias (User Manual Name) for CAN2_N0_TX_FQS */
#define CAN2_N0_TXFQS (CAN2_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN2_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47502C8u)
/** Alias (User Manual Name) for CAN2_N0_TX_ESC */
#define CAN2_N0_TXESC (CAN2_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN2_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47502CCu)
/** Alias (User Manual Name) for CAN2_N0_TX_BRP */
#define CAN2_N0_TXBRP (CAN2_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN2_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47502D0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BAR */
#define CAN2_N0_TXBAR (CAN2_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN2_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47502D4u)
/** Alias (User Manual Name) for CAN2_N0_TX_BCR */
#define CAN2_N0_TXBCR (CAN2_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN2_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47502D8u)
/** Alias (User Manual Name) for CAN2_N0_TX_BTO */
#define CAN2_N0_TXBTO (CAN2_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN2_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47502DCu)
/** Alias (User Manual Name) for CAN2_N0_TX_BCF */
#define CAN2_N0_TXBCF (CAN2_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47502E0u)
/** Alias (User Manual Name) for CAN2_N0_TX_BTIE */
#define CAN2_N0_TXBTIE (CAN2_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47502E4u)
/** Alias (User Manual Name) for CAN2_N0_TX_BCIE */
#define CAN2_N0_TXBCIE (CAN2_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN2_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47502F0u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFC */
#define CAN2_N0_TXEFC (CAN2_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN2_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47502F4u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFS */
#define CAN2_N0_TXEFS (CAN2_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN2_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47502F8u)
/** Alias (User Manual Name) for CAN2_N0_TX_EFA */
#define CAN2_N0_TXEFA (CAN2_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN2_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4750360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN2_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4750364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN2_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4750368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN2_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF475036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN2_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN2_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN2_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN2_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN2_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN2_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN2_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN2_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN2_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN2_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN2_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN2_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN2_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47503A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN2_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47503A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN2_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47503A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN2_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47503ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN2_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47503B0u)

/** \brief 500, Node 1 Write access enable register A */
#define CAN2_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4750500u)

/** \brief 504, Node 1 Write access enable register B */
#define CAN2_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4750504u)

/** \brief 508, Node 1 Read access enable register A */
#define CAN2_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4750508u)

/** \brief 50C, Node 1 Read access enable register B */
#define CAN2_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF475050Cu)

/** \brief 510, Node 1 VM access enable register */
#define CAN2_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4750510u)

/** \brief 514, Node 1 PRS access enable register */
#define CAN2_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4750514u)

/** \brief 520, Node 1 Start Address  */
#define CAN2_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4750520u)

/** \brief 524, Node 1 End Address */
#define CAN2_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4750524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN2_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4750528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN2_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF475052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN2_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4750530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN2_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4750534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN2_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4750538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN2_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF475053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN2_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4750540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN2_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4750544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN2_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4750548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN2_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF475054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN2_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4750550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN2_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4750554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN2_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN2_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF475055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN2_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN2_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4750564u)

/** \brief 568, Node 1 Transmit Host Buffer 0 Configuration */
#define CAN2_N1_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750568u)

/** \brief 56C, Node 1 Transmit Host Buffer 0 Status */
#define CAN2_N1_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF475056Cu)

/** \brief 570, Node 1 Transmit Host Buffer 1 Configuration */
#define CAN2_N1_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750570u)

/** \brief 574, Node 1 Transmit Host Buffer 1 Status */
#define CAN2_N1_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4750574u)

/** \brief 58C, Node 1 CRE Interrupt Register */
#define CAN2_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF475058Cu)

/** \brief 590, Node 1 Frame Rate Measure Table Configuration */
#define CAN2_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4750590u)

/** \brief 594, Node 1 Rx Throughput Measure configuration */
#define CAN2_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4750594u)

/** \brief 598, Node 1 CRE Error control register */
#define CAN2_N1_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4750598u)

/** \brief 600, Node 1 Core Release Register */
#define CAN2_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4750600u)

/** \brief 604, Node 1 Endian Register */
#define CAN2_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4750604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN2_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF475060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN2_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4750610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN2_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4750614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN2_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4750618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN2_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF475061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN2_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4750620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN2_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4750624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN2_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4750628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN2_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF475062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN2_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4750640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN2_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4750644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN2_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4750648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN2_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4750650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN2_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4750654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN2_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4750680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN2_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4750684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN2_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4750688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN2_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4750690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN2_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4750694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN2_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4750698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN2_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF475069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN2_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47506A0u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0C */
#define CAN2_N1_RXF0C (CAN2_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN2_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47506A4u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0S */
#define CAN2_N1_RXF0S (CAN2_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN2_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47506A8u)
/** Alias (User Manual Name) for CAN2_N1_RX_F0A */
#define CAN2_N1_RXF0A (CAN2_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN2_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47506ACu)
/** Alias (User Manual Name) for CAN2_N1_RX_BC */
#define CAN2_N1_RXBC (CAN2_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN2_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47506B0u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1C */
#define CAN2_N1_RXF1C (CAN2_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN2_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47506B4u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1S */
#define CAN2_N1_RXF1S (CAN2_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN2_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47506B8u)
/** Alias (User Manual Name) for CAN2_N1_RX_F1A */
#define CAN2_N1_RXF1A (CAN2_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47506BCu)
/** Alias (User Manual Name) for CAN2_N1_RX_ESC */
#define CAN2_N1_RXESC (CAN2_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN2_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47506C0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BC */
#define CAN2_N1_TXBC (CAN2_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN2_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47506C4u)
/** Alias (User Manual Name) for CAN2_N1_TX_FQS */
#define CAN2_N1_TXFQS (CAN2_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN2_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47506C8u)
/** Alias (User Manual Name) for CAN2_N1_TX_ESC */
#define CAN2_N1_TXESC (CAN2_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN2_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47506CCu)
/** Alias (User Manual Name) for CAN2_N1_TX_BRP */
#define CAN2_N1_TXBRP (CAN2_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN2_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47506D0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BAR */
#define CAN2_N1_TXBAR (CAN2_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN2_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47506D4u)
/** Alias (User Manual Name) for CAN2_N1_TX_BCR */
#define CAN2_N1_TXBCR (CAN2_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN2_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47506D8u)
/** Alias (User Manual Name) for CAN2_N1_TX_BTO */
#define CAN2_N1_TXBTO (CAN2_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN2_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47506DCu)
/** Alias (User Manual Name) for CAN2_N1_TX_BCF */
#define CAN2_N1_TXBCF (CAN2_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47506E0u)
/** Alias (User Manual Name) for CAN2_N1_TX_BTIE */
#define CAN2_N1_TXBTIE (CAN2_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47506E4u)
/** Alias (User Manual Name) for CAN2_N1_TX_BCIE */
#define CAN2_N1_TXBCIE (CAN2_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN2_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47506F0u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFC */
#define CAN2_N1_TXEFC (CAN2_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN2_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47506F4u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFS */
#define CAN2_N1_TXEFS (CAN2_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN2_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47506F8u)
/** Alias (User Manual Name) for CAN2_N1_TX_EFA */
#define CAN2_N1_TXEFA (CAN2_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN2_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4750760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN2_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4750764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN2_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4750768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN2_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF475076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN2_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN2_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN2_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN2_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN2_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN2_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN2_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN2_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN2_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN2_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN2_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN2_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF475079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN2_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47507A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN2_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47507A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN2_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47507A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN2_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47507ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN2_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47507B0u)

/** \brief 900, Node 2 Write access enable register A */
#define CAN2_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4750900u)

/** \brief 904, Node 2 Write access enable register B */
#define CAN2_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4750904u)

/** \brief 908, Node 2 Read access enable register A */
#define CAN2_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4750908u)

/** \brief 90C, Node 2 Read access enable register B */
#define CAN2_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF475090Cu)

/** \brief 910, Node 2 VM access enable register */
#define CAN2_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4750910u)

/** \brief 914, Node 2 PRS access enable register */
#define CAN2_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4750914u)

/** \brief 920, Node 2 Start Address  */
#define CAN2_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4750920u)

/** \brief 924, Node 2 End Address */
#define CAN2_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4750924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN2_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4750928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN2_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF475092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN2_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4750930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN2_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4750934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN2_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4750938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN2_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF475093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN2_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4750940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN2_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4750944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN2_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4750948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN2_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF475094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN2_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4750950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN2_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4750954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN2_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN2_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF475095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN2_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN2_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4750964u)

/** \brief 968, Node 2 Transmit Host Buffer 0 Configuration */
#define CAN2_N2_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750968u)

/** \brief 96C, Node 2 Transmit Host Buffer 0 Status */
#define CAN2_N2_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF475096Cu)

/** \brief 970, Node 2 Transmit Host Buffer 1 Configuration */
#define CAN2_N2_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750970u)

/** \brief 974, Node 2 Transmit Host Buffer 1 Status */
#define CAN2_N2_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4750974u)

/** \brief 98C, Node 2 CRE Interrupt Register */
#define CAN2_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF475098Cu)

/** \brief 990, Node 2 Frame Rate Measure Table Configuration */
#define CAN2_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4750990u)

/** \brief 994, Node 2 Rx Throughput Measure configuration */
#define CAN2_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4750994u)

/** \brief 998, Node 2 CRE Error control register */
#define CAN2_N2_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4750998u)

/** \brief A00, Node 2 Core Release Register */
#define CAN2_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4750A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN2_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4750A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN2_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4750A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN2_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4750A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN2_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4750A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN2_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4750A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN2_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4750A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN2_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4750A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN2_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4750A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN2_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4750A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN2_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4750A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN2_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4750A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN2_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4750A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN2_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4750A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN2_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4750A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN2_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4750A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN2_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4750A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN2_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4750A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN2_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4750A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN2_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4750A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN2_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4750A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN2_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4750A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN2_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4750A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN2_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4750AA0u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0C */
#define CAN2_N2_RXF0C (CAN2_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN2_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4750AA4u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0S */
#define CAN2_N2_RXF0S (CAN2_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN2_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4750AA8u)
/** Alias (User Manual Name) for CAN2_N2_RX_F0A */
#define CAN2_N2_RXF0A (CAN2_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN2_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4750AACu)
/** Alias (User Manual Name) for CAN2_N2_RX_BC */
#define CAN2_N2_RXBC (CAN2_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN2_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4750AB0u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1C */
#define CAN2_N2_RXF1C (CAN2_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN2_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4750AB4u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1S */
#define CAN2_N2_RXF1S (CAN2_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN2_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4750AB8u)
/** Alias (User Manual Name) for CAN2_N2_RX_F1A */
#define CAN2_N2_RXF1A (CAN2_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4750ABCu)
/** Alias (User Manual Name) for CAN2_N2_RX_ESC */
#define CAN2_N2_RXESC (CAN2_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN2_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4750AC0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BC */
#define CAN2_N2_TXBC (CAN2_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN2_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4750AC4u)
/** Alias (User Manual Name) for CAN2_N2_TX_FQS */
#define CAN2_N2_TXFQS (CAN2_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN2_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4750AC8u)
/** Alias (User Manual Name) for CAN2_N2_TX_ESC */
#define CAN2_N2_TXESC (CAN2_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN2_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4750ACCu)
/** Alias (User Manual Name) for CAN2_N2_TX_BRP */
#define CAN2_N2_TXBRP (CAN2_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN2_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4750AD0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BAR */
#define CAN2_N2_TXBAR (CAN2_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN2_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4750AD4u)
/** Alias (User Manual Name) for CAN2_N2_TX_BCR */
#define CAN2_N2_TXBCR (CAN2_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN2_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4750AD8u)
/** Alias (User Manual Name) for CAN2_N2_TX_BTO */
#define CAN2_N2_TXBTO (CAN2_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN2_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4750ADCu)
/** Alias (User Manual Name) for CAN2_N2_TX_BCF */
#define CAN2_N2_TXBCF (CAN2_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4750AE0u)
/** Alias (User Manual Name) for CAN2_N2_TX_BTIE */
#define CAN2_N2_TXBTIE (CAN2_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4750AE4u)
/** Alias (User Manual Name) for CAN2_N2_TX_BCIE */
#define CAN2_N2_TXBCIE (CAN2_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN2_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4750AF0u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFC */
#define CAN2_N2_TXEFC (CAN2_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN2_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4750AF4u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFS */
#define CAN2_N2_TXEFS (CAN2_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN2_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4750AF8u)
/** Alias (User Manual Name) for CAN2_N2_TX_EFA */
#define CAN2_N2_TXEFA (CAN2_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN2_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4750B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN2_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4750B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN2_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4750B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN2_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4750B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN2_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN2_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN2_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN2_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN2_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN2_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN2_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN2_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN2_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN2_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN2_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN2_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN2_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN2_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN2_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN2_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN2_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4750BB0u)

/** \brief D00, Node 3 Write access enable register A */
#define CAN2_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4750D00u)

/** \brief D04, Node 3 Write access enable register B */
#define CAN2_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4750D04u)

/** \brief D08, Node 3 Read access enable register A */
#define CAN2_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4750D08u)

/** \brief D0C, Node 3 Read access enable register B */
#define CAN2_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF4750D0Cu)

/** \brief D10, Node 3 VM access enable register */
#define CAN2_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4750D10u)

/** \brief D14, Node 3 PRS access enable register */
#define CAN2_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4750D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN2_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4750D20u)

/** \brief D24, Node 3 End Address */
#define CAN2_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4750D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN2_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4750D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN2_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF4750D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN2_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4750D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN2_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4750D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN2_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4750D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN2_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF4750D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN2_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4750D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN2_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4750D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN2_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4750D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN2_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF4750D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN2_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4750D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN2_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4750D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN2_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN2_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4750D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN2_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4750D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN2_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4750D64u)

/** \brief D68, Node 3 Transmit Host Buffer 0 Configuration */
#define CAN2_N3_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750D68u)

/** \brief D6C, Node 3 Transmit Host Buffer 0 Status */
#define CAN2_N3_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4750D6Cu)

/** \brief D70, Node 3 Transmit Host Buffer 1 Configuration */
#define CAN2_N3_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4750D70u)

/** \brief D74, Node 3 Transmit Host Buffer 1 Status */
#define CAN2_N3_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4750D74u)

/** \brief D8C, Node 3 CRE Interrupt Register */
#define CAN2_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF4750D8Cu)

/** \brief D90, Node 3 Frame Rate Measure Table Configuration */
#define CAN2_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4750D90u)

/** \brief D94, Node 3 Rx Throughput Measure configuration */
#define CAN2_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4750D94u)

/** \brief D98, Node 3 CRE Error control register */
#define CAN2_N3_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4750D98u)

/** \brief E00, Node 3 Core Release Register */
#define CAN2_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4750E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN2_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4750E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN2_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4750E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN2_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4750E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN2_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4750E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN2_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4750E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN2_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4750E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN2_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4750E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN2_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4750E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN2_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4750E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN2_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4750E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN2_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4750E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN2_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4750E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN2_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4750E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN2_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4750E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN2_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4750E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN2_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4750E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN2_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4750E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN2_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4750E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN2_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4750E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN2_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4750E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN2_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4750E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN2_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4750E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN2_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4750EA0u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0C */
#define CAN2_N3_RXF0C (CAN2_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN2_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4750EA4u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0S */
#define CAN2_N3_RXF0S (CAN2_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN2_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4750EA8u)
/** Alias (User Manual Name) for CAN2_N3_RX_F0A */
#define CAN2_N3_RXF0A (CAN2_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN2_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4750EACu)
/** Alias (User Manual Name) for CAN2_N3_RX_BC */
#define CAN2_N3_RXBC (CAN2_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN2_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4750EB0u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1C */
#define CAN2_N3_RXF1C (CAN2_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN2_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4750EB4u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1S */
#define CAN2_N3_RXF1S (CAN2_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN2_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4750EB8u)
/** Alias (User Manual Name) for CAN2_N3_RX_F1A */
#define CAN2_N3_RXF1A (CAN2_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN2_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4750EBCu)
/** Alias (User Manual Name) for CAN2_N3_RX_ESC */
#define CAN2_N3_RXESC (CAN2_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN2_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4750EC0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BC */
#define CAN2_N3_TXBC (CAN2_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN2_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4750EC4u)
/** Alias (User Manual Name) for CAN2_N3_TX_FQS */
#define CAN2_N3_TXFQS (CAN2_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN2_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4750EC8u)
/** Alias (User Manual Name) for CAN2_N3_TX_ESC */
#define CAN2_N3_TXESC (CAN2_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN2_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4750ECCu)
/** Alias (User Manual Name) for CAN2_N3_TX_BRP */
#define CAN2_N3_TXBRP (CAN2_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN2_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4750ED0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BAR */
#define CAN2_N3_TXBAR (CAN2_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN2_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4750ED4u)
/** Alias (User Manual Name) for CAN2_N3_TX_BCR */
#define CAN2_N3_TXBCR (CAN2_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN2_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4750ED8u)
/** Alias (User Manual Name) for CAN2_N3_TX_BTO */
#define CAN2_N3_TXBTO (CAN2_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN2_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4750EDCu)
/** Alias (User Manual Name) for CAN2_N3_TX_BCF */
#define CAN2_N3_TXBCF (CAN2_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN2_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4750EE0u)
/** Alias (User Manual Name) for CAN2_N3_TX_BTIE */
#define CAN2_N3_TXBTIE (CAN2_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN2_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4750EE4u)
/** Alias (User Manual Name) for CAN2_N3_TX_BCIE */
#define CAN2_N3_TXBCIE (CAN2_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN2_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4750EF0u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFC */
#define CAN2_N3_TXEFC (CAN2_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN2_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4750EF4u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFS */
#define CAN2_N3_TXEFS (CAN2_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN2_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4750EF8u)
/** Alias (User Manual Name) for CAN2_N3_TX_EFA */
#define CAN2_N3_TXEFA (CAN2_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN2_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4750F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN2_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4750F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN2_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4750F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN2_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4750F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN2_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN2_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN2_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN2_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN2_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN2_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN2_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN2_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN2_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN2_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN2_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN2_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN2_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN2_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN2_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN2_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4750FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN2_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4750FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can3
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN3_RAM ((void*)0xF4760000u)
#define CAN3_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN3_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF4770000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN3_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF4770004u)

/** \brief 8, Module Identification Register */
#define CAN3_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF4770008u)

/** \brief C, Reset Control Register A */
#define CAN3_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF477000Cu)

/** \brief 10, Reset Control Register B */
#define CAN3_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF4770010u)

/** \brief 14, Reset Status Register */
#define CAN3_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF4770014u)

/** \brief 18, PROT Register Endinit */
#define CAN3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF4770018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN3_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF477001Cu)

/** \brief 30, Write access enable register A */
#define CAN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4770030u)

/** \brief 34, Write access enable register B */
#define CAN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4770034u)

/** \brief 38, Read access enable register A */
#define CAN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4770038u)

/** \brief 3C, Read access enable register B */
#define CAN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF477003Cu)

/** \brief 40, VM access enable register */
#define CAN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4770040u)

/** \brief 44, PRS access enable register */
#define CAN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4770044u)

/** \brief 70, Module Control Register */
#define CAN3_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF4770070u)

/** \brief 88, CRE Watchdog timer register */
#define CAN3_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_WDT*)0xF4770088u)

/** \brief 100, Node 0 Write access enable register A */
#define CAN3_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4770100u)

/** \brief 104, Node 0 Write access enable register B */
#define CAN3_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4770104u)

/** \brief 108, Node 0 Read access enable register A */
#define CAN3_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4770108u)

/** \brief 10C, Node 0 Read access enable register B */
#define CAN3_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF477010Cu)

/** \brief 110, Node 0 VM access enable register */
#define CAN3_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4770110u)

/** \brief 114, Node 0 PRS access enable register */
#define CAN3_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4770114u)

/** \brief 120, Node 0 Start Address  */
#define CAN3_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4770120u)

/** \brief 124, Node 0 End Address */
#define CAN3_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4770124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN3_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4770128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN3_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF477012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN3_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4770130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN3_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4770134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN3_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4770138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN3_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF477013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN3_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4770140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN3_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4770144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN3_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4770148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN3_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF477014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN3_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4770150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN3_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4770154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN3_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN3_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF477015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN3_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN3_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4770164u)

/** \brief 168, Node 0 Transmit Host Buffer 0 Configuration */
#define CAN3_N0_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770168u)

/** \brief 16C, Node 0 Transmit Host Buffer 0 Status */
#define CAN3_N0_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF477016Cu)

/** \brief 170, Node 0 Transmit Host Buffer 1 Configuration */
#define CAN3_N0_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770170u)

/** \brief 174, Node 0 Transmit Host Buffer 1 Status */
#define CAN3_N0_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4770174u)

/** \brief 18C, Node 0 CRE Interrupt Register */
#define CAN3_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF477018Cu)

/** \brief 190, Node 0 Frame Rate Measure Table Configuration */
#define CAN3_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4770190u)

/** \brief 194, Node 0 Rx Throughput Measure configuration */
#define CAN3_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4770194u)

/** \brief 198, Node 0 CRE Error control register */
#define CAN3_N0_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4770198u)

/** \brief 200, Node 0 Core Release Register */
#define CAN3_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4770200u)

/** \brief 204, Node 0 Endian Register */
#define CAN3_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4770204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN3_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF477020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN3_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4770210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN3_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4770214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN3_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4770218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN3_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF477021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN3_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4770220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN3_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4770224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN3_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4770228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN3_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF477022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN3_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4770240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN3_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4770244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN3_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4770248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN3_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4770250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN3_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4770254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN3_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4770280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN3_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4770284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN3_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4770288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN3_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4770290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN3_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4770294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN3_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4770298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN3_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF477029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN3_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47702A0u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0C */
#define CAN3_N0_RXF0C (CAN3_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN3_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47702A4u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0S */
#define CAN3_N0_RXF0S (CAN3_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN3_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47702A8u)
/** Alias (User Manual Name) for CAN3_N0_RX_F0A */
#define CAN3_N0_RXF0A (CAN3_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN3_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47702ACu)
/** Alias (User Manual Name) for CAN3_N0_RX_BC */
#define CAN3_N0_RXBC (CAN3_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN3_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47702B0u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1C */
#define CAN3_N0_RXF1C (CAN3_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN3_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47702B4u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1S */
#define CAN3_N0_RXF1S (CAN3_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN3_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47702B8u)
/** Alias (User Manual Name) for CAN3_N0_RX_F1A */
#define CAN3_N0_RXF1A (CAN3_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47702BCu)
/** Alias (User Manual Name) for CAN3_N0_RX_ESC */
#define CAN3_N0_RXESC (CAN3_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN3_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47702C0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BC */
#define CAN3_N0_TXBC (CAN3_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN3_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47702C4u)
/** Alias (User Manual Name) for CAN3_N0_TX_FQS */
#define CAN3_N0_TXFQS (CAN3_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN3_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47702C8u)
/** Alias (User Manual Name) for CAN3_N0_TX_ESC */
#define CAN3_N0_TXESC (CAN3_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN3_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47702CCu)
/** Alias (User Manual Name) for CAN3_N0_TX_BRP */
#define CAN3_N0_TXBRP (CAN3_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN3_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47702D0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BAR */
#define CAN3_N0_TXBAR (CAN3_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN3_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47702D4u)
/** Alias (User Manual Name) for CAN3_N0_TX_BCR */
#define CAN3_N0_TXBCR (CAN3_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN3_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47702D8u)
/** Alias (User Manual Name) for CAN3_N0_TX_BTO */
#define CAN3_N0_TXBTO (CAN3_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN3_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47702DCu)
/** Alias (User Manual Name) for CAN3_N0_TX_BCF */
#define CAN3_N0_TXBCF (CAN3_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47702E0u)
/** Alias (User Manual Name) for CAN3_N0_TX_BTIE */
#define CAN3_N0_TXBTIE (CAN3_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47702E4u)
/** Alias (User Manual Name) for CAN3_N0_TX_BCIE */
#define CAN3_N0_TXBCIE (CAN3_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN3_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47702F0u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFC */
#define CAN3_N0_TXEFC (CAN3_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN3_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47702F4u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFS */
#define CAN3_N0_TXEFS (CAN3_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN3_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47702F8u)
/** Alias (User Manual Name) for CAN3_N0_TX_EFA */
#define CAN3_N0_TXEFA (CAN3_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN3_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4770360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN3_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4770364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN3_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4770368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN3_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF477036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN3_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN3_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN3_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN3_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN3_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN3_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN3_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN3_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN3_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN3_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN3_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN3_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN3_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47703A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN3_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47703A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN3_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47703A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN3_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47703ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN3_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47703B0u)

/** \brief 500, Node 1 Write access enable register A */
#define CAN3_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4770500u)

/** \brief 504, Node 1 Write access enable register B */
#define CAN3_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4770504u)

/** \brief 508, Node 1 Read access enable register A */
#define CAN3_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4770508u)

/** \brief 50C, Node 1 Read access enable register B */
#define CAN3_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF477050Cu)

/** \brief 510, Node 1 VM access enable register */
#define CAN3_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4770510u)

/** \brief 514, Node 1 PRS access enable register */
#define CAN3_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4770514u)

/** \brief 520, Node 1 Start Address  */
#define CAN3_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4770520u)

/** \brief 524, Node 1 End Address */
#define CAN3_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4770524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN3_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4770528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN3_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF477052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN3_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4770530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN3_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4770534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN3_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4770538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN3_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF477053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN3_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4770540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN3_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4770544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN3_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4770548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN3_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF477054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN3_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4770550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN3_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4770554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN3_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN3_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF477055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN3_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN3_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4770564u)

/** \brief 568, Node 1 Transmit Host Buffer 0 Configuration */
#define CAN3_N1_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770568u)

/** \brief 56C, Node 1 Transmit Host Buffer 0 Status */
#define CAN3_N1_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF477056Cu)

/** \brief 570, Node 1 Transmit Host Buffer 1 Configuration */
#define CAN3_N1_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770570u)

/** \brief 574, Node 1 Transmit Host Buffer 1 Status */
#define CAN3_N1_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4770574u)

/** \brief 58C, Node 1 CRE Interrupt Register */
#define CAN3_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF477058Cu)

/** \brief 590, Node 1 Frame Rate Measure Table Configuration */
#define CAN3_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4770590u)

/** \brief 594, Node 1 Rx Throughput Measure configuration */
#define CAN3_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4770594u)

/** \brief 598, Node 1 CRE Error control register */
#define CAN3_N1_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4770598u)

/** \brief 600, Node 1 Core Release Register */
#define CAN3_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4770600u)

/** \brief 604, Node 1 Endian Register */
#define CAN3_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4770604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN3_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF477060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN3_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4770610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN3_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4770614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN3_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4770618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN3_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF477061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN3_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4770620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN3_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4770624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN3_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4770628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN3_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF477062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN3_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4770640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN3_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4770644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN3_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4770648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN3_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4770650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN3_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4770654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN3_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4770680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN3_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4770684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN3_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4770688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN3_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4770690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN3_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4770694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN3_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4770698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN3_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF477069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN3_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47706A0u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0C */
#define CAN3_N1_RXF0C (CAN3_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN3_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47706A4u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0S */
#define CAN3_N1_RXF0S (CAN3_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN3_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47706A8u)
/** Alias (User Manual Name) for CAN3_N1_RX_F0A */
#define CAN3_N1_RXF0A (CAN3_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN3_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47706ACu)
/** Alias (User Manual Name) for CAN3_N1_RX_BC */
#define CAN3_N1_RXBC (CAN3_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN3_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47706B0u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1C */
#define CAN3_N1_RXF1C (CAN3_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN3_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47706B4u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1S */
#define CAN3_N1_RXF1S (CAN3_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN3_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47706B8u)
/** Alias (User Manual Name) for CAN3_N1_RX_F1A */
#define CAN3_N1_RXF1A (CAN3_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47706BCu)
/** Alias (User Manual Name) for CAN3_N1_RX_ESC */
#define CAN3_N1_RXESC (CAN3_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN3_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47706C0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BC */
#define CAN3_N1_TXBC (CAN3_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN3_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47706C4u)
/** Alias (User Manual Name) for CAN3_N1_TX_FQS */
#define CAN3_N1_TXFQS (CAN3_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN3_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47706C8u)
/** Alias (User Manual Name) for CAN3_N1_TX_ESC */
#define CAN3_N1_TXESC (CAN3_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN3_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47706CCu)
/** Alias (User Manual Name) for CAN3_N1_TX_BRP */
#define CAN3_N1_TXBRP (CAN3_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN3_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47706D0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BAR */
#define CAN3_N1_TXBAR (CAN3_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN3_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47706D4u)
/** Alias (User Manual Name) for CAN3_N1_TX_BCR */
#define CAN3_N1_TXBCR (CAN3_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN3_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47706D8u)
/** Alias (User Manual Name) for CAN3_N1_TX_BTO */
#define CAN3_N1_TXBTO (CAN3_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN3_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47706DCu)
/** Alias (User Manual Name) for CAN3_N1_TX_BCF */
#define CAN3_N1_TXBCF (CAN3_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47706E0u)
/** Alias (User Manual Name) for CAN3_N1_TX_BTIE */
#define CAN3_N1_TXBTIE (CAN3_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47706E4u)
/** Alias (User Manual Name) for CAN3_N1_TX_BCIE */
#define CAN3_N1_TXBCIE (CAN3_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN3_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47706F0u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFC */
#define CAN3_N1_TXEFC (CAN3_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN3_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47706F4u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFS */
#define CAN3_N1_TXEFS (CAN3_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN3_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47706F8u)
/** Alias (User Manual Name) for CAN3_N1_TX_EFA */
#define CAN3_N1_TXEFA (CAN3_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN3_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4770760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN3_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4770764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN3_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4770768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN3_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF477076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN3_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN3_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN3_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN3_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN3_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN3_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN3_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN3_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN3_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN3_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN3_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN3_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF477079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN3_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47707A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN3_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47707A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN3_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47707A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN3_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47707ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN3_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47707B0u)

/** \brief 900, Node 2 Write access enable register A */
#define CAN3_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4770900u)

/** \brief 904, Node 2 Write access enable register B */
#define CAN3_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4770904u)

/** \brief 908, Node 2 Read access enable register A */
#define CAN3_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4770908u)

/** \brief 90C, Node 2 Read access enable register B */
#define CAN3_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF477090Cu)

/** \brief 910, Node 2 VM access enable register */
#define CAN3_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4770910u)

/** \brief 914, Node 2 PRS access enable register */
#define CAN3_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4770914u)

/** \brief 920, Node 2 Start Address  */
#define CAN3_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4770920u)

/** \brief 924, Node 2 End Address */
#define CAN3_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4770924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN3_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4770928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN3_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF477092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN3_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4770930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN3_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4770934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN3_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4770938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN3_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF477093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN3_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4770940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN3_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4770944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN3_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4770948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN3_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF477094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN3_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4770950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN3_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4770954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN3_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN3_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF477095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN3_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN3_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4770964u)

/** \brief 968, Node 2 Transmit Host Buffer 0 Configuration */
#define CAN3_N2_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770968u)

/** \brief 96C, Node 2 Transmit Host Buffer 0 Status */
#define CAN3_N2_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF477096Cu)

/** \brief 970, Node 2 Transmit Host Buffer 1 Configuration */
#define CAN3_N2_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770970u)

/** \brief 974, Node 2 Transmit Host Buffer 1 Status */
#define CAN3_N2_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4770974u)

/** \brief 98C, Node 2 CRE Interrupt Register */
#define CAN3_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF477098Cu)

/** \brief 990, Node 2 Frame Rate Measure Table Configuration */
#define CAN3_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4770990u)

/** \brief 994, Node 2 Rx Throughput Measure configuration */
#define CAN3_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4770994u)

/** \brief 998, Node 2 CRE Error control register */
#define CAN3_N2_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4770998u)

/** \brief A00, Node 2 Core Release Register */
#define CAN3_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4770A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN3_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4770A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN3_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4770A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN3_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4770A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN3_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4770A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN3_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4770A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN3_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4770A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN3_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4770A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN3_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4770A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN3_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4770A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN3_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4770A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN3_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4770A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN3_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4770A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN3_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4770A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN3_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4770A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN3_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4770A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN3_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4770A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN3_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4770A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN3_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4770A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN3_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4770A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN3_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4770A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN3_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4770A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN3_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4770A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN3_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4770AA0u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0C */
#define CAN3_N2_RXF0C (CAN3_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN3_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4770AA4u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0S */
#define CAN3_N2_RXF0S (CAN3_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN3_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4770AA8u)
/** Alias (User Manual Name) for CAN3_N2_RX_F0A */
#define CAN3_N2_RXF0A (CAN3_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN3_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4770AACu)
/** Alias (User Manual Name) for CAN3_N2_RX_BC */
#define CAN3_N2_RXBC (CAN3_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN3_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4770AB0u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1C */
#define CAN3_N2_RXF1C (CAN3_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN3_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4770AB4u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1S */
#define CAN3_N2_RXF1S (CAN3_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN3_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4770AB8u)
/** Alias (User Manual Name) for CAN3_N2_RX_F1A */
#define CAN3_N2_RXF1A (CAN3_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4770ABCu)
/** Alias (User Manual Name) for CAN3_N2_RX_ESC */
#define CAN3_N2_RXESC (CAN3_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN3_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4770AC0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BC */
#define CAN3_N2_TXBC (CAN3_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN3_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4770AC4u)
/** Alias (User Manual Name) for CAN3_N2_TX_FQS */
#define CAN3_N2_TXFQS (CAN3_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN3_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4770AC8u)
/** Alias (User Manual Name) for CAN3_N2_TX_ESC */
#define CAN3_N2_TXESC (CAN3_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN3_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4770ACCu)
/** Alias (User Manual Name) for CAN3_N2_TX_BRP */
#define CAN3_N2_TXBRP (CAN3_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN3_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4770AD0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BAR */
#define CAN3_N2_TXBAR (CAN3_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN3_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4770AD4u)
/** Alias (User Manual Name) for CAN3_N2_TX_BCR */
#define CAN3_N2_TXBCR (CAN3_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN3_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4770AD8u)
/** Alias (User Manual Name) for CAN3_N2_TX_BTO */
#define CAN3_N2_TXBTO (CAN3_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN3_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4770ADCu)
/** Alias (User Manual Name) for CAN3_N2_TX_BCF */
#define CAN3_N2_TXBCF (CAN3_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4770AE0u)
/** Alias (User Manual Name) for CAN3_N2_TX_BTIE */
#define CAN3_N2_TXBTIE (CAN3_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4770AE4u)
/** Alias (User Manual Name) for CAN3_N2_TX_BCIE */
#define CAN3_N2_TXBCIE (CAN3_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN3_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4770AF0u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFC */
#define CAN3_N2_TXEFC (CAN3_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN3_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4770AF4u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFS */
#define CAN3_N2_TXEFS (CAN3_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN3_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4770AF8u)
/** Alias (User Manual Name) for CAN3_N2_TX_EFA */
#define CAN3_N2_TXEFA (CAN3_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN3_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4770B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN3_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4770B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN3_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4770B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN3_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4770B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN3_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN3_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN3_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN3_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN3_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN3_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN3_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN3_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN3_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN3_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN3_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN3_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN3_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN3_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN3_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN3_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN3_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4770BB0u)

/** \brief D00, Node 3 Write access enable register A */
#define CAN3_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4770D00u)

/** \brief D04, Node 3 Write access enable register B */
#define CAN3_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4770D04u)

/** \brief D08, Node 3 Read access enable register A */
#define CAN3_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4770D08u)

/** \brief D0C, Node 3 Read access enable register B */
#define CAN3_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF4770D0Cu)

/** \brief D10, Node 3 VM access enable register */
#define CAN3_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4770D10u)

/** \brief D14, Node 3 PRS access enable register */
#define CAN3_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4770D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN3_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4770D20u)

/** \brief D24, Node 3 End Address */
#define CAN3_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4770D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN3_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4770D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN3_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF4770D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN3_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4770D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN3_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4770D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN3_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4770D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN3_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF4770D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN3_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4770D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN3_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4770D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN3_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4770D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN3_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF4770D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN3_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4770D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN3_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4770D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN3_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN3_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4770D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN3_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4770D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN3_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4770D64u)

/** \brief D68, Node 3 Transmit Host Buffer 0 Configuration */
#define CAN3_N3_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770D68u)

/** \brief D6C, Node 3 Transmit Host Buffer 0 Status */
#define CAN3_N3_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4770D6Cu)

/** \brief D70, Node 3 Transmit Host Buffer 1 Configuration */
#define CAN3_N3_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4770D70u)

/** \brief D74, Node 3 Transmit Host Buffer 1 Status */
#define CAN3_N3_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4770D74u)

/** \brief D8C, Node 3 CRE Interrupt Register */
#define CAN3_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF4770D8Cu)

/** \brief D90, Node 3 Frame Rate Measure Table Configuration */
#define CAN3_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4770D90u)

/** \brief D94, Node 3 Rx Throughput Measure configuration */
#define CAN3_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4770D94u)

/** \brief D98, Node 3 CRE Error control register */
#define CAN3_N3_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4770D98u)

/** \brief E00, Node 3 Core Release Register */
#define CAN3_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4770E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN3_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4770E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN3_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4770E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN3_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4770E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN3_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4770E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN3_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4770E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN3_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4770E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN3_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4770E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN3_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4770E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN3_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4770E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN3_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4770E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN3_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4770E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN3_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4770E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN3_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4770E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN3_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4770E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN3_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4770E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN3_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4770E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN3_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4770E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN3_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4770E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN3_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4770E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN3_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4770E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN3_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4770E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN3_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4770E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN3_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4770EA0u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0C */
#define CAN3_N3_RXF0C (CAN3_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN3_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4770EA4u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0S */
#define CAN3_N3_RXF0S (CAN3_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN3_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4770EA8u)
/** Alias (User Manual Name) for CAN3_N3_RX_F0A */
#define CAN3_N3_RXF0A (CAN3_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN3_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4770EACu)
/** Alias (User Manual Name) for CAN3_N3_RX_BC */
#define CAN3_N3_RXBC (CAN3_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN3_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4770EB0u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1C */
#define CAN3_N3_RXF1C (CAN3_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN3_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4770EB4u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1S */
#define CAN3_N3_RXF1S (CAN3_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN3_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4770EB8u)
/** Alias (User Manual Name) for CAN3_N3_RX_F1A */
#define CAN3_N3_RXF1A (CAN3_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN3_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4770EBCu)
/** Alias (User Manual Name) for CAN3_N3_RX_ESC */
#define CAN3_N3_RXESC (CAN3_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN3_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4770EC0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BC */
#define CAN3_N3_TXBC (CAN3_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN3_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4770EC4u)
/** Alias (User Manual Name) for CAN3_N3_TX_FQS */
#define CAN3_N3_TXFQS (CAN3_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN3_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4770EC8u)
/** Alias (User Manual Name) for CAN3_N3_TX_ESC */
#define CAN3_N3_TXESC (CAN3_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN3_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4770ECCu)
/** Alias (User Manual Name) for CAN3_N3_TX_BRP */
#define CAN3_N3_TXBRP (CAN3_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN3_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4770ED0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BAR */
#define CAN3_N3_TXBAR (CAN3_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN3_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4770ED4u)
/** Alias (User Manual Name) for CAN3_N3_TX_BCR */
#define CAN3_N3_TXBCR (CAN3_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN3_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4770ED8u)
/** Alias (User Manual Name) for CAN3_N3_TX_BTO */
#define CAN3_N3_TXBTO (CAN3_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN3_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4770EDCu)
/** Alias (User Manual Name) for CAN3_N3_TX_BCF */
#define CAN3_N3_TXBCF (CAN3_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN3_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4770EE0u)
/** Alias (User Manual Name) for CAN3_N3_TX_BTIE */
#define CAN3_N3_TXBTIE (CAN3_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN3_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4770EE4u)
/** Alias (User Manual Name) for CAN3_N3_TX_BCIE */
#define CAN3_N3_TXBCIE (CAN3_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN3_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4770EF0u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFC */
#define CAN3_N3_TXEFC (CAN3_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN3_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4770EF4u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFS */
#define CAN3_N3_TXEFS (CAN3_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN3_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4770EF8u)
/** Alias (User Manual Name) for CAN3_N3_TX_EFA */
#define CAN3_N3_TXEFA (CAN3_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN3_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4770F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN3_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4770F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN3_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4770F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN3_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4770F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN3_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN3_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN3_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN3_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN3_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN3_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN3_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN3_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN3_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN3_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN3_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN3_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN3_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN3_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN3_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN3_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4770FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN3_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4770FB0u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Can_Registers_Cfg_Can4
 * \{  */
/** \brief 0, Embedded SRAM for messages */
#define CAN4_RAM ((void*)0xF4780000u)
#define CAN4_RAM_SIZE (0x5000u)

/** \brief 0, Clock Control Register */
#define CAN4_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_CLC*)0xF4790000u)

/** \brief 4, OCDS Control and Status Register */
#define CAN4_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_OCS*)0xF4790004u)

/** \brief 8, Module Identification Register */
#define CAN4_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ID*)0xF4790008u)

/** \brief C, Reset Control Register A */
#define CAN4_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLA*)0xF479000Cu)

/** \brief 10, Reset Control Register B */
#define CAN4_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_CTRLB*)0xF4790010u)

/** \brief 14, Reset Status Register */
#define CAN4_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_RST_STAT*)0xF4790014u)

/** \brief 18, PROT Register Endinit */
#define CAN4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF4790018u)

/** \brief 1C, PROT Register Safe Endinit */
#define CAN4_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_PROT*)0xF479001Cu)

/** \brief 30, Write access enable register A */
#define CAN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4790030u)

/** \brief 34, Write access enable register B */
#define CAN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4790034u)

/** \brief 38, Read access enable register A */
#define CAN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4790038u)

/** \brief 3C, Read access enable register B */
#define CAN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF479003Cu)

/** \brief 40, VM access enable register */
#define CAN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4790040u)

/** \brief 44, PRS access enable register */
#define CAN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4790044u)

/** \brief 70, Module Control Register */
#define CAN4_MCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_MCR*)0xF4790070u)

/** \brief 88, CRE Watchdog timer register */
#define CAN4_WDT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_WDT*)0xF4790088u)

/** \brief 100, Node 0 Write access enable register A */
#define CAN4_N0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4790100u)

/** \brief 104, Node 0 Write access enable register B */
#define CAN4_N0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4790104u)

/** \brief 108, Node 0 Read access enable register A */
#define CAN4_N0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4790108u)

/** \brief 10C, Node 0 Read access enable register B */
#define CAN4_N0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF479010Cu)

/** \brief 110, Node 0 VM access enable register */
#define CAN4_N0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4790110u)

/** \brief 114, Node 0 PRS access enable register */
#define CAN4_N0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4790114u)

/** \brief 120, Node 0 Start Address  */
#define CAN4_N0_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4790120u)

/** \brief 124, Node 0 End Address */
#define CAN4_N0_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4790124u)

/** \brief 128, Node 0 Interrupt Signalling Register  */
#define CAN4_N0_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4790128u)

/** \brief 12C, Node 0 Interrupt routing for Group 0  */
#define CAN4_N0_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF479012Cu)

/** \brief 130, Node 0 Interrupt routing for Group 1 */
#define CAN4_N0_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4790130u)

/** \brief 134, Node 0 Interrupt routing for Group 2 */
#define CAN4_N0_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4790134u)

/** \brief 138, Node 0 Timer Clock Control Register */
#define CAN4_N0_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4790138u)

/** \brief 13C, Node 0 Timer Transmit Trigger 0 Register */
#define CAN4_N0_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF479013Cu)

/** \brief 140, Node 0 Timer Transmit Trigger 1 Register */
#define CAN4_N0_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4790140u)

/** \brief 144, Node 0 Timer Transmit Trigger 2 Register */
#define CAN4_N0_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4790144u)

/** \brief 148, Node 0 Timer Receive Timeout Register */
#define CAN4_N0_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4790148u)

/** \brief 14C, Node 0 Port Control Register */
#define CAN4_N0_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF479014Cu)

/** \brief 150, Node 0 CRE Configuration Register */
#define CAN4_N0_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4790150u)

/** \brief 154, Node 0 CRE Configuration Start Address */
#define CAN4_N0_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4790154u)

/** \brief 158, Node 0 Receive Host Buffer 0  Configuration */
#define CAN4_N0_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790158u)

/** \brief 15C, Node 0 Receive Host Buffer 0  Status */
#define CAN4_N0_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF479015Cu)

/** \brief 160, Node 0 Receive Host Buffer 1  Configuration */
#define CAN4_N0_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790160u)

/** \brief 164, Node 0 Receive Host Buffer 1  Status */
#define CAN4_N0_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4790164u)

/** \brief 168, Node 0 Transmit Host Buffer 0 Configuration */
#define CAN4_N0_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790168u)

/** \brief 16C, Node 0 Transmit Host Buffer 0 Status */
#define CAN4_N0_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF479016Cu)

/** \brief 170, Node 0 Transmit Host Buffer 1 Configuration */
#define CAN4_N0_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790170u)

/** \brief 174, Node 0 Transmit Host Buffer 1 Status */
#define CAN4_N0_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4790174u)

/** \brief 18C, Node 0 CRE Interrupt Register */
#define CAN4_N0_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF479018Cu)

/** \brief 190, Node 0 Frame Rate Measure Table Configuration */
#define CAN4_N0_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4790190u)

/** \brief 194, Node 0 Rx Throughput Measure configuration */
#define CAN4_N0_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4790194u)

/** \brief 198, Node 0 CRE Error control register */
#define CAN4_N0_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4790198u)

/** \brief 200, Node 0 Core Release Register */
#define CAN4_N0_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4790200u)

/** \brief 204, Node 0 Endian Register */
#define CAN4_N0_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4790204u)

/** \brief 20C, Node 0 Data Bit Timing & Prescaler Register */
#define CAN4_N0_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF479020Cu)

/** \brief 210, Node 0 Test Register */
#define CAN4_N0_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4790210u)

/** \brief 214, Node 0 RAM Watchdog */
#define CAN4_N0_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4790214u)

/** \brief 218, Node 0 CC Control Register */
#define CAN4_N0_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4790218u)

/** \brief 21C, Node 0 Nominal Bit Timing & Prescaler Register */
#define CAN4_N0_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF479021Cu)

/** \brief 220, Node 0 Timestamp Counter Configuration */
#define CAN4_N0_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4790220u)

/** \brief 224, Node 0 Timestamp Counter Value */
#define CAN4_N0_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4790224u)

/** \brief 228, Node 0 Timeout Counter Configuration */
#define CAN4_N0_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4790228u)

/** \brief 22C, Node 0 Timeout Counter Value */
#define CAN4_N0_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF479022Cu)

/** \brief 240, Node 0 Error Counter Register */
#define CAN4_N0_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4790240u)

/** \brief 244, Node 0 Protocol Status Register */
#define CAN4_N0_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4790244u)

/** \brief 248, Node 0 Transmitter Delay Compensation Register */
#define CAN4_N0_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4790248u)

/** \brief 250, Node 0 Interrupt Register */
#define CAN4_N0_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4790250u)

/** \brief 254, Node 0 Interrupt Enable */
#define CAN4_N0_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4790254u)

/** \brief 280, Node 0 Global Filter Configuration */
#define CAN4_N0_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4790280u)

/** \brief 284, Node 0 Standard ID Filter Configuration */
#define CAN4_N0_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4790284u)

/** \brief 288, Node 0 Extended ID Filter Configuration */
#define CAN4_N0_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4790288u)

/** \brief 290, Node 0 Extended ID AND Mask */
#define CAN4_N0_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4790290u)

/** \brief 294, Node 0 High Priority Message Status */
#define CAN4_N0_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4790294u)

/** \brief 298, Node 0 New Data 1 */
#define CAN4_N0_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4790298u)

/** \brief 29C, Node 0 New Data 2 */
#define CAN4_N0_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF479029Cu)

/** \brief 2A0, Node 0 Rx FIFO 0 Configuration */
#define CAN4_N0_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47902A0u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0C */
#define CAN4_N0_RXF0C (CAN4_N0_RX_F0C)

/** \brief 2A4, Node 0 Rx FIFO 0 Status */
#define CAN4_N0_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47902A4u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0S */
#define CAN4_N0_RXF0S (CAN4_N0_RX_F0S)

/** \brief 2A8, Node 0 Rx FIFO 0 Acknowledge */
#define CAN4_N0_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47902A8u)
/** Alias (User Manual Name) for CAN4_N0_RX_F0A */
#define CAN4_N0_RXF0A (CAN4_N0_RX_F0A)

/** \brief 2AC, Node 0 Rx Buffer Configuration */
#define CAN4_N0_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47902ACu)
/** Alias (User Manual Name) for CAN4_N0_RX_BC */
#define CAN4_N0_RXBC (CAN4_N0_RX_BC)

/** \brief 2B0, Node 0 Rx FIFO 1 Configuration */
#define CAN4_N0_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47902B0u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1C */
#define CAN4_N0_RXF1C (CAN4_N0_RX_F1C)

/** \brief 2B4, Node 0 Rx FIFO 1 Status */
#define CAN4_N0_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47902B4u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1S */
#define CAN4_N0_RXF1S (CAN4_N0_RX_F1S)

/** \brief 2B8, Node 0 Rx FIFO 1 Acknowledge */
#define CAN4_N0_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47902B8u)
/** Alias (User Manual Name) for CAN4_N0_RX_F1A */
#define CAN4_N0_RXF1A (CAN4_N0_RX_F1A)

/** \brief 2BC, Node 0 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N0_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47902BCu)
/** Alias (User Manual Name) for CAN4_N0_RX_ESC */
#define CAN4_N0_RXESC (CAN4_N0_RX_ESC)

/** \brief 2C0, Node 0 Tx Buffer Configuration */
#define CAN4_N0_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47902C0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BC */
#define CAN4_N0_TXBC (CAN4_N0_TX_BC)

/** \brief 2C4, Node 0 Tx FIFO/Queue Status */
#define CAN4_N0_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47902C4u)
/** Alias (User Manual Name) for CAN4_N0_TX_FQS */
#define CAN4_N0_TXFQS (CAN4_N0_TX_FQS)

/** \brief 2C8, Node 0 Tx Buffer Element Size Configuration */
#define CAN4_N0_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47902C8u)
/** Alias (User Manual Name) for CAN4_N0_TX_ESC */
#define CAN4_N0_TXESC (CAN4_N0_TX_ESC)

/** \brief 2CC, Node 0 Tx Buffer Request Pending */
#define CAN4_N0_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47902CCu)
/** Alias (User Manual Name) for CAN4_N0_TX_BRP */
#define CAN4_N0_TXBRP (CAN4_N0_TX_BRP)

/** \brief 2D0, Node 0 Tx Buffer Add Request */
#define CAN4_N0_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47902D0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BAR */
#define CAN4_N0_TXBAR (CAN4_N0_TX_BAR)

/** \brief 2D4, Node 0 Tx Buffer Cancellation Request */
#define CAN4_N0_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47902D4u)
/** Alias (User Manual Name) for CAN4_N0_TX_BCR */
#define CAN4_N0_TXBCR (CAN4_N0_TX_BCR)

/** \brief 2D8, Node 0 Tx Buffer Transmission Occurred */
#define CAN4_N0_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47902D8u)
/** Alias (User Manual Name) for CAN4_N0_TX_BTO */
#define CAN4_N0_TXBTO (CAN4_N0_TX_BTO)

/** \brief 2DC, Node 0 Tx Buffer Cancellation Finished */
#define CAN4_N0_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47902DCu)
/** Alias (User Manual Name) for CAN4_N0_TX_BCF */
#define CAN4_N0_TXBCF (CAN4_N0_TX_BCF)

/** \brief 2E0, Node 0 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N0_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47902E0u)
/** Alias (User Manual Name) for CAN4_N0_TX_BTIE */
#define CAN4_N0_TXBTIE (CAN4_N0_TX_BTIE)

/** \brief 2E4, Node 0 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N0_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47902E4u)
/** Alias (User Manual Name) for CAN4_N0_TX_BCIE */
#define CAN4_N0_TXBCIE (CAN4_N0_TX_BCIE)

/** \brief 2F0, Node 0 Tx Event FIFO Configuration */
#define CAN4_N0_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47902F0u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFC */
#define CAN4_N0_TXEFC (CAN4_N0_TX_EFC)

/** \brief 2F4, Node 0 Tx Event FIFO Status */
#define CAN4_N0_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47902F4u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFS */
#define CAN4_N0_TXEFS (CAN4_N0_TX_EFS)

/** \brief 2F8, Node 0 Tx Event FIFO Acknowledge */
#define CAN4_N0_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47902F8u)
/** Alias (User Manual Name) for CAN4_N0_TX_EFA */
#define CAN4_N0_TXEFA (CAN4_N0_TX_EFA)

/** \brief 360, Node 0 TSU Core Release Register  */
#define CAN4_N0_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4790360u)

/** \brief 364, Node 0 Timestamp Configuration */
#define CAN4_N0_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4790364u)

/** \brief 368, Node 0 Timestamp Status 1 */
#define CAN4_N0_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4790368u)

/** \brief 36C, Node 0 Timestamp Status 2 */
#define CAN4_N0_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF479036Cu)

/** \brief 370, Node 0 Timestamp 0 */
#define CAN4_N0_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790370u)

/** \brief 374, Node 0 Timestamp 1 */
#define CAN4_N0_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790374u)

/** \brief 378, Node 0 Timestamp 2 */
#define CAN4_N0_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790378u)

/** \brief 37C, Node 0 Timestamp 3 */
#define CAN4_N0_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479037Cu)

/** \brief 380, Node 0 Timestamp 4 */
#define CAN4_N0_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790380u)

/** \brief 384, Node 0 Timestamp 5 */
#define CAN4_N0_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790384u)

/** \brief 388, Node 0 Timestamp 6 */
#define CAN4_N0_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790388u)

/** \brief 38C, Node 0 Timestamp 7 */
#define CAN4_N0_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479038Cu)

/** \brief 390, Node 0 Timestamp 8 */
#define CAN4_N0_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790390u)

/** \brief 394, Node 0 Timestamp 9 */
#define CAN4_N0_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790394u)

/** \brief 398, Node 0 Timestamp 10 */
#define CAN4_N0_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790398u)

/** \brief 39C, Node 0 Timestamp 11 */
#define CAN4_N0_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479039Cu)

/** \brief 3A0, Node 0 Timestamp 12 */
#define CAN4_N0_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47903A0u)

/** \brief 3A4, Node 0 Timestamp 13 */
#define CAN4_N0_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47903A4u)

/** \brief 3A8, Node 0 Timestamp 14 */
#define CAN4_N0_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47903A8u)

/** \brief 3AC, Node 0 Timestamp 15 */
#define CAN4_N0_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47903ACu)

/** \brief 3B0, Node 0 Actual Timebase */
#define CAN4_N0_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47903B0u)

/** \brief 500, Node 1 Write access enable register A */
#define CAN4_N1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4790500u)

/** \brief 504, Node 1 Write access enable register B */
#define CAN4_N1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4790504u)

/** \brief 508, Node 1 Read access enable register A */
#define CAN4_N1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4790508u)

/** \brief 50C, Node 1 Read access enable register B */
#define CAN4_N1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF479050Cu)

/** \brief 510, Node 1 VM access enable register */
#define CAN4_N1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4790510u)

/** \brief 514, Node 1 PRS access enable register */
#define CAN4_N1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4790514u)

/** \brief 520, Node 1 Start Address  */
#define CAN4_N1_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4790520u)

/** \brief 524, Node 1 End Address */
#define CAN4_N1_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4790524u)

/** \brief 528, Node 1 Interrupt Signalling Register  */
#define CAN4_N1_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4790528u)

/** \brief 52C, Node 1 Interrupt routing for Group 0  */
#define CAN4_N1_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF479052Cu)

/** \brief 530, Node 1 Interrupt routing for Group 1 */
#define CAN4_N1_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4790530u)

/** \brief 534, Node 1 Interrupt routing for Group 2 */
#define CAN4_N1_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4790534u)

/** \brief 538, Node 1 Timer Clock Control Register */
#define CAN4_N1_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4790538u)

/** \brief 53C, Node 1 Timer Transmit Trigger 0 Register */
#define CAN4_N1_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF479053Cu)

/** \brief 540, Node 1 Timer Transmit Trigger 1 Register */
#define CAN4_N1_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4790540u)

/** \brief 544, Node 1 Timer Transmit Trigger 2 Register */
#define CAN4_N1_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4790544u)

/** \brief 548, Node 1 Timer Receive Timeout Register */
#define CAN4_N1_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4790548u)

/** \brief 54C, Node 1 Port Control Register */
#define CAN4_N1_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF479054Cu)

/** \brief 550, Node 1 CRE Configuration Register */
#define CAN4_N1_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4790550u)

/** \brief 554, Node 1 CRE Configuration Start Address */
#define CAN4_N1_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4790554u)

/** \brief 558, Node 1 Receive Host Buffer 0  Configuration */
#define CAN4_N1_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790558u)

/** \brief 55C, Node 1 Receive Host Buffer 0  Status */
#define CAN4_N1_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF479055Cu)

/** \brief 560, Node 1 Receive Host Buffer 1  Configuration */
#define CAN4_N1_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790560u)

/** \brief 564, Node 1 Receive Host Buffer 1  Status */
#define CAN4_N1_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4790564u)

/** \brief 568, Node 1 Transmit Host Buffer 0 Configuration */
#define CAN4_N1_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790568u)

/** \brief 56C, Node 1 Transmit Host Buffer 0 Status */
#define CAN4_N1_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF479056Cu)

/** \brief 570, Node 1 Transmit Host Buffer 1 Configuration */
#define CAN4_N1_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790570u)

/** \brief 574, Node 1 Transmit Host Buffer 1 Status */
#define CAN4_N1_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4790574u)

/** \brief 58C, Node 1 CRE Interrupt Register */
#define CAN4_N1_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF479058Cu)

/** \brief 590, Node 1 Frame Rate Measure Table Configuration */
#define CAN4_N1_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4790590u)

/** \brief 594, Node 1 Rx Throughput Measure configuration */
#define CAN4_N1_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4790594u)

/** \brief 598, Node 1 CRE Error control register */
#define CAN4_N1_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4790598u)

/** \brief 600, Node 1 Core Release Register */
#define CAN4_N1_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4790600u)

/** \brief 604, Node 1 Endian Register */
#define CAN4_N1_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4790604u)

/** \brief 60C, Node 1 Data Bit Timing & Prescaler Register */
#define CAN4_N1_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF479060Cu)

/** \brief 610, Node 1 Test Register */
#define CAN4_N1_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4790610u)

/** \brief 614, Node 1 RAM Watchdog */
#define CAN4_N1_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4790614u)

/** \brief 618, Node 1 CC Control Register */
#define CAN4_N1_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4790618u)

/** \brief 61C, Node 1 Nominal Bit Timing & Prescaler Register */
#define CAN4_N1_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF479061Cu)

/** \brief 620, Node 1 Timestamp Counter Configuration */
#define CAN4_N1_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4790620u)

/** \brief 624, Node 1 Timestamp Counter Value */
#define CAN4_N1_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4790624u)

/** \brief 628, Node 1 Timeout Counter Configuration */
#define CAN4_N1_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4790628u)

/** \brief 62C, Node 1 Timeout Counter Value */
#define CAN4_N1_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF479062Cu)

/** \brief 640, Node 1 Error Counter Register */
#define CAN4_N1_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4790640u)

/** \brief 644, Node 1 Protocol Status Register */
#define CAN4_N1_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4790644u)

/** \brief 648, Node 1 Transmitter Delay Compensation Register */
#define CAN4_N1_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4790648u)

/** \brief 650, Node 1 Interrupt Register */
#define CAN4_N1_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4790650u)

/** \brief 654, Node 1 Interrupt Enable */
#define CAN4_N1_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4790654u)

/** \brief 680, Node 1 Global Filter Configuration */
#define CAN4_N1_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4790680u)

/** \brief 684, Node 1 Standard ID Filter Configuration */
#define CAN4_N1_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4790684u)

/** \brief 688, Node 1 Extended ID Filter Configuration */
#define CAN4_N1_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4790688u)

/** \brief 690, Node 1 Extended ID AND Mask */
#define CAN4_N1_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4790690u)

/** \brief 694, Node 1 High Priority Message Status */
#define CAN4_N1_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4790694u)

/** \brief 698, Node 1 New Data 1 */
#define CAN4_N1_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4790698u)

/** \brief 69C, Node 1 New Data 2 */
#define CAN4_N1_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF479069Cu)

/** \brief 6A0, Node 1 Rx FIFO 0 Configuration */
#define CAN4_N1_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF47906A0u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0C */
#define CAN4_N1_RXF0C (CAN4_N1_RX_F0C)

/** \brief 6A4, Node 1 Rx FIFO 0 Status */
#define CAN4_N1_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF47906A4u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0S */
#define CAN4_N1_RXF0S (CAN4_N1_RX_F0S)

/** \brief 6A8, Node 1 Rx FIFO 0 Acknowledge */
#define CAN4_N1_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF47906A8u)
/** Alias (User Manual Name) for CAN4_N1_RX_F0A */
#define CAN4_N1_RXF0A (CAN4_N1_RX_F0A)

/** \brief 6AC, Node 1 Rx Buffer Configuration */
#define CAN4_N1_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF47906ACu)
/** Alias (User Manual Name) for CAN4_N1_RX_BC */
#define CAN4_N1_RXBC (CAN4_N1_RX_BC)

/** \brief 6B0, Node 1 Rx FIFO 1 Configuration */
#define CAN4_N1_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF47906B0u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1C */
#define CAN4_N1_RXF1C (CAN4_N1_RX_F1C)

/** \brief 6B4, Node 1 Rx FIFO 1 Status */
#define CAN4_N1_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF47906B4u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1S */
#define CAN4_N1_RXF1S (CAN4_N1_RX_F1S)

/** \brief 6B8, Node 1 Rx FIFO 1 Acknowledge */
#define CAN4_N1_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF47906B8u)
/** Alias (User Manual Name) for CAN4_N1_RX_F1A */
#define CAN4_N1_RXF1A (CAN4_N1_RX_F1A)

/** \brief 6BC, Node 1 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N1_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF47906BCu)
/** Alias (User Manual Name) for CAN4_N1_RX_ESC */
#define CAN4_N1_RXESC (CAN4_N1_RX_ESC)

/** \brief 6C0, Node 1 Tx Buffer Configuration */
#define CAN4_N1_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF47906C0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BC */
#define CAN4_N1_TXBC (CAN4_N1_TX_BC)

/** \brief 6C4, Node 1 Tx FIFO/Queue Status */
#define CAN4_N1_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF47906C4u)
/** Alias (User Manual Name) for CAN4_N1_TX_FQS */
#define CAN4_N1_TXFQS (CAN4_N1_TX_FQS)

/** \brief 6C8, Node 1 Tx Buffer Element Size Configuration */
#define CAN4_N1_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF47906C8u)
/** Alias (User Manual Name) for CAN4_N1_TX_ESC */
#define CAN4_N1_TXESC (CAN4_N1_TX_ESC)

/** \brief 6CC, Node 1 Tx Buffer Request Pending */
#define CAN4_N1_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF47906CCu)
/** Alias (User Manual Name) for CAN4_N1_TX_BRP */
#define CAN4_N1_TXBRP (CAN4_N1_TX_BRP)

/** \brief 6D0, Node 1 Tx Buffer Add Request */
#define CAN4_N1_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF47906D0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BAR */
#define CAN4_N1_TXBAR (CAN4_N1_TX_BAR)

/** \brief 6D4, Node 1 Tx Buffer Cancellation Request */
#define CAN4_N1_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF47906D4u)
/** Alias (User Manual Name) for CAN4_N1_TX_BCR */
#define CAN4_N1_TXBCR (CAN4_N1_TX_BCR)

/** \brief 6D8, Node 1 Tx Buffer Transmission Occurred */
#define CAN4_N1_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF47906D8u)
/** Alias (User Manual Name) for CAN4_N1_TX_BTO */
#define CAN4_N1_TXBTO (CAN4_N1_TX_BTO)

/** \brief 6DC, Node 1 Tx Buffer Cancellation Finished */
#define CAN4_N1_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF47906DCu)
/** Alias (User Manual Name) for CAN4_N1_TX_BCF */
#define CAN4_N1_TXBCF (CAN4_N1_TX_BCF)

/** \brief 6E0, Node 1 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N1_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF47906E0u)
/** Alias (User Manual Name) for CAN4_N1_TX_BTIE */
#define CAN4_N1_TXBTIE (CAN4_N1_TX_BTIE)

/** \brief 6E4, Node 1 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N1_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF47906E4u)
/** Alias (User Manual Name) for CAN4_N1_TX_BCIE */
#define CAN4_N1_TXBCIE (CAN4_N1_TX_BCIE)

/** \brief 6F0, Node 1 Tx Event FIFO Configuration */
#define CAN4_N1_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF47906F0u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFC */
#define CAN4_N1_TXEFC (CAN4_N1_TX_EFC)

/** \brief 6F4, Node 1 Tx Event FIFO Status */
#define CAN4_N1_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF47906F4u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFS */
#define CAN4_N1_TXEFS (CAN4_N1_TX_EFS)

/** \brief 6F8, Node 1 Tx Event FIFO Acknowledge */
#define CAN4_N1_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF47906F8u)
/** Alias (User Manual Name) for CAN4_N1_TX_EFA */
#define CAN4_N1_TXEFA (CAN4_N1_TX_EFA)

/** \brief 760, Node 1 TSU Core Release Register  */
#define CAN4_N1_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4790760u)

/** \brief 764, Node 1 Timestamp Configuration */
#define CAN4_N1_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4790764u)

/** \brief 768, Node 1 Timestamp Status 1 */
#define CAN4_N1_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4790768u)

/** \brief 76C, Node 1 Timestamp Status 2 */
#define CAN4_N1_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF479076Cu)

/** \brief 770, Node 1 Timestamp 0 */
#define CAN4_N1_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790770u)

/** \brief 774, Node 1 Timestamp 1 */
#define CAN4_N1_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790774u)

/** \brief 778, Node 1 Timestamp 2 */
#define CAN4_N1_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790778u)

/** \brief 77C, Node 1 Timestamp 3 */
#define CAN4_N1_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479077Cu)

/** \brief 780, Node 1 Timestamp 4 */
#define CAN4_N1_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790780u)

/** \brief 784, Node 1 Timestamp 5 */
#define CAN4_N1_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790784u)

/** \brief 788, Node 1 Timestamp 6 */
#define CAN4_N1_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790788u)

/** \brief 78C, Node 1 Timestamp 7 */
#define CAN4_N1_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479078Cu)

/** \brief 790, Node 1 Timestamp 8 */
#define CAN4_N1_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790790u)

/** \brief 794, Node 1 Timestamp 9 */
#define CAN4_N1_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790794u)

/** \brief 798, Node 1 Timestamp 10 */
#define CAN4_N1_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790798u)

/** \brief 79C, Node 1 Timestamp 11 */
#define CAN4_N1_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF479079Cu)

/** \brief 7A0, Node 1 Timestamp 12 */
#define CAN4_N1_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47907A0u)

/** \brief 7A4, Node 1 Timestamp 13 */
#define CAN4_N1_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47907A4u)

/** \brief 7A8, Node 1 Timestamp 14 */
#define CAN4_N1_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47907A8u)

/** \brief 7AC, Node 1 Timestamp 15 */
#define CAN4_N1_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF47907ACu)

/** \brief 7B0, Node 1 Actual Timebase */
#define CAN4_N1_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF47907B0u)

/** \brief 900, Node 2 Write access enable register A */
#define CAN4_N2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4790900u)

/** \brief 904, Node 2 Write access enable register B */
#define CAN4_N2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4790904u)

/** \brief 908, Node 2 Read access enable register A */
#define CAN4_N2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4790908u)

/** \brief 90C, Node 2 Read access enable register B */
#define CAN4_N2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF479090Cu)

/** \brief 910, Node 2 VM access enable register */
#define CAN4_N2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4790910u)

/** \brief 914, Node 2 PRS access enable register */
#define CAN4_N2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4790914u)

/** \brief 920, Node 2 Start Address  */
#define CAN4_N2_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4790920u)

/** \brief 924, Node 2 End Address */
#define CAN4_N2_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4790924u)

/** \brief 928, Node 2 Interrupt Signalling Register  */
#define CAN4_N2_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4790928u)

/** \brief 92C, Node 2 Interrupt routing for Group 0  */
#define CAN4_N2_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF479092Cu)

/** \brief 930, Node 2 Interrupt routing for Group 1 */
#define CAN4_N2_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4790930u)

/** \brief 934, Node 2 Interrupt routing for Group 2 */
#define CAN4_N2_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4790934u)

/** \brief 938, Node 2 Timer Clock Control Register */
#define CAN4_N2_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4790938u)

/** \brief 93C, Node 2 Timer Transmit Trigger 0 Register */
#define CAN4_N2_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF479093Cu)

/** \brief 940, Node 2 Timer Transmit Trigger 1 Register */
#define CAN4_N2_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4790940u)

/** \brief 944, Node 2 Timer Transmit Trigger 2 Register */
#define CAN4_N2_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4790944u)

/** \brief 948, Node 2 Timer Receive Timeout Register */
#define CAN4_N2_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4790948u)

/** \brief 94C, Node 2 Port Control Register */
#define CAN4_N2_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF479094Cu)

/** \brief 950, Node 2 CRE Configuration Register */
#define CAN4_N2_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4790950u)

/** \brief 954, Node 2 CRE Configuration Start Address */
#define CAN4_N2_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4790954u)

/** \brief 958, Node 2 Receive Host Buffer 0  Configuration */
#define CAN4_N2_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790958u)

/** \brief 95C, Node 2 Receive Host Buffer 0  Status */
#define CAN4_N2_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF479095Cu)

/** \brief 960, Node 2 Receive Host Buffer 1  Configuration */
#define CAN4_N2_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790960u)

/** \brief 964, Node 2 Receive Host Buffer 1  Status */
#define CAN4_N2_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4790964u)

/** \brief 968, Node 2 Transmit Host Buffer 0 Configuration */
#define CAN4_N2_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790968u)

/** \brief 96C, Node 2 Transmit Host Buffer 0 Status */
#define CAN4_N2_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF479096Cu)

/** \brief 970, Node 2 Transmit Host Buffer 1 Configuration */
#define CAN4_N2_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790970u)

/** \brief 974, Node 2 Transmit Host Buffer 1 Status */
#define CAN4_N2_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4790974u)

/** \brief 98C, Node 2 CRE Interrupt Register */
#define CAN4_N2_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF479098Cu)

/** \brief 990, Node 2 Frame Rate Measure Table Configuration */
#define CAN4_N2_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4790990u)

/** \brief 994, Node 2 Rx Throughput Measure configuration */
#define CAN4_N2_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4790994u)

/** \brief 998, Node 2 CRE Error control register */
#define CAN4_N2_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4790998u)

/** \brief A00, Node 2 Core Release Register */
#define CAN4_N2_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4790A00u)

/** \brief A04, Node 2 Endian Register */
#define CAN4_N2_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4790A04u)

/** \brief A0C, Node 2 Data Bit Timing & Prescaler Register */
#define CAN4_N2_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4790A0Cu)

/** \brief A10, Node 2 Test Register */
#define CAN4_N2_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4790A10u)

/** \brief A14, Node 2 RAM Watchdog */
#define CAN4_N2_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4790A14u)

/** \brief A18, Node 2 CC Control Register */
#define CAN4_N2_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4790A18u)

/** \brief A1C, Node 2 Nominal Bit Timing & Prescaler Register */
#define CAN4_N2_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4790A1Cu)

/** \brief A20, Node 2 Timestamp Counter Configuration */
#define CAN4_N2_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4790A20u)

/** \brief A24, Node 2 Timestamp Counter Value */
#define CAN4_N2_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4790A24u)

/** \brief A28, Node 2 Timeout Counter Configuration */
#define CAN4_N2_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4790A28u)

/** \brief A2C, Node 2 Timeout Counter Value */
#define CAN4_N2_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4790A2Cu)

/** \brief A40, Node 2 Error Counter Register */
#define CAN4_N2_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4790A40u)

/** \brief A44, Node 2 Protocol Status Register */
#define CAN4_N2_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4790A44u)

/** \brief A48, Node 2 Transmitter Delay Compensation Register */
#define CAN4_N2_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4790A48u)

/** \brief A50, Node 2 Interrupt Register */
#define CAN4_N2_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4790A50u)

/** \brief A54, Node 2 Interrupt Enable */
#define CAN4_N2_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4790A54u)

/** \brief A80, Node 2 Global Filter Configuration */
#define CAN4_N2_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4790A80u)

/** \brief A84, Node 2 Standard ID Filter Configuration */
#define CAN4_N2_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4790A84u)

/** \brief A88, Node 2 Extended ID Filter Configuration */
#define CAN4_N2_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4790A88u)

/** \brief A90, Node 2 Extended ID AND Mask */
#define CAN4_N2_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4790A90u)

/** \brief A94, Node 2 High Priority Message Status */
#define CAN4_N2_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4790A94u)

/** \brief A98, Node 2 New Data 1 */
#define CAN4_N2_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4790A98u)

/** \brief A9C, Node 2 New Data 2 */
#define CAN4_N2_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4790A9Cu)

/** \brief AA0, Node 2 Rx FIFO 0 Configuration */
#define CAN4_N2_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4790AA0u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0C */
#define CAN4_N2_RXF0C (CAN4_N2_RX_F0C)

/** \brief AA4, Node 2 Rx FIFO 0 Status */
#define CAN4_N2_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4790AA4u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0S */
#define CAN4_N2_RXF0S (CAN4_N2_RX_F0S)

/** \brief AA8, Node 2 Rx FIFO 0 Acknowledge */
#define CAN4_N2_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4790AA8u)
/** Alias (User Manual Name) for CAN4_N2_RX_F0A */
#define CAN4_N2_RXF0A (CAN4_N2_RX_F0A)

/** \brief AAC, Node 2 Rx Buffer Configuration */
#define CAN4_N2_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4790AACu)
/** Alias (User Manual Name) for CAN4_N2_RX_BC */
#define CAN4_N2_RXBC (CAN4_N2_RX_BC)

/** \brief AB0, Node 2 Rx FIFO 1 Configuration */
#define CAN4_N2_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4790AB0u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1C */
#define CAN4_N2_RXF1C (CAN4_N2_RX_F1C)

/** \brief AB4, Node 2 Rx FIFO 1 Status */
#define CAN4_N2_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4790AB4u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1S */
#define CAN4_N2_RXF1S (CAN4_N2_RX_F1S)

/** \brief AB8, Node 2 Rx FIFO 1 Acknowledge */
#define CAN4_N2_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4790AB8u)
/** Alias (User Manual Name) for CAN4_N2_RX_F1A */
#define CAN4_N2_RXF1A (CAN4_N2_RX_F1A)

/** \brief ABC, Node 2 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N2_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4790ABCu)
/** Alias (User Manual Name) for CAN4_N2_RX_ESC */
#define CAN4_N2_RXESC (CAN4_N2_RX_ESC)

/** \brief AC0, Node 2 Tx Buffer Configuration */
#define CAN4_N2_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4790AC0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BC */
#define CAN4_N2_TXBC (CAN4_N2_TX_BC)

/** \brief AC4, Node 2 Tx FIFO/Queue Status */
#define CAN4_N2_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4790AC4u)
/** Alias (User Manual Name) for CAN4_N2_TX_FQS */
#define CAN4_N2_TXFQS (CAN4_N2_TX_FQS)

/** \brief AC8, Node 2 Tx Buffer Element Size Configuration */
#define CAN4_N2_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4790AC8u)
/** Alias (User Manual Name) for CAN4_N2_TX_ESC */
#define CAN4_N2_TXESC (CAN4_N2_TX_ESC)

/** \brief ACC, Node 2 Tx Buffer Request Pending */
#define CAN4_N2_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4790ACCu)
/** Alias (User Manual Name) for CAN4_N2_TX_BRP */
#define CAN4_N2_TXBRP (CAN4_N2_TX_BRP)

/** \brief AD0, Node 2 Tx Buffer Add Request */
#define CAN4_N2_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4790AD0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BAR */
#define CAN4_N2_TXBAR (CAN4_N2_TX_BAR)

/** \brief AD4, Node 2 Tx Buffer Cancellation Request */
#define CAN4_N2_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4790AD4u)
/** Alias (User Manual Name) for CAN4_N2_TX_BCR */
#define CAN4_N2_TXBCR (CAN4_N2_TX_BCR)

/** \brief AD8, Node 2 Tx Buffer Transmission Occurred */
#define CAN4_N2_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4790AD8u)
/** Alias (User Manual Name) for CAN4_N2_TX_BTO */
#define CAN4_N2_TXBTO (CAN4_N2_TX_BTO)

/** \brief ADC, Node 2 Tx Buffer Cancellation Finished */
#define CAN4_N2_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4790ADCu)
/** Alias (User Manual Name) for CAN4_N2_TX_BCF */
#define CAN4_N2_TXBCF (CAN4_N2_TX_BCF)

/** \brief AE0, Node 2 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N2_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4790AE0u)
/** Alias (User Manual Name) for CAN4_N2_TX_BTIE */
#define CAN4_N2_TXBTIE (CAN4_N2_TX_BTIE)

/** \brief AE4, Node 2 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N2_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4790AE4u)
/** Alias (User Manual Name) for CAN4_N2_TX_BCIE */
#define CAN4_N2_TXBCIE (CAN4_N2_TX_BCIE)

/** \brief AF0, Node 2 Tx Event FIFO Configuration */
#define CAN4_N2_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4790AF0u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFC */
#define CAN4_N2_TXEFC (CAN4_N2_TX_EFC)

/** \brief AF4, Node 2 Tx Event FIFO Status */
#define CAN4_N2_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4790AF4u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFS */
#define CAN4_N2_TXEFS (CAN4_N2_TX_EFS)

/** \brief AF8, Node 2 Tx Event FIFO Acknowledge */
#define CAN4_N2_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4790AF8u)
/** Alias (User Manual Name) for CAN4_N2_TX_EFA */
#define CAN4_N2_TXEFA (CAN4_N2_TX_EFA)

/** \brief B60, Node 2 TSU Core Release Register  */
#define CAN4_N2_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4790B60u)

/** \brief B64, Node 2 Timestamp Configuration */
#define CAN4_N2_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4790B64u)

/** \brief B68, Node 2 Timestamp Status 1 */
#define CAN4_N2_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4790B68u)

/** \brief B6C, Node 2 Timestamp Status 2 */
#define CAN4_N2_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4790B6Cu)

/** \brief B70, Node 2 Timestamp 0 */
#define CAN4_N2_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B70u)

/** \brief B74, Node 2 Timestamp 1 */
#define CAN4_N2_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B74u)

/** \brief B78, Node 2 Timestamp 2 */
#define CAN4_N2_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B78u)

/** \brief B7C, Node 2 Timestamp 3 */
#define CAN4_N2_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B7Cu)

/** \brief B80, Node 2 Timestamp 4 */
#define CAN4_N2_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B80u)

/** \brief B84, Node 2 Timestamp 5 */
#define CAN4_N2_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B84u)

/** \brief B88, Node 2 Timestamp 6 */
#define CAN4_N2_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B88u)

/** \brief B8C, Node 2 Timestamp 7 */
#define CAN4_N2_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B8Cu)

/** \brief B90, Node 2 Timestamp 8 */
#define CAN4_N2_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B90u)

/** \brief B94, Node 2 Timestamp 9 */
#define CAN4_N2_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B94u)

/** \brief B98, Node 2 Timestamp 10 */
#define CAN4_N2_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B98u)

/** \brief B9C, Node 2 Timestamp 11 */
#define CAN4_N2_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790B9Cu)

/** \brief BA0, Node 2 Timestamp 12 */
#define CAN4_N2_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790BA0u)

/** \brief BA4, Node 2 Timestamp 13 */
#define CAN4_N2_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790BA4u)

/** \brief BA8, Node 2 Timestamp 14 */
#define CAN4_N2_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790BA8u)

/** \brief BAC, Node 2 Timestamp 15 */
#define CAN4_N2_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790BACu)

/** \brief BB0, Node 2 Actual Timebase */
#define CAN4_N2_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4790BB0u)

/** \brief D00, Node 3 Write access enable register A */
#define CAN4_N3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRA*)0xF4790D00u)

/** \brief D04, Node 3 Write access enable register B */
#define CAN4_N3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_WRB_FPI*)0xF4790D04u)

/** \brief D08, Node 3 Read access enable register A */
#define CAN4_N3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDA*)0xF4790D08u)

/** \brief D0C, Node 3 Read access enable register B */
#define CAN4_N3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_RDB_FPI*)0xF4790D0Cu)

/** \brief D10, Node 3 VM access enable register */
#define CAN4_N3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_VM*)0xF4790D10u)

/** \brief D14, Node 3 PRS access enable register */
#define CAN4_N3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_ACCEN_PRS*)0xF4790D14u)

/** \brief D20, Node 3 Start Address  */
#define CAN4_N3_STARTADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_STARTADR*)0xF4790D20u)

/** \brief D24, Node 3 End Address */
#define CAN4_N3_ENDADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDADR*)0xF4790D24u)

/** \brief D28, Node 3 Interrupt Signalling Register  */
#define CAN4_N3_INTRSIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_INTRSIG*)0xF4790D28u)

/** \brief D2C, Node 3 Interrupt routing for Group 0  */
#define CAN4_N3_G0INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G0INTR*)0xF4790D2Cu)

/** \brief D30, Node 3 Interrupt routing for Group 1 */
#define CAN4_N3_G1INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G1INTR*)0xF4790D30u)

/** \brief D34, Node 3 Interrupt routing for Group 2 */
#define CAN4_N3_G2INTR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_G2INTR*)0xF4790D34u)

/** \brief D38, Node 3 Timer Clock Control Register */
#define CAN4_N3_TIMER_CCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_CCR*)0xF4790D38u)

/** \brief D3C, Node 3 Timer Transmit Trigger 0 Register */
#define CAN4_N3_TIMER_TXTRIG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG0*)0xF4790D3Cu)

/** \brief D40, Node 3 Timer Transmit Trigger 1 Register */
#define CAN4_N3_TIMER_TXTRIG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG1*)0xF4790D40u)

/** \brief D44, Node 3 Timer Transmit Trigger 2 Register */
#define CAN4_N3_TIMER_TXTRIG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_TXTRIG2*)0xF4790D44u)

/** \brief D48, Node 3 Timer Receive Timeout Register */
#define CAN4_N3_TIMER_RXTOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TIMER_RXTOUT*)0xF4790D48u)

/** \brief D4C, Node 3 Port Control Register */
#define CAN4_N3_PORTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PORTCTRL*)0xF4790D4Cu)

/** \brief D50, Node 3 CRE Configuration Register */
#define CAN4_N3_CRE_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIG*)0xF4790D50u)

/** \brief D54, Node 3 CRE Configuration Start Address */
#define CAN4_N3_CRE_CONFIGADR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_CONFIGADR*)0xF4790D54u)

/** \brief D58, Node 3 Receive Host Buffer 0  Configuration */
#define CAN4_N3_CRE_HBUF_RX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790D58u)

/** \brief D5C, Node 3 Receive Host Buffer 0  Status */
#define CAN4_N3_CRE_HBUF_RX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4790D5Cu)

/** \brief D60, Node 3 Receive Host Buffer 1  Configuration */
#define CAN4_N3_CRE_HBUF_RX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_CONFIG*)0xF4790D60u)

/** \brief D64, Node 3 Receive Host Buffer 1  Status */
#define CAN4_N3_CRE_HBUF_RX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_RX_STAT*)0xF4790D64u)

/** \brief D68, Node 3 Transmit Host Buffer 0 Configuration */
#define CAN4_N3_CRE_HBUF_TX0_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790D68u)

/** \brief D6C, Node 3 Transmit Host Buffer 0 Status */
#define CAN4_N3_CRE_HBUF_TX0_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4790D6Cu)

/** \brief D70, Node 3 Transmit Host Buffer 1 Configuration */
#define CAN4_N3_CRE_HBUF_TX1_CONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_CONFIG*)0xF4790D70u)

/** \brief D74, Node 3 Transmit Host Buffer 1 Status */
#define CAN4_N3_CRE_HBUF_TX1_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_HBUF_TX_STAT*)0xF4790D74u)

/** \brief D8C, Node 3 CRE Interrupt Register */
#define CAN4_N3_CRE_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CRE_IR*)0xF4790D8Cu)

/** \brief D90, Node 3 Frame Rate Measure Table Configuration */
#define CAN4_N3_IDMU_FRTCONFIG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_FRTCONFIG*)0xF4790D90u)

/** \brief D94, Node 3 Rx Throughput Measure configuration */
#define CAN4_N3_IDMU_RXTPCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IDMU_RXTPCFG*)0xF4790D94u)

/** \brief D98, Node 3 CRE Error control register */
#define CAN4_N3_ERRCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ERRCTRL*)0xF4790D98u)

/** \brief E00, Node 3 Core Release Register */
#define CAN4_N3_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CREL*)0xF4790E00u)

/** \brief E04, Node 3 Endian Register */
#define CAN4_N3_ENDN /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ENDN*)0xF4790E04u)

/** \brief E0C, Node 3 Data Bit Timing & Prescaler Register */
#define CAN4_N3_DBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_DBTP*)0xF4790E0Cu)

/** \brief E10, Node 3 Test Register */
#define CAN4_N3_TEST /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TEST*)0xF4790E10u)

/** \brief E14, Node 3 RAM Watchdog */
#define CAN4_N3_RWD /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RWD*)0xF4790E14u)

/** \brief E18, Node 3 CC Control Register */
#define CAN4_N3_CCCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_CCCR*)0xF4790E18u)

/** \brief E1C, Node 3 Nominal Bit Timing & Prescaler Register */
#define CAN4_N3_NBTP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NBTP*)0xF4790E1Cu)

/** \brief E20, Node 3 Timestamp Counter Configuration */
#define CAN4_N3_TSCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCC*)0xF4790E20u)

/** \brief E24, Node 3 Timestamp Counter Value */
#define CAN4_N3_TSCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSCV*)0xF4790E24u)

/** \brief E28, Node 3 Timeout Counter Configuration */
#define CAN4_N3_TOCC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCC*)0xF4790E28u)

/** \brief E2C, Node 3 Timeout Counter Value */
#define CAN4_N3_TOCV /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TOCV*)0xF4790E2Cu)

/** \brief E40, Node 3 Error Counter Register */
#define CAN4_N3_ECR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_ECR*)0xF4790E40u)

/** \brief E44, Node 3 Protocol Status Register */
#define CAN4_N3_PSR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_PSR*)0xF4790E44u)

/** \brief E48, Node 3 Transmitter Delay Compensation Register */
#define CAN4_N3_TDCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TDCR*)0xF4790E48u)

/** \brief E50, Node 3 Interrupt Register */
#define CAN4_N3_IR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IR*)0xF4790E50u)

/** \brief E54, Node 3 Interrupt Enable */
#define CAN4_N3_IE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_IE*)0xF4790E54u)

/** \brief E80, Node 3 Global Filter Configuration */
#define CAN4_N3_GFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_GFC*)0xF4790E80u)

/** \brief E84, Node 3 Standard ID Filter Configuration */
#define CAN4_N3_SIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_SIDFC*)0xF4790E84u)

/** \brief E88, Node 3 Extended ID Filter Configuration */
#define CAN4_N3_XIDFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDFC*)0xF4790E88u)

/** \brief E90, Node 3 Extended ID AND Mask */
#define CAN4_N3_XIDAM /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_XIDAM*)0xF4790E90u)

/** \brief E94, Node 3 High Priority Message Status */
#define CAN4_N3_HPMS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_HPMS*)0xF4790E94u)

/** \brief E98, Node 3 New Data 1 */
#define CAN4_N3_NDAT1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT1*)0xF4790E98u)

/** \brief E9C, Node 3 New Data 2 */
#define CAN4_N3_NDAT2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_NDAT2*)0xF4790E9Cu)

/** \brief EA0, Node 3 Rx FIFO 0 Configuration */
#define CAN4_N3_RX_F0C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0C*)0xF4790EA0u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0C */
#define CAN4_N3_RXF0C (CAN4_N3_RX_F0C)

/** \brief EA4, Node 3 Rx FIFO 0 Status */
#define CAN4_N3_RX_F0S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0S*)0xF4790EA4u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0S */
#define CAN4_N3_RXF0S (CAN4_N3_RX_F0S)

/** \brief EA8, Node 3 Rx FIFO 0 Acknowledge */
#define CAN4_N3_RX_F0A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F0A*)0xF4790EA8u)
/** Alias (User Manual Name) for CAN4_N3_RX_F0A */
#define CAN4_N3_RXF0A (CAN4_N3_RX_F0A)

/** \brief EAC, Node 3 Rx Buffer Configuration */
#define CAN4_N3_RX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_BC*)0xF4790EACu)
/** Alias (User Manual Name) for CAN4_N3_RX_BC */
#define CAN4_N3_RXBC (CAN4_N3_RX_BC)

/** \brief EB0, Node 3 Rx FIFO 1 Configuration */
#define CAN4_N3_RX_F1C /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1C*)0xF4790EB0u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1C */
#define CAN4_N3_RXF1C (CAN4_N3_RX_F1C)

/** \brief EB4, Node 3 Rx FIFO 1 Status */
#define CAN4_N3_RX_F1S /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1S*)0xF4790EB4u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1S */
#define CAN4_N3_RXF1S (CAN4_N3_RX_F1S)

/** \brief EB8, Node 3 Rx FIFO 1 Acknowledge */
#define CAN4_N3_RX_F1A /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_F1A*)0xF4790EB8u)
/** Alias (User Manual Name) for CAN4_N3_RX_F1A */
#define CAN4_N3_RXF1A (CAN4_N3_RX_F1A)

/** \brief EBC, Node 3 Rx Buffer/FIFO Element Size Configuration */
#define CAN4_N3_RX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_RX_ESC*)0xF4790EBCu)
/** Alias (User Manual Name) for CAN4_N3_RX_ESC */
#define CAN4_N3_RXESC (CAN4_N3_RX_ESC)

/** \brief EC0, Node 3 Tx Buffer Configuration */
#define CAN4_N3_TX_BC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BC*)0xF4790EC0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BC */
#define CAN4_N3_TXBC (CAN4_N3_TX_BC)

/** \brief EC4, Node 3 Tx FIFO/Queue Status */
#define CAN4_N3_TX_FQS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_FQS*)0xF4790EC4u)
/** Alias (User Manual Name) for CAN4_N3_TX_FQS */
#define CAN4_N3_TXFQS (CAN4_N3_TX_FQS)

/** \brief EC8, Node 3 Tx Buffer Element Size Configuration */
#define CAN4_N3_TX_ESC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_ESC*)0xF4790EC8u)
/** Alias (User Manual Name) for CAN4_N3_TX_ESC */
#define CAN4_N3_TXESC (CAN4_N3_TX_ESC)

/** \brief ECC, Node 3 Tx Buffer Request Pending */
#define CAN4_N3_TX_BRP /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BRP*)0xF4790ECCu)
/** Alias (User Manual Name) for CAN4_N3_TX_BRP */
#define CAN4_N3_TXBRP (CAN4_N3_TX_BRP)

/** \brief ED0, Node 3 Tx Buffer Add Request */
#define CAN4_N3_TX_BAR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BAR*)0xF4790ED0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BAR */
#define CAN4_N3_TXBAR (CAN4_N3_TX_BAR)

/** \brief ED4, Node 3 Tx Buffer Cancellation Request */
#define CAN4_N3_TX_BCR /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCR*)0xF4790ED4u)
/** Alias (User Manual Name) for CAN4_N3_TX_BCR */
#define CAN4_N3_TXBCR (CAN4_N3_TX_BCR)

/** \brief ED8, Node 3 Tx Buffer Transmission Occurred */
#define CAN4_N3_TX_BTO /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTO*)0xF4790ED8u)
/** Alias (User Manual Name) for CAN4_N3_TX_BTO */
#define CAN4_N3_TXBTO (CAN4_N3_TX_BTO)

/** \brief EDC, Node 3 Tx Buffer Cancellation Finished */
#define CAN4_N3_TX_BCF /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCF*)0xF4790EDCu)
/** Alias (User Manual Name) for CAN4_N3_TX_BCF */
#define CAN4_N3_TXBCF (CAN4_N3_TX_BCF)

/** \brief EE0, Node 3 Tx Buffer Transmission Interrupt Enable */
#define CAN4_N3_TX_BTIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BTIE*)0xF4790EE0u)
/** Alias (User Manual Name) for CAN4_N3_TX_BTIE */
#define CAN4_N3_TXBTIE (CAN4_N3_TX_BTIE)

/** \brief EE4, Node 3 Tx Buffer Cancellation Finished Interrupt Enable */
#define CAN4_N3_TX_BCIE /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_BCIE*)0xF4790EE4u)
/** Alias (User Manual Name) for CAN4_N3_TX_BCIE */
#define CAN4_N3_TXBCIE (CAN4_N3_TX_BCIE)

/** \brief EF0, Node 3 Tx Event FIFO Configuration */
#define CAN4_N3_TX_EFC /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFC*)0xF4790EF0u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFC */
#define CAN4_N3_TXEFC (CAN4_N3_TX_EFC)

/** \brief EF4, Node 3 Tx Event FIFO Status */
#define CAN4_N3_TX_EFS /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFS*)0xF4790EF4u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFS */
#define CAN4_N3_TXEFS (CAN4_N3_TX_EFS)

/** \brief EF8, Node 3 Tx Event FIFO Acknowledge */
#define CAN4_N3_TX_EFA /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TX_EFA*)0xF4790EF8u)
/** Alias (User Manual Name) for CAN4_N3_TX_EFA */
#define CAN4_N3_TXEFA (CAN4_N3_TX_EFA)

/** \brief F60, Node 3 TSU Core Release Register  */
#define CAN4_N3_TSU_CREL /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_CREL*)0xF4790F60u)

/** \brief F64, Node 3 Timestamp Configuration */
#define CAN4_N3_TSU_TSCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSCFG*)0xF4790F64u)

/** \brief F68, Node 3 Timestamp Status 1 */
#define CAN4_N3_TSU_TSS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS1*)0xF4790F68u)

/** \brief F6C, Node 3 Timestamp Status 2 */
#define CAN4_N3_TSU_TSS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TSS2*)0xF4790F6Cu)

/** \brief F70, Node 3 Timestamp 0 */
#define CAN4_N3_TSU_TS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F70u)

/** \brief F74, Node 3 Timestamp 1 */
#define CAN4_N3_TSU_TS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F74u)

/** \brief F78, Node 3 Timestamp 2 */
#define CAN4_N3_TSU_TS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F78u)

/** \brief F7C, Node 3 Timestamp 3 */
#define CAN4_N3_TSU_TS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F7Cu)

/** \brief F80, Node 3 Timestamp 4 */
#define CAN4_N3_TSU_TS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F80u)

/** \brief F84, Node 3 Timestamp 5 */
#define CAN4_N3_TSU_TS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F84u)

/** \brief F88, Node 3 Timestamp 6 */
#define CAN4_N3_TSU_TS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F88u)

/** \brief F8C, Node 3 Timestamp 7 */
#define CAN4_N3_TSU_TS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F8Cu)

/** \brief F90, Node 3 Timestamp 8 */
#define CAN4_N3_TSU_TS8 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F90u)

/** \brief F94, Node 3 Timestamp 9 */
#define CAN4_N3_TSU_TS9 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F94u)

/** \brief F98, Node 3 Timestamp 10 */
#define CAN4_N3_TSU_TS10 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F98u)

/** \brief F9C, Node 3 Timestamp 11 */
#define CAN4_N3_TSU_TS11 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790F9Cu)

/** \brief FA0, Node 3 Timestamp 12 */
#define CAN4_N3_TSU_TS12 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790FA0u)

/** \brief FA4, Node 3 Timestamp 13 */
#define CAN4_N3_TSU_TS13 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790FA4u)

/** \brief FA8, Node 3 Timestamp 14 */
#define CAN4_N3_TSU_TS14 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790FA8u)

/** \brief FAC, Node 3 Timestamp 15 */
#define CAN4_N3_TSU_TS15 /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_TS*)0xF4790FACu)

/** \brief FB0, Node 3 Actual Timebase */
#define CAN4_N3_TSU_ATB /*lint --e(923, 9078)*/ (*(volatile Ifx_CAN_N_TSU_ATB*)0xF4790FB0u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCAN_REG_H */
