
build/simBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000039a  00800100  00000e8e  00000f22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e8e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  0080049a  0080049a  000012bc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012bc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001318  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00001358  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002f14  00000000  00000000  000016b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001005  00000000  00000000  000045cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001318  00000000  00000000  000055d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008a4  00000000  00000000  000068ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001412  00000000  00000000  00007190  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013c0  00000000  00000000  000085a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000318  00000000  00000000  00009962  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	14 e0       	ldi	r17, 0x04	; 4
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee e8       	ldi	r30, 0x8E	; 142
  7c:	fe e0       	ldi	r31, 0x0E	; 14
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 39       	cpi	r26, 0x9A	; 154
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	24 e0       	ldi	r18, 0x04	; 4
  8c:	aa e9       	ldi	r26, 0x9A	; 154
  8e:	b4 e0       	ldi	r27, 0x04	; 4
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 3a       	cpi	r26, 0xA1	; 161
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 46 04 	call	0x88c	; 0x88c <main>
  9e:	0c 94 45 07 	jmp	0xe8a	; 0xe8a <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SetBit>:
void ClearBit(uint8_t volatile * const port, uint8_t const bit) {
    *port &= ~(1<<bit);
}

void ToggleBit(uint8_t volatile * const port, uint8_t const bit) {
    *port ^= (1<<bit);
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <SetBit+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <SetBit+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <ClearBit>:
  be:	fc 01       	movw	r30, r24
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <ClearBit+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <ClearBit+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <BitIsSet>:
}

bool BitIsSet(uint8_t volatile * const port, uint8_t const bit) {
    return *port & (1<<bit);
  d8:	fc 01       	movw	r30, r24
  da:	80 81       	ld	r24, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <BitIsSet+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <BitIsSet+0xa>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	28 23       	and	r18, r24
  ee:	39 23       	and	r19, r25
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	23 2b       	or	r18, r19
  f4:	09 f4       	brne	.+2      	; 0xf8 <BitIsSet+0x20>
  f6:	80 e0       	ldi	r24, 0x00	; 0
}
  f8:	08 95       	ret

000000fa <BitIsClear>:

bool BitIsClear(uint8_t volatile * const port, uint8_t const bit) {
    return !(*port & (1<<bit));
  fa:	fc 01       	movw	r30, r24
  fc:	80 81       	ld	r24, Z
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	02 c0       	rjmp	.+4      	; 0x106 <BitIsClear+0xc>
 102:	95 95       	asr	r25
 104:	87 95       	ror	r24
 106:	6a 95       	dec	r22
 108:	e2 f7       	brpl	.-8      	; 0x102 <BitIsClear+0x8>
 10a:	f1 e0       	ldi	r31, 0x01	; 1
 10c:	8f 27       	eor	r24, r31
}
 10e:	81 70       	andi	r24, 0x01	; 1
 110:	08 95       	ret

00000112 <DebugLedTurnOn_Implementation>:
    DebugLedTurnGreen();
}

static void DebugLedTurnOn_Implementation(void)
{
    SetBit(ddr_register_, debug_led_);
 112:	60 91 9a 04 	lds	r22, 0x049A	; 0x80049a <__data_end>
 116:	80 91 9f 04 	lds	r24, 0x049F	; 0x80049f <ddr_register_>
 11a:	90 91 a0 04 	lds	r25, 0x04A0	; 0x8004a0 <ddr_register_+0x1>
 11e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 122:	08 95       	ret

00000124 <DebugLedTurnRed>:
}
void (*DebugLedTurnGreen)(void) = DebugLedTurnGreen_Implementation;

void DebugLedTurnRed(void)
{
    SetBit(port_register_, debug_led_);
 124:	60 91 9a 04 	lds	r22, 0x049A	; 0x80049a <__data_end>
 128:	80 91 9d 04 	lds	r24, 0x049D	; 0x80049d <port_register_>
 12c:	90 91 9e 04 	lds	r25, 0x049E	; 0x80049e <port_register_+0x1>
 130:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 134:	08 95       	ret

00000136 <DebugLedTurnGreen_Implementation>:
    ClearBit(ddr_register_, debug_led_);
}

static void DebugLedTurnGreen_Implementation(void)
{
    ClearBit(port_register_, debug_led_);
 136:	60 91 9a 04 	lds	r22, 0x049A	; 0x80049a <__data_end>
 13a:	80 91 9d 04 	lds	r24, 0x049D	; 0x80049d <port_register_>
 13e:	90 91 9e 04 	lds	r25, 0x049E	; 0x80049e <port_register_+0x1>
 142:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 146:	08 95       	ret

00000148 <DebugLedInit>:
    uint8_t volatile * const ddr_register,
    uint8_t volatile * const port_register,
    uint8_t volatile * const pin_register,
    uint8_t const debug_led)
{
    ddr_register_ = ddr_register;
 148:	90 93 a0 04 	sts	0x04A0, r25	; 0x8004a0 <ddr_register_+0x1>
 14c:	80 93 9f 04 	sts	0x049F, r24	; 0x80049f <ddr_register_>
    port_register_ = port_register;
 150:	70 93 9e 04 	sts	0x049E, r23	; 0x80049e <port_register_+0x1>
 154:	60 93 9d 04 	sts	0x049D, r22	; 0x80049d <port_register_>
    pin_register_ = pin_register;
 158:	50 93 9c 04 	sts	0x049C, r21	; 0x80049c <pin_register_+0x1>
 15c:	40 93 9b 04 	sts	0x049B, r20	; 0x80049b <pin_register_>
    debug_led_ = debug_led;
 160:	20 93 9a 04 	sts	0x049A, r18	; 0x80049a <__data_end>
    DebugLedTurnOn();
 164:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <DebugLedTurnOn>
 168:	f0 91 05 01 	lds	r31, 0x0105	; 0x800105 <DebugLedTurnOn+0x1>
 16c:	09 95       	icall
    DebugLedTurnGreen();
 16e:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <DebugLedTurnGreen>
 172:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <DebugLedTurnGreen+0x1>
 176:	09 95       	icall
 178:	08 95       	ret

0000017a <FtSendCommand_Implementation>:
bool (*FtHasDataToRead)(void) = FtIsBusOk_Implementation;

static bool FtHasRoomToWrite_Implementation(void)
{
    return BitIsClear(FtMiosio_pin, FtMiosio0);
}
 17a:	cf 93       	push	r28
 17c:	c8 2f       	mov	r28, r24
 17e:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <FtActivateInterface>
 182:	f0 91 17 01 	lds	r31, 0x0117	; 0x800117 <FtActivateInterface+0x1>
 186:	09 95       	icall
 188:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 18c:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 190:	09 95       	icall
 192:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 196:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 19a:	09 95       	icall
 19c:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <FtOutputByte>
 1a0:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <FtOutputByte+0x1>
 1a4:	8c 2f       	mov	r24, r28
 1a6:	09 95       	icall
 1a8:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1ac:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1b0:	09 95       	icall
 1b2:	cf 91       	pop	r28
 1b4:	08 95       	ret

000001b6 <FtBusTurnaround_Implementation>:
 1b6:	e0 91 0a 01 	lds	r30, 0x010A	; 0x80010a <FtLetSlaveDriveBus>
 1ba:	f0 91 0b 01 	lds	r31, 0x010B	; 0x80010b <FtLetSlaveDriveBus+0x1>
 1be:	09 95       	icall
 1c0:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1c4:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1c8:	09 95       	icall
 1ca:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 1ce:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 1d2:	09 95       	icall
 1d4:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 1d8:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 1dc:	09 95       	icall
 1de:	08 95       	ret

000001e0 <FtWrite_Implementation>:
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	ec 01       	movw	r28, r24
 1e6:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <FtLetMasterDriveBus>
 1ea:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <FtLetMasterDriveBus+0x1>
 1ee:	09 95       	icall
 1f0:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <FtPushData>
 1f4:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <FtPushData+0x1>
 1f8:	09 95       	icall
 1fa:	e0 91 06 01 	lds	r30, 0x0106	; 0x800106 <FtWriteData>
 1fe:	f0 91 07 01 	lds	r31, 0x0107	; 0x800107 <FtWriteData+0x1>
 202:	88 81       	ld	r24, Y
 204:	09 95       	icall
 206:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <FtPullData>
 20a:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <FtPullData+0x1>
 20e:	09 95       	icall
 210:	e0 91 08 01 	lds	r30, 0x0108	; 0x800108 <FtIsBusOk>
 214:	f0 91 09 01 	lds	r31, 0x0109	; 0x800109 <FtIsBusOk+0x1>
 218:	09 95       	icall
 21a:	df 91       	pop	r29
 21c:	cf 91       	pop	r28
 21e:	08 95       	ret

00000220 <FtOutputByte_Implementation>:
 220:	e0 91 8f 04 	lds	r30, 0x048F	; 0x80048f <FtMiosio_port>
 224:	f0 91 90 04 	lds	r31, 0x0490	; 0x800490 <FtMiosio_port+0x1>
 228:	80 83       	st	Z, r24
 22a:	08 95       	ret

0000022c <FtLetMasterDriveBus_Implementation>:
 22c:	e0 91 91 04 	lds	r30, 0x0491	; 0x800491 <FtMiosio_ddr>
 230:	f0 91 92 04 	lds	r31, 0x0492	; 0x800492 <FtMiosio_ddr+0x1>
 234:	8f ef       	ldi	r24, 0xFF	; 255
 236:	80 83       	st	Z, r24
 238:	08 95       	ret

0000023a <FtLetSlaveDriveBus_Implementation>:
 23a:	e0 91 91 04 	lds	r30, 0x0491	; 0x800491 <FtMiosio_ddr>
 23e:	f0 91 92 04 	lds	r31, 0x0492	; 0x800492 <FtMiosio_ddr+0x1>
 242:	10 82       	st	Z, r1
 244:	08 95       	ret

00000246 <FtWriteData_Implementation>:
 246:	e0 91 8f 04 	lds	r30, 0x048F	; 0x80048f <FtMiosio_port>
 24a:	f0 91 90 04 	lds	r31, 0x0490	; 0x800490 <FtMiosio_port+0x1>
 24e:	80 83       	st	Z, r24
 250:	08 95       	ret

00000252 <FtActivateInterface_Implementation>:
 252:	60 91 8e 04 	lds	r22, 0x048E	; 0x80048e <Ft1248_Ss>
 256:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 25a:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 25e:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 262:	08 95       	ret

00000264 <FtPullData_Implementation>:
 264:	60 91 8d 04 	lds	r22, 0x048D	; 0x80048d <Ft1248_Sck>
 268:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 26c:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 270:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 274:	08 95       	ret

00000276 <FtDeactivateInterface_Implementation>:
 276:	60 91 8e 04 	lds	r22, 0x048E	; 0x80048e <Ft1248_Ss>
 27a:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 27e:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 282:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 286:	08 95       	ret

00000288 <FtPushData_Implementation>:
 288:	60 91 8d 04 	lds	r22, 0x048D	; 0x80048d <Ft1248_Sck>
 28c:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 290:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 294:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 298:	08 95       	ret

0000029a <FtIsBusOk_Implementation>:
 29a:	60 91 8c 04 	lds	r22, 0x048C	; 0x80048c <Ft1248_Miso>
 29e:	80 91 93 04 	lds	r24, 0x0493	; 0x800493 <Ft1248_pin>
 2a2:	90 91 94 04 	lds	r25, 0x0494	; 0x800494 <Ft1248_pin+0x1>
 2a6:	0e 94 7d 00 	call	0xfa	; 0xfa <BitIsClear>
 2aa:	08 95       	ret

000002ac <FtSetMisoAsInput>:
    FtSckLow();
    FtSsHigh();
}
void FtSetMisoAsInput(void)
{
    ClearBit(Ft1248_ddr, Ft1248_Miso);
 2ac:	60 91 8c 04 	lds	r22, 0x048C	; 0x80048c <Ft1248_Miso>
 2b0:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <Ft1248_ddr>
 2b4:	90 91 98 04 	lds	r25, 0x0498	; 0x800498 <Ft1248_ddr+0x1>
 2b8:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 2bc:	08 95       	ret

000002be <FtEnablePullupOnMiso>:
}
void FtEnablePullupOnMiso(void)
{
    SetBit(Ft1248_port, Ft1248_Miso);
 2be:	60 91 8c 04 	lds	r22, 0x048C	; 0x80048c <Ft1248_Miso>
 2c2:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 2c6:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 2ca:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 2ce:	08 95       	ret

000002d0 <FtSetMiosioAsInputs>:
}
void FtSetMiosioAsInputs(void)
{
    *FtMiosio_ddr = 0x00;
 2d0:	e0 91 91 04 	lds	r30, 0x0491	; 0x800491 <FtMiosio_ddr>
 2d4:	f0 91 92 04 	lds	r31, 0x0492	; 0x800492 <FtMiosio_ddr+0x1>
 2d8:	10 82       	st	Z, r1
 2da:	08 95       	ret

000002dc <FtEnablePullupsOnMiosio>:
}
void FtEnablePullupsOnMiosio(void)
{
    *FtMiosio_port = 0xFF;
 2dc:	e0 91 8f 04 	lds	r30, 0x048F	; 0x80048f <FtMiosio_port>
 2e0:	f0 91 90 04 	lds	r31, 0x0490	; 0x800490 <FtMiosio_port+0x1>
 2e4:	8f ef       	ldi	r24, 0xFF	; 255
 2e6:	80 83       	st	Z, r24
 2e8:	08 95       	ret

000002ea <FtSckLow>:
}
void FtSckLow(void)
{
 2ea:	cf 93       	push	r28
    ClearBit(Ft1248_port, Ft1248_Sck);  // drive low
 2ec:	c0 91 8d 04 	lds	r28, 0x048D	; 0x80048d <Ft1248_Sck>
 2f0:	6c 2f       	mov	r22, r28
 2f2:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 2f6:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 2fa:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Ft1248_ddr, Ft1248_Sck);     // cfg as output
 2fe:	6c 2f       	mov	r22, r28
 300:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <Ft1248_ddr>
 304:	90 91 98 04 	lds	r25, 0x0498	; 0x800498 <Ft1248_ddr+0x1>
 308:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 30c:	cf 91       	pop	r28
 30e:	08 95       	ret

00000310 <FtSsHigh>:
void FtSsHigh(void)
{
 310:	cf 93       	push	r28
    SetBit(Ft1248_port, Ft1248_Ss);     // drive high
 312:	c0 91 8e 04 	lds	r28, 0x048E	; 0x80048e <Ft1248_Ss>
 316:	6c 2f       	mov	r22, r28
 318:	80 91 95 04 	lds	r24, 0x0495	; 0x800495 <Ft1248_port>
 31c:	90 91 96 04 	lds	r25, 0x0496	; 0x800496 <Ft1248_port+0x1>
 320:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    SetBit(Ft1248_ddr, Ft1248_Ss);      // cfg as output
 324:	6c 2f       	mov	r22, r28
 326:	80 91 97 04 	lds	r24, 0x0497	; 0x800497 <Ft1248_ddr>
 32a:	90 91 98 04 	lds	r25, 0x0498	; 0x800498 <Ft1248_ddr+0x1>
 32e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 332:	cf 91       	pop	r28
 334:	08 95       	ret

00000336 <FtInit>:

//=====[ High-level API ]=====
#include "DebugLed.h"
void FtInit(void)
{
    FtSetMisoAsInput();
 336:	0e 94 56 01 	call	0x2ac	; 0x2ac <FtSetMisoAsInput>
    FtEnablePullupOnMiso();
 33a:	0e 94 5f 01 	call	0x2be	; 0x2be <FtEnablePullupOnMiso>
    FtSetMiosioAsInputs();
 33e:	0e 94 68 01 	call	0x2d0	; 0x2d0 <FtSetMiosioAsInputs>
    FtEnablePullupsOnMiosio();
 342:	0e 94 6e 01 	call	0x2dc	; 0x2dc <FtEnablePullupsOnMiosio>
    FtSckLow();
 346:	0e 94 75 01 	call	0x2ea	; 0x2ea <FtSckLow>
    FtSsHigh();
 34a:	0e 94 88 01 	call	0x310	; 0x310 <FtSsHigh>
 34e:	08 95       	ret

00000350 <UsbInit>:
        num_bytes_read++;
    }

    FtDeactivateInterface();
    return num_bytes_read;
}
 350:	0e 94 9b 01 	call	0x336	; 0x336 <FtInit>
 354:	08 95       	ret

00000356 <UsbWrite>:
uint16_t UsbWrite(uint8_t *write_buffer, uint16_t nbytes)
{
 356:	ef 92       	push	r14
 358:	ff 92       	push	r15
 35a:	0f 93       	push	r16
 35c:	1f 93       	push	r17
 35e:	cf 93       	push	r28
 360:	df 93       	push	r29
 362:	8c 01       	movw	r16, r24
 364:	7b 01       	movw	r14, r22
    uint16_t num_bytes_sent = 0;
    FtSendCommand(FtCmd_Write);
 366:	e0 91 1c 01 	lds	r30, 0x011C	; 0x80011c <FtSendCommand>
 36a:	f0 91 1d 01 	lds	r31, 0x011D	; 0x80011d <FtSendCommand+0x1>
 36e:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <FtCmd_Write>
 372:	09 95       	icall
    if (!FtBusTurnaround())
 374:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <FtBusTurnaround>
 378:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <FtBusTurnaround+0x1>
 37c:	09 95       	icall
 37e:	81 11       	cpse	r24, r1
 380:	0d c0       	rjmp	.+26     	; 0x39c <UsbWrite+0x46>
    {
        DebugLedTurnRedToShowError();
 382:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <DebugLedTurnRedToShowError>
 386:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <DebugLedTurnRedToShowError+0x1>
 38a:	09 95       	icall
        FtDeactivateInterface();
 38c:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 390:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 394:	09 95       	icall
        return num_bytes_sent;
 396:	c0 e0       	ldi	r28, 0x00	; 0
 398:	d0 e0       	ldi	r29, 0x00	; 0
 39a:	15 c0       	rjmp	.+42     	; 0x3c6 <UsbWrite+0x70>
 39c:	c0 e0       	ldi	r28, 0x00	; 0
 39e:	d0 e0       	ldi	r29, 0x00	; 0
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
    {
        byte_sent = FtWrite(write_buffer++);
 3a0:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <FtWrite>
 3a4:	f0 91 19 01 	lds	r31, 0x0119	; 0x800119 <FtWrite+0x1>
 3a8:	c8 01       	movw	r24, r16
 3aa:	8c 0f       	add	r24, r28
 3ac:	9d 1f       	adc	r25, r29
 3ae:	09 95       	icall
        if (byte_sent) num_bytes_sent++;
 3b0:	88 23       	and	r24, r24
 3b2:	21 f0       	breq	.+8      	; 0x3bc <UsbWrite+0x66>
 3b4:	21 96       	adiw	r28, 0x01	; 1
        FtDeactivateInterface();
        return num_bytes_sent;
    }
    // TODO: rename `byte_sent` as `byte_sent_OK` or `byte_was_sent`
    bool byte_sent = true; bool finished = false;
    while (byte_sent && !finished)
 3b6:	ce 15       	cp	r28, r14
 3b8:	df 05       	cpc	r29, r15
 3ba:	90 f3       	brcs	.-28     	; 0x3a0 <UsbWrite+0x4a>
    {
        byte_sent = FtWrite(write_buffer++);
        if (byte_sent) num_bytes_sent++;
        finished = (num_bytes_sent >= nbytes);
    }
    FtDeactivateInterface();
 3bc:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <FtDeactivateInterface>
 3c0:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <FtDeactivateInterface+0x1>
 3c4:	09 95       	icall
    return num_bytes_sent;
}
 3c6:	ce 01       	movw	r24, r28
 3c8:	df 91       	pop	r29
 3ca:	cf 91       	pop	r28
 3cc:	1f 91       	pop	r17
 3ce:	0f 91       	pop	r16
 3d0:	ff 90       	pop	r15
 3d2:	ef 90       	pop	r14
 3d4:	08 95       	ret

000003d6 <ClearPendingSpiInterrupt_Implementation>:
}
static void SpiSlaveSignalDataIsReady_Implementation(void)
{
    ClearBit(Spi_port, Spi_Miso);
    DisableSpi();
    EnableSpi();
 3d6:	e0 91 2a 01 	lds	r30, 0x012A	; 0x80012a <ReadSpiStatusRegister>
 3da:	f0 91 2b 01 	lds	r31, 0x012B	; 0x80012b <ReadSpiStatusRegister+0x1>
 3de:	09 95       	icall
 3e0:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <ReadSpiDataRegister>
 3e4:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <ReadSpiDataRegister+0x1>
 3e8:	09 95       	icall
 3ea:	08 95       	ret

000003ec <ReadSpiStatusRegister_Implementation>:
 3ec:	e0 91 82 04 	lds	r30, 0x0482	; 0x800482 <Spi_spsr>
 3f0:	f0 91 83 04 	lds	r31, 0x0483	; 0x800483 <Spi_spsr+0x1>
 3f4:	80 81       	ld	r24, Z
 3f6:	08 95       	ret

000003f8 <ReadSpiDataRegister_Implementation>:
 3f8:	e0 91 80 04 	lds	r30, 0x0480	; 0x800480 <Spi_spdr>
 3fc:	f0 91 81 04 	lds	r31, 0x0481	; 0x800481 <Spi_spdr+0x1>
 400:	80 81       	ld	r24, Z
 402:	08 95       	ret

00000404 <SpiMasterOpenSpi_Implementation>:
 404:	60 91 7f 04 	lds	r22, 0x047F	; 0x80047f <Spi_Ss>
 408:	80 91 88 04 	lds	r24, 0x0488	; 0x800488 <Spi_port>
 40c:	90 91 89 04 	lds	r25, 0x0489	; 0x800489 <Spi_port+0x1>
 410:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 414:	08 95       	ret

00000416 <EnableSpi_Implementation>:
}
void (*DisableSpi)(void) = DisableSpi_Implementation;
//
static void EnableSpi_Implementation(void)
{
    SetBit(Spi_spcr, Spi_Enable);
 416:	60 91 78 04 	lds	r22, 0x0478	; 0x800478 <Spi_Enable>
 41a:	80 91 84 04 	lds	r24, 0x0484	; 0x800484 <Spi_spcr>
 41e:	90 91 85 04 	lds	r25, 0x0485	; 0x800485 <Spi_spcr+0x1>
 422:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 426:	08 95       	ret

00000428 <SpiMasterCloseSpi_Implementation>:
}
void (*SpiMasterOpenSpi)(void) = SpiMasterOpenSpi_Implementation;
//
static void SpiMasterCloseSpi_Implementation(void)
{
    SetBit(Spi_port, Spi_Ss);
 428:	60 91 7f 04 	lds	r22, 0x047F	; 0x80047f <Spi_Ss>
 42c:	80 91 88 04 	lds	r24, 0x0488	; 0x800488 <Spi_port>
 430:	90 91 89 04 	lds	r25, 0x0489	; 0x800489 <Spi_port+0x1>
 434:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 438:	08 95       	ret

0000043a <SpiTransferIsDone_Implementation>:
}
void (*SpiMasterCloseSpi)(void) = SpiMasterCloseSpi_Implementation;
//
static bool SpiTransferIsDone_Implementation(void)
{
    return BitIsSet(Spi_spsr, Spi_InterruptFlag);
 43a:	60 91 76 04 	lds	r22, 0x0476	; 0x800476 <Spi_InterruptFlag>
 43e:	80 91 82 04 	lds	r24, 0x0482	; 0x800482 <Spi_spsr>
 442:	90 91 83 04 	lds	r25, 0x0483	; 0x800483 <Spi_spsr+0x1>
 446:	0e 94 6c 00 	call	0xd8	; 0xd8 <BitIsSet>
}
 44a:	08 95       	ret

0000044c <SpiResponseIsReady_Implementation>:
    SpiMasterWrite(slave_ignore);
    return ReadSpiDataRegister();
}
static bool SpiResponseIsReady_Implementation(void)
{
    return BitIsClear(Spi_pin, Spi_Miso);
 44c:	60 91 7d 04 	lds	r22, 0x047D	; 0x80047d <Spi_Miso>
 450:	80 91 86 04 	lds	r24, 0x0486	; 0x800486 <Spi_pin>
 454:	90 91 87 04 	lds	r25, 0x0487	; 0x800487 <Spi_pin+0x1>
 458:	0e 94 7d 00 	call	0xfa	; 0xfa <BitIsClear>
}
 45c:	08 95       	ret

0000045e <SpiMasterInit>:
{
    ClearBit(Spi_ddr, Spi_Miso);    // make it an input
    SetBit(Spi_port, Spi_Miso);     // enable pull-up
}
void SpiMasterInit(void)
{
 45e:	1f 93       	push	r17
 460:	cf 93       	push	r28
 462:	df 93       	push	r29
    SlaveSelectIdleHigh();
 464:	0e 94 14 02 	call	0x428	; 0x428 <SpiMasterCloseSpi_Implementation>
// Instead, it prevents the SPI master from ever receiving `DataIsReady`.
// It behaves like MISO is always high, but I have not measured it.
//
static void SetMisoAsPullupInput(void)
{
    ClearBit(Spi_ddr, Spi_Miso);    // make it an input
 468:	10 91 7d 04 	lds	r17, 0x047D	; 0x80047d <Spi_Miso>
 46c:	c0 91 8a 04 	lds	r28, 0x048A	; 0x80048a <Spi_ddr>
 470:	d0 91 8b 04 	lds	r29, 0x048B	; 0x80048b <Spi_ddr+0x1>
 474:	61 2f       	mov	r22, r17
 476:	ce 01       	movw	r24, r28
 478:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Spi_port, Spi_Miso);     // enable pull-up
 47c:	61 2f       	mov	r22, r17
 47e:	80 91 88 04 	lds	r24, 0x0488	; 0x800488 <Spi_port>
 482:	90 91 89 04 	lds	r25, 0x0489	; 0x800489 <Spi_port+0x1>
 486:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
bool (*SpiTransferIsDone)(void) = SpiTransferIsDone_Implementation;

static void (*SlaveSelectIdleHigh)(void) = SpiMasterCloseSpi_Implementation;
static void SetSlaveSelectAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Ss);
 48a:	60 91 7f 04 	lds	r22, 0x047F	; 0x80047f <Spi_Ss>
 48e:	ce 01       	movw	r24, r28
 490:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetMosiAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Mosi);
 494:	60 91 7e 04 	lds	r22, 0x047E	; 0x80047e <Spi_Mosi>
 498:	ce 01       	movw	r24, r28
 49a:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetSckAsOutput(void)
{
    SetBit(Spi_ddr, Spi_Sck);
 49e:	60 91 7c 04 	lds	r22, 0x047C	; 0x80047c <Spi_Sck>
 4a2:	ce 01       	movw	r24, r28
 4a4:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void MakeMeTheMaster(void)
{
    SetBit(Spi_spcr, Spi_MasterSlaveSelect);
 4a8:	c0 91 84 04 	lds	r28, 0x0484	; 0x800484 <Spi_spcr>
 4ac:	d0 91 85 04 	lds	r29, 0x0485	; 0x800485 <Spi_spcr+0x1>
 4b0:	60 91 7b 04 	lds	r22, 0x047B	; 0x80047b <Spi_MasterSlaveSelect>
 4b4:	ce 01       	movw	r24, r28
 4b6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
static void SetClockRateToFoscDividedBy8(void)
{
    // SPI master and slave are both an ATmega328P with a 10MHz oscillator.
    // Use SCK = fosc/8 = 1.25MHz.
    SetBit  (Spi_spcr, Spi_ClockRateBit0);
 4ba:	60 91 7a 04 	lds	r22, 0x047A	; 0x80047a <Spi_ClockRateBit0>
 4be:	ce 01       	movw	r24, r28
 4c0:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    ClearBit(Spi_spcr, Spi_ClockRateBit1);
 4c4:	60 91 79 04 	lds	r22, 0x0479	; 0x800479 <Spi_ClockRateBit1>
 4c8:	ce 01       	movw	r24, r28
 4ca:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Spi_spsr, Spi_DoubleClockRate);
 4ce:	60 91 77 04 	lds	r22, 0x0477	; 0x800477 <Spi_DoubleClockRate>
 4d2:	80 91 82 04 	lds	r24, 0x0482	; 0x800482 <Spi_spsr>
 4d6:	90 91 83 04 	lds	r25, 0x0483	; 0x800483 <Spi_spsr+0x1>
 4da:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    SetSlaveSelectAsOutput();  // pin-direction is user-defined
    SetMosiAsOutput();         // pin-direction is user-defined
    SetSckAsOutput();          // pin-direction is user-defined
    MakeMeTheMaster();
    SetClockRateToFoscDividedBy8();  // hardcode the SPI clock rate at 1.25MHz
    EnableSpi();
 4de:	e0 91 28 01 	lds	r30, 0x0128	; 0x800128 <EnableSpi>
 4e2:	f0 91 29 01 	lds	r31, 0x0129	; 0x800129 <EnableSpi+0x1>
 4e6:	09 95       	icall
    ClearPendingSpiInterrupt();
 4e8:	e0 91 2c 01 	lds	r30, 0x012C	; 0x80012c <ClearPendingSpiInterrupt>
 4ec:	f0 91 2d 01 	lds	r31, 0x012D	; 0x80012d <ClearPendingSpiInterrupt+0x1>
 4f0:	09 95       	icall
}
 4f2:	df 91       	pop	r29
 4f4:	cf 91       	pop	r28
 4f6:	1f 91       	pop	r17
 4f8:	08 95       	ret

000004fa <SpiMasterWrite>:
void SpiMasterWrite(uint8_t byte_to_send)
{
 4fa:	cf 93       	push	r28
 4fc:	c8 2f       	mov	r28, r24
    SpiMasterOpenSpi();
 4fe:	e0 91 26 01 	lds	r30, 0x0126	; 0x800126 <SpiMasterOpenSpi>
 502:	f0 91 27 01 	lds	r31, 0x0127	; 0x800127 <SpiMasterOpenSpi+0x1>
 506:	09 95       	icall
    *Spi_spdr = byte_to_send;  // load tx buffer and start SPI transmission
 508:	e0 91 80 04 	lds	r30, 0x0480	; 0x800480 <Spi_spdr>
 50c:	f0 91 81 04 	lds	r31, 0x0481	; 0x800481 <Spi_spdr+0x1>
 510:	c0 83       	st	Z, r28
    while (!SpiTransferIsDone()) ;
 512:	e0 91 22 01 	lds	r30, 0x0122	; 0x800122 <SpiTransferIsDone>
 516:	f0 91 23 01 	lds	r31, 0x0123	; 0x800123 <SpiTransferIsDone+0x1>
 51a:	09 95       	icall
 51c:	88 23       	and	r24, r24
 51e:	c9 f3       	breq	.-14     	; 0x512 <SpiMasterWrite+0x18>
    SpiMasterCloseSpi();
 520:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <SpiMasterCloseSpi>
 524:	f0 91 25 01 	lds	r31, 0x0125	; 0x800125 <SpiMasterCloseSpi+0x1>
 528:	09 95       	icall
}
 52a:	cf 91       	pop	r28
 52c:	08 95       	ret

0000052e <SpiMasterRead>:
uint8_t (*ReadSpiDataRegister)(void) = ReadSpiDataRegister_Implementation;
uint8_t const slave_ignore     = 0xFF;  // slave ignores 0xFF from the master
uint8_t const test_unknown_cmd = 0xFE;  // guarantee 0xFE to be an unknown cmd
uint8_t SpiMasterRead(void)
{
    SpiMasterWrite(slave_ignore);
 52e:	8f ef       	ldi	r24, 0xFF	; 255
 530:	0e 94 7d 02 	call	0x4fa	; 0x4fa <SpiMasterWrite>
    return ReadSpiDataRegister();
 534:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <ReadSpiDataRegister>
 538:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <ReadSpiDataRegister+0x1>
 53c:	09 95       	icall
}
 53e:	08 95       	ret

00000540 <SpiMasterWaitForResponse>:
    return BitIsClear(Spi_pin, Spi_Miso);
}
bool (*SpiResponseIsReady)(void) = SpiResponseIsReady_Implementation;
void SpiMasterWaitForResponse(void)
{
    while( !SpiResponseIsReady() );
 540:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <SpiResponseIsReady>
 544:	f0 91 1f 01 	lds	r31, 0x011F	; 0x80011f <SpiResponseIsReady+0x1>
 548:	09 95       	icall
 54a:	88 23       	and	r24, r24
 54c:	c9 f3       	breq	.-14     	; 0x540 <SpiMasterWaitForResponse>
}
 54e:	08 95       	ret

00000550 <AddTestResultStringLengths>:
    };
    bool assert_true = (nbytes == sizeof_dummy_frame);
    TestResult *result = &this_test; RunTest(result, assert_true);
    // Expect 1540 bytes of repeated ABCs, ending in letter `F`
    if (Failed(result)) PrintSizeOfSpiSlaveResponse(nbytes);
}
 550:	cf 93       	push	r28
 552:	df 93       	push	r29
 554:	cd b7       	in	r28, 0x3d	; 61
 556:	de b7       	in	r29, 0x3e	; 62
 558:	e5 e0       	ldi	r30, 0x05	; 5
 55a:	f0 e0       	ldi	r31, 0x00	; 0
 55c:	ec 0f       	add	r30, r28
 55e:	fd 1f       	adc	r31, r29
 560:	01 90       	ld	r0, Z+
 562:	00 20       	and	r0, r0
 564:	e9 f7       	brne	.-6      	; 0x560 <AddTestResultStringLengths+0x10>
 566:	31 97       	sbiw	r30, 0x01	; 1
 568:	cf 01       	movw	r24, r30
 56a:	25 e0       	ldi	r18, 0x05	; 5
 56c:	30 e0       	ldi	r19, 0x00	; 0
 56e:	2c 0f       	add	r18, r28
 570:	3d 1f       	adc	r19, r29
 572:	82 1b       	sub	r24, r18
 574:	93 0b       	sbc	r25, r19
 576:	de 01       	movw	r26, r28
 578:	1c 96       	adiw	r26, 0x0c	; 12
 57a:	fd 01       	movw	r30, r26
 57c:	01 90       	ld	r0, Z+
 57e:	00 20       	and	r0, r0
 580:	e9 f7       	brne	.-6      	; 0x57c <AddTestResultStringLengths+0x2c>
 582:	31 97       	sbiw	r30, 0x01	; 1
 584:	ea 1b       	sub	r30, r26
 586:	fb 0b       	sbc	r31, r27
 588:	8e 0f       	add	r24, r30
 58a:	8c 5f       	subi	r24, 0xFC	; 252
 58c:	df 91       	pop	r29
 58e:	cf 91       	pop	r28
 590:	08 95       	ret

00000592 <PrintTestResultInColor>:
 592:	cf 93       	push	r28
 594:	df 93       	push	r29
 596:	cd b7       	in	r28, 0x3d	; 61
 598:	de b7       	in	r29, 0x3e	; 62
 59a:	cb 57       	subi	r28, 0x7B	; 123
 59c:	d1 09       	sbc	r29, r1
 59e:	0f b6       	in	r0, 0x3f	; 63
 5a0:	f8 94       	cli
 5a2:	de bf       	out	0x3e, r29	; 62
 5a4:	0f be       	out	0x3f, r0	; 63
 5a6:	cd bf       	out	0x3d, r28	; 61
 5a8:	2d b7       	in	r18, 0x3d	; 61
 5aa:	3e b7       	in	r19, 0x3e	; 62
 5ac:	29 55       	subi	r18, 0x59	; 89
 5ae:	31 09       	sbc	r19, r1
 5b0:	0f b6       	in	r0, 0x3f	; 63
 5b2:	f8 94       	cli
 5b4:	3e bf       	out	0x3e, r19	; 62
 5b6:	0f be       	out	0x3f, r0	; 63
 5b8:	2d bf       	out	0x3d, r18	; 61
 5ba:	ad b7       	in	r26, 0x3d	; 61
 5bc:	be b7       	in	r27, 0x3e	; 62
 5be:	11 96       	adiw	r26, 0x01	; 1
 5c0:	89 e5       	ldi	r24, 0x59	; 89
 5c2:	fe 01       	movw	r30, r28
 5c4:	e0 58       	subi	r30, 0x80	; 128
 5c6:	ff 4f       	sbci	r31, 0xFF	; 255
 5c8:	01 90       	ld	r0, Z+
 5ca:	0d 92       	st	X+, r0
 5cc:	8a 95       	dec	r24
 5ce:	e1 f7       	brne	.-8      	; 0x5c8 <PrintTestResultInColor+0x36>
 5d0:	0e 94 a8 02 	call	0x550	; 0x550 <AddTestResultStringLengths>
 5d4:	0f b6       	in	r0, 0x3f	; 63
 5d6:	f8 94       	cli
 5d8:	de bf       	out	0x3e, r29	; 62
 5da:	0f be       	out	0x3f, r0	; 63
 5dc:	cd bf       	out	0x3d, r28	; 61
 5de:	90 e0       	ldi	r25, 0x00	; 0
 5e0:	4e 96       	adiw	r24, 0x1e	; 30
 5e2:	8c 37       	cpi	r24, 0x7C	; 124
 5e4:	91 05       	cpc	r25, r1
 5e6:	98 f0       	brcs	.+38     	; 0x60e <PrintTestResultInColor+0x7c>
 5e8:	20 e8       	ldi	r18, 0x80	; 128
 5ea:	33 e0       	ldi	r19, 0x03	; 3
 5ec:	3f 93       	push	r19
 5ee:	2f 93       	push	r18
 5f0:	9f 93       	push	r25
 5f2:	8f 93       	push	r24
 5f4:	ce 01       	movw	r24, r28
 5f6:	01 96       	adiw	r24, 0x01	; 1
 5f8:	9f 93       	push	r25
 5fa:	8f 93       	push	r24
 5fc:	0e 94 4d 04 	call	0x89a	; 0x89a <snprintf>
 600:	0f 90       	pop	r0
 602:	0f 90       	pop	r0
 604:	0f 90       	pop	r0
 606:	0f 90       	pop	r0
 608:	0f 90       	pop	r0
 60a:	0f 90       	pop	r0
 60c:	3c c0       	rjmp	.+120    	; 0x686 <PrintTestResultInColor+0xf4>
 60e:	c8 52       	subi	r28, 0x28	; 40
 610:	df 4f       	sbci	r29, 0xFF	; 255
 612:	28 81       	ld	r18, Y
 614:	c8 5d       	subi	r28, 0xD8	; 216
 616:	d0 40       	sbci	r29, 0x00	; 0
 618:	21 11       	cpse	r18, r1
 61a:	05 c0       	rjmp	.+10     	; 0x626 <PrintTestResultInColor+0x94>
 61c:	4b e7       	ldi	r20, 0x7B	; 123
 61e:	53 e0       	ldi	r21, 0x03	; 3
 620:	2e e5       	ldi	r18, 0x5E	; 94
 622:	34 e0       	ldi	r19, 0x04	; 4
 624:	04 c0       	rjmp	.+8      	; 0x62e <PrintTestResultInColor+0x9c>
 626:	46 e7       	ldi	r20, 0x76	; 118
 628:	53 e0       	ldi	r21, 0x03	; 3
 62a:	24 e6       	ldi	r18, 0x64	; 100
 62c:	34 e0       	ldi	r19, 0x04	; 4
 62e:	60 e7       	ldi	r22, 0x70	; 112
 630:	74 e0       	ldi	r23, 0x04	; 4
 632:	7f 93       	push	r23
 634:	6f 93       	push	r22
 636:	5f 93       	push	r21
 638:	4f 93       	push	r20
 63a:	3f 93       	push	r19
 63c:	2f 93       	push	r18
 63e:	9e 01       	movw	r18, r28
 640:	29 57       	subi	r18, 0x79	; 121
 642:	3f 4f       	sbci	r19, 0xFF	; 255
 644:	3f 93       	push	r19
 646:	2f 93       	push	r18
 648:	2a e6       	ldi	r18, 0x6A	; 106
 64a:	34 e0       	ldi	r19, 0x04	; 4
 64c:	3f 93       	push	r19
 64e:	2f 93       	push	r18
 650:	20 e8       	ldi	r18, 0x80	; 128
 652:	30 e0       	ldi	r19, 0x00	; 0
 654:	2c 0f       	add	r18, r28
 656:	3d 1f       	adc	r19, r29
 658:	3f 93       	push	r19
 65a:	2f 93       	push	r18
 65c:	24 e6       	ldi	r18, 0x64	; 100
 65e:	34 e0       	ldi	r19, 0x04	; 4
 660:	3f 93       	push	r19
 662:	2f 93       	push	r18
 664:	24 eb       	ldi	r18, 0xB4	; 180
 666:	33 e0       	ldi	r19, 0x03	; 3
 668:	3f 93       	push	r19
 66a:	2f 93       	push	r18
 66c:	9f 93       	push	r25
 66e:	8f 93       	push	r24
 670:	ce 01       	movw	r24, r28
 672:	01 96       	adiw	r24, 0x01	; 1
 674:	9f 93       	push	r25
 676:	8f 93       	push	r24
 678:	0e 94 4d 04 	call	0x89a	; 0x89a <snprintf>
 67c:	0f b6       	in	r0, 0x3f	; 63
 67e:	f8 94       	cli
 680:	de bf       	out	0x3e, r29	; 62
 682:	0f be       	out	0x3f, r0	; 63
 684:	cd bf       	out	0x3d, r28	; 61
 686:	ce 01       	movw	r24, r28
 688:	01 96       	adiw	r24, 0x01	; 1
 68a:	fc 01       	movw	r30, r24
 68c:	01 90       	ld	r0, Z+
 68e:	00 20       	and	r0, r0
 690:	e9 f7       	brne	.-6      	; 0x68c <PrintTestResultInColor+0xfa>
 692:	31 97       	sbiw	r30, 0x01	; 1
 694:	bf 01       	movw	r22, r30
 696:	68 1b       	sub	r22, r24
 698:	79 0b       	sbc	r23, r25
 69a:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
 69e:	c5 58       	subi	r28, 0x85	; 133
 6a0:	df 4f       	sbci	r29, 0xFF	; 255
 6a2:	0f b6       	in	r0, 0x3f	; 63
 6a4:	f8 94       	cli
 6a6:	de bf       	out	0x3e, r29	; 62
 6a8:	0f be       	out	0x3f, r0	; 63
 6aa:	cd bf       	out	0x3d, r28	; 61
 6ac:	df 91       	pop	r29
 6ae:	cf 91       	pop	r28
 6b0:	08 95       	ret

000006b2 <RunTest>:
 6b2:	fc 01       	movw	r30, r24
 6b4:	dc 01       	movw	r26, r24
 6b6:	a8 5a       	subi	r26, 0xA8	; 168
 6b8:	bf 4f       	sbci	r27, 0xFF	; 255
 6ba:	6c 93       	st	X, r22
 6bc:	8d b7       	in	r24, 0x3d	; 61
 6be:	9e b7       	in	r25, 0x3e	; 62
 6c0:	89 55       	subi	r24, 0x59	; 89
 6c2:	91 09       	sbc	r25, r1
 6c4:	0f b6       	in	r0, 0x3f	; 63
 6c6:	f8 94       	cli
 6c8:	9e bf       	out	0x3e, r25	; 62
 6ca:	0f be       	out	0x3f, r0	; 63
 6cc:	8d bf       	out	0x3d, r24	; 61
 6ce:	ad b7       	in	r26, 0x3d	; 61
 6d0:	be b7       	in	r27, 0x3e	; 62
 6d2:	11 96       	adiw	r26, 0x01	; 1
 6d4:	99 e5       	ldi	r25, 0x59	; 89
 6d6:	01 90       	ld	r0, Z+
 6d8:	0d 92       	st	X+, r0
 6da:	9a 95       	dec	r25
 6dc:	e1 f7       	brne	.-8      	; 0x6d6 <RunTest+0x24>
 6de:	0e 94 c9 02 	call	0x592	; 0x592 <PrintTestResultInColor>
 6e2:	8d b7       	in	r24, 0x3d	; 61
 6e4:	9e b7       	in	r25, 0x3e	; 62
 6e6:	87 5a       	subi	r24, 0xA7	; 167
 6e8:	9f 4f       	sbci	r25, 0xFF	; 255
 6ea:	0f b6       	in	r0, 0x3f	; 63
 6ec:	f8 94       	cli
 6ee:	9e bf       	out	0x3e, r25	; 62
 6f0:	0f be       	out	0x3f, r0	; 63
 6f2:	8d bf       	out	0x3d, r24	; 61
 6f4:	08 95       	ret

000006f6 <PrintSizeOfSpiSlaveResponse>:
 6f6:	0f 93       	push	r16
 6f8:	1f 93       	push	r17
 6fa:	cf 93       	push	r28
 6fc:	df 93       	push	r29
 6fe:	cd b7       	in	r28, 0x3d	; 61
 700:	de b7       	in	r29, 0x3e	; 62
 702:	ee 97       	sbiw	r28, 0x3e	; 62
 704:	0f b6       	in	r0, 0x3f	; 63
 706:	f8 94       	cli
 708:	de bf       	out	0x3e, r29	; 62
 70a:	0f be       	out	0x3f, r0	; 63
 70c:	cd bf       	out	0x3d, r28	; 61
 70e:	20 e7       	ldi	r18, 0x70	; 112
 710:	34 e0       	ldi	r19, 0x04	; 4
 712:	3f 93       	push	r19
 714:	2f 93       	push	r18
 716:	9f 93       	push	r25
 718:	8f 93       	push	r24
 71a:	84 e6       	ldi	r24, 0x64	; 100
 71c:	94 e0       	ldi	r25, 0x04	; 4
 71e:	9f 93       	push	r25
 720:	8f 93       	push	r24
 722:	8a e6       	ldi	r24, 0x6A	; 106
 724:	94 e0       	ldi	r25, 0x04	; 4
 726:	9f 93       	push	r25
 728:	8f 93       	push	r24
 72a:	8b ee       	ldi	r24, 0xEB	; 235
 72c:	93 e0       	ldi	r25, 0x03	; 3
 72e:	9f 93       	push	r25
 730:	8f 93       	push	r24
 732:	1f 92       	push	r1
 734:	8e e3       	ldi	r24, 0x3E	; 62
 736:	8f 93       	push	r24
 738:	8e 01       	movw	r16, r28
 73a:	0f 5f       	subi	r16, 0xFF	; 255
 73c:	1f 4f       	sbci	r17, 0xFF	; 255
 73e:	1f 93       	push	r17
 740:	0f 93       	push	r16
 742:	0e 94 4d 04 	call	0x89a	; 0x89a <snprintf>
 746:	f8 01       	movw	r30, r16
 748:	01 90       	ld	r0, Z+
 74a:	00 20       	and	r0, r0
 74c:	e9 f7       	brne	.-6      	; 0x748 <PrintSizeOfSpiSlaveResponse+0x52>
 74e:	31 97       	sbiw	r30, 0x01	; 1
 750:	bf 01       	movw	r22, r30
 752:	60 1b       	sub	r22, r16
 754:	71 0b       	sbc	r23, r17
 756:	c8 01       	movw	r24, r16
 758:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
 75c:	0f b6       	in	r0, 0x3f	; 63
 75e:	f8 94       	cli
 760:	de bf       	out	0x3e, r29	; 62
 762:	0f be       	out	0x3f, r0	; 63
 764:	cd bf       	out	0x3d, r28	; 61
 766:	ee 96       	adiw	r28, 0x3e	; 62
 768:	0f b6       	in	r0, 0x3f	; 63
 76a:	f8 94       	cli
 76c:	de bf       	out	0x3e, r29	; 62
 76e:	0f be       	out	0x3f, r0	; 63
 770:	cd bf       	out	0x3d, r28	; 61
 772:	df 91       	pop	r29
 774:	cf 91       	pop	r28
 776:	1f 91       	pop	r17
 778:	0f 91       	pop	r16
 77a:	08 95       	ret

0000077c <SetupDebugLed>:
 77c:	23 e0       	ldi	r18, 0x03	; 3
 77e:	46 e2       	ldi	r20, 0x26	; 38
 780:	50 e0       	ldi	r21, 0x00	; 0
 782:	68 e2       	ldi	r22, 0x28	; 40
 784:	70 e0       	ldi	r23, 0x00	; 0
 786:	87 e2       	ldi	r24, 0x27	; 39
 788:	90 e0       	ldi	r25, 0x00	; 0
 78a:	0e 94 a4 00 	call	0x148	; 0x148 <DebugLedInit>
 78e:	08 95       	ret

00000790 <SpiMasterPassAdcFrame>:
    byte_buffer = SpiMasterRead(); // read last byte
    UsbWrite(&byte_buffer, 1); // send last byte out
    return byte_counter;
}
uint16_t SpiMasterPassAdcFrame(void)
{
 790:	0f 93       	push	r16
 792:	1f 93       	push	r17
 794:	cf 93       	push	r28
 796:	df 93       	push	r29
 798:	1f 92       	push	r1
 79a:	cd b7       	in	r28, 0x3d	; 61
 79c:	de b7       	in	r29, 0x3e	; 62
    // Like SpiMasterPassFakeSensorData but it sends ADC readings, not ABCs.
    // Pass each byte out as soon as you get it.
    // Return the number of bytes passed from spi-slave to USB host.
    SpiMasterWrite(cmd_send_adc_frame);
 79e:	86 e0       	ldi	r24, 0x06	; 6
 7a0:	0e 94 7d 02 	call	0x4fa	; 0x4fa <SpiMasterWrite>
    uint16_t byte_counter = 0;
    uint8_t byte_buffer;
    SpiMasterWaitForResponse(); // Slave signals when the response is ready.
 7a4:	0e 94 a0 02 	call	0x540	; 0x540 <SpiMasterWaitForResponse>
 7a8:	03 e0       	ldi	r16, 0x03	; 3
 7aa:	16 e0       	ldi	r17, 0x06	; 6
    while (++byte_counter < sizeof_dummy_frame)
    {
        byte_buffer = SpiMasterRead(); // read first byte
 7ac:	0e 94 97 02 	call	0x52e	; 0x52e <SpiMasterRead>
 7b0:	89 83       	std	Y+1, r24	; 0x01
        // must look for slave response right away or you'll miss it
        SpiMasterWaitForResponse(); // Slave signals the 2nd byte is ready
 7b2:	0e 94 a0 02 	call	0x540	; 0x540 <SpiMasterWaitForResponse>
        UsbWrite(&byte_buffer, 1); // send the first byte out before reading the next
 7b6:	61 e0       	ldi	r22, 0x01	; 1
 7b8:	70 e0       	ldi	r23, 0x00	; 0
 7ba:	ce 01       	movw	r24, r28
 7bc:	01 96       	adiw	r24, 0x01	; 1
 7be:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
 7c2:	01 50       	subi	r16, 0x01	; 1
 7c4:	11 09       	sbc	r17, r1
    // Return the number of bytes passed from spi-slave to USB host.
    SpiMasterWrite(cmd_send_adc_frame);
    uint16_t byte_counter = 0;
    uint8_t byte_buffer;
    SpiMasterWaitForResponse(); // Slave signals when the response is ready.
    while (++byte_counter < sizeof_dummy_frame)
 7c6:	91 f7       	brne	.-28     	; 0x7ac <SpiMasterPassAdcFrame+0x1c>
        byte_buffer = SpiMasterRead(); // read first byte
        // must look for slave response right away or you'll miss it
        SpiMasterWaitForResponse(); // Slave signals the 2nd byte is ready
        UsbWrite(&byte_buffer, 1); // send the first byte out before reading the next
    }
    byte_buffer = SpiMasterRead(); // read last byte
 7c8:	0e 94 97 02 	call	0x52e	; 0x52e <SpiMasterRead>
 7cc:	89 83       	std	Y+1, r24	; 0x01
    UsbWrite(&byte_buffer, 1); // send last byte out
 7ce:	61 e0       	ldi	r22, 0x01	; 1
 7d0:	70 e0       	ldi	r23, 0x00	; 0
 7d2:	ce 01       	movw	r24, r28
 7d4:	01 96       	adiw	r24, 0x01	; 1
 7d6:	0e 94 ab 01 	call	0x356	; 0x356 <UsbWrite>
    return byte_counter;
}
 7da:	84 e0       	ldi	r24, 0x04	; 4
 7dc:	96 e0       	ldi	r25, 0x06	; 6
 7de:	0f 90       	pop	r0
 7e0:	df 91       	pop	r29
 7e2:	cf 91       	pop	r28
 7e4:	1f 91       	pop	r17
 7e6:	0f 91       	pop	r16
 7e8:	08 95       	ret

000007ea <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host>:
    TestResult *result = &this_test; RunTest(result, assert_true);
    if (Failed(result)) PrintAdcReading(adc_reading);
}

void SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host(void)
{
 7ea:	0f 93       	push	r16
 7ec:	1f 93       	push	r17
 7ee:	cf 93       	push	r28
 7f0:	df 93       	push	r29
 7f2:	cd b7       	in	r28, 0x3d	; 61
 7f4:	de b7       	in	r29, 0x3e	; 62
 7f6:	c9 55       	subi	r28, 0x59	; 89
 7f8:	d1 09       	sbc	r29, r1
 7fa:	0f b6       	in	r0, 0x3f	; 63
 7fc:	f8 94       	cli
 7fe:	de bf       	out	0x3e, r29	; 62
 800:	0f be       	out	0x3f, r0	; 63
 802:	cd bf       	out	0x3d, r28	; 61
    /* Pairs with App_version_of_Slave_RespondToRequestsForData */
    /* =====[ Setup ]===== */
    SpiMasterInit();
 804:	0e 94 2f 02 	call	0x45e	; 0x45e <SpiMasterInit>
    UsbInit();
 808:	0e 94 a8 01 	call	0x350	; 0x350 <UsbInit>
    /* =====[ Operate ]===== */
    uint16_t nbytes = SpiMasterPassAdcFrame();
 80c:	0e 94 c8 03 	call	0x790	; 0x790 <SpiMasterPassAdcFrame>
 810:	8c 01       	movw	r16, r24

    TestResult this_test = {
 812:	de 01       	movw	r26, r28
 814:	11 96       	adiw	r26, 0x01	; 1
 816:	89 e5       	ldi	r24, 0x59	; 89
 818:	fd 01       	movw	r30, r26
 81a:	11 92       	st	Z+, r1
 81c:	8a 95       	dec	r24
 81e:	e9 f7       	brne	.-6      	; 0x81a <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x30>
 820:	87 e0       	ldi	r24, 0x07	; 7
 822:	e7 e5       	ldi	r30, 0x57	; 87
 824:	f4 e0       	ldi	r31, 0x04	; 4
 826:	01 90       	ld	r0, Z+
 828:	0d 92       	st	X+, r0
 82a:	8a 95       	dec	r24
 82c:	e1 f7       	brne	.-8      	; 0x826 <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x3c>
 82e:	8a e3       	ldi	r24, 0x3A	; 58
 830:	e4 e2       	ldi	r30, 0x24	; 36
 832:	f3 e0       	ldi	r31, 0x03	; 3
 834:	de 01       	movw	r26, r28
 836:	18 96       	adiw	r26, 0x08	; 8
 838:	01 90       	ld	r0, Z+
 83a:	0d 92       	st	X+, r0
 83c:	8a 95       	dec	r24
 83e:	e1 f7       	brne	.-8      	; 0x838 <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x4e>
 840:	fe 01       	movw	r30, r28
 842:	ee 5b       	subi	r30, 0xBE	; 190
 844:	ff 4f       	sbci	r31, 0xFF	; 255
 846:	87 e1       	ldi	r24, 0x17	; 23
 848:	df 01       	movw	r26, r30
 84a:	1d 92       	st	X+, r1
 84c:	8a 95       	dec	r24
 84e:	e9 f7       	brne	.-6      	; 0x84a <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x60>
        .pcb_name = "simBrd",
        .test_name = "SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host"
    };
    bool assert_true = (nbytes == sizeof_dummy_frame);
    TestResult *result = &this_test; RunTest(result, assert_true);
 850:	61 e0       	ldi	r22, 0x01	; 1
 852:	04 30       	cpi	r16, 0x04	; 4
 854:	b6 e0       	ldi	r27, 0x06	; 6
 856:	1b 07       	cpc	r17, r27
 858:	09 f0       	breq	.+2      	; 0x85c <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x72>
 85a:	60 e0       	ldi	r22, 0x00	; 0
 85c:	ce 01       	movw	r24, r28
 85e:	01 96       	adiw	r24, 0x01	; 1
 860:	0e 94 59 03 	call	0x6b2	; 0x6b2 <RunTest>
    // Expect 1540 bytes of repeated ABCs, ending in letter `F`
    if (Failed(result)) PrintSizeOfSpiSlaveResponse(nbytes);
 864:	6a 96       	adiw	r28, 0x1a	; 26
 866:	8f ad       	ldd	r24, Y+63	; 0x3f
 868:	6a 97       	sbiw	r28, 0x1a	; 26
 86a:	81 11       	cpse	r24, r1
 86c:	03 c0       	rjmp	.+6      	; 0x874 <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host+0x8a>
 86e:	c8 01       	movw	r24, r16
 870:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <PrintSizeOfSpiSlaveResponse>
}
 874:	c7 5a       	subi	r28, 0xA7	; 167
 876:	df 4f       	sbci	r29, 0xFF	; 255
 878:	0f b6       	in	r0, 0x3f	; 63
 87a:	f8 94       	cli
 87c:	de bf       	out	0x3e, r29	; 62
 87e:	0f be       	out	0x3f, r0	; 63
 880:	cd bf       	out	0x3d, r28	; 61
 882:	df 91       	pop	r29
 884:	cf 91       	pop	r28
 886:	1f 91       	pop	r17
 888:	0f 91       	pop	r16
 88a:	08 95       	ret

0000088c <main>:
    //
    // Pick one test group to run.
    // Uncomment that test group.
    // Leave the other test groups commented out.
    //
    SetupDebugLed();
 88c:	0e 94 be 03 	call	0x77c	; 0x77c <SetupDebugLed>
    /* =====[ Automated tests ]===== */
    /* SpiMaster_get_a_frame_from_slave_and_write_frame_to_USB_host(); // prints a lot */
    /* SpiMaster_get_dummy_byte_from_slave_and_write_dummy_byte_to_USB_host(); */
    /* SpiMaster_get_fake_adc_reading_from_slave_and_write_to_USB_host(); */
    /* SpiMaster_get_adc_reading_from_slave_and_write_to_USB_host(); */
    SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host();
 890:	0e 94 f5 03 	call	0x7ea	; 0x7ea <SpiMaster_get_frame_of_adc_readings_and_write_to_USB_host>

}
 894:	80 e0       	ldi	r24, 0x00	; 0
 896:	90 e0       	ldi	r25, 0x00	; 0
 898:	08 95       	ret

0000089a <snprintf>:
 89a:	ae e0       	ldi	r26, 0x0E	; 14
 89c:	b0 e0       	ldi	r27, 0x00	; 0
 89e:	e3 e5       	ldi	r30, 0x53	; 83
 8a0:	f4 e0       	ldi	r31, 0x04	; 4
 8a2:	0c 94 1c 07 	jmp	0xe38	; 0xe38 <__prologue_saves__+0x1c>
 8a6:	0d 89       	ldd	r16, Y+21	; 0x15
 8a8:	1e 89       	ldd	r17, Y+22	; 0x16
 8aa:	8f 89       	ldd	r24, Y+23	; 0x17
 8ac:	98 8d       	ldd	r25, Y+24	; 0x18
 8ae:	26 e0       	ldi	r18, 0x06	; 6
 8b0:	2c 83       	std	Y+4, r18	; 0x04
 8b2:	1a 83       	std	Y+2, r17	; 0x02
 8b4:	09 83       	std	Y+1, r16	; 0x01
 8b6:	97 ff       	sbrs	r25, 7
 8b8:	02 c0       	rjmp	.+4      	; 0x8be <snprintf+0x24>
 8ba:	80 e0       	ldi	r24, 0x00	; 0
 8bc:	90 e8       	ldi	r25, 0x80	; 128
 8be:	01 97       	sbiw	r24, 0x01	; 1
 8c0:	9e 83       	std	Y+6, r25	; 0x06
 8c2:	8d 83       	std	Y+5, r24	; 0x05
 8c4:	ae 01       	movw	r20, r28
 8c6:	45 5e       	subi	r20, 0xE5	; 229
 8c8:	5f 4f       	sbci	r21, 0xFF	; 255
 8ca:	69 8d       	ldd	r22, Y+25	; 0x19
 8cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
 8ce:	ce 01       	movw	r24, r28
 8d0:	01 96       	adiw	r24, 0x01	; 1
 8d2:	0e 94 7d 04 	call	0x8fa	; 0x8fa <vfprintf>
 8d6:	4d 81       	ldd	r20, Y+5	; 0x05
 8d8:	5e 81       	ldd	r21, Y+6	; 0x06
 8da:	57 fd       	sbrc	r21, 7
 8dc:	0a c0       	rjmp	.+20     	; 0x8f2 <snprintf+0x58>
 8de:	2f 81       	ldd	r18, Y+7	; 0x07
 8e0:	38 85       	ldd	r19, Y+8	; 0x08
 8e2:	42 17       	cp	r20, r18
 8e4:	53 07       	cpc	r21, r19
 8e6:	0c f4       	brge	.+2      	; 0x8ea <snprintf+0x50>
 8e8:	9a 01       	movw	r18, r20
 8ea:	f8 01       	movw	r30, r16
 8ec:	e2 0f       	add	r30, r18
 8ee:	f3 1f       	adc	r31, r19
 8f0:	10 82       	st	Z, r1
 8f2:	2e 96       	adiw	r28, 0x0e	; 14
 8f4:	e4 e0       	ldi	r30, 0x04	; 4
 8f6:	0c 94 38 07 	jmp	0xe70	; 0xe70 <__epilogue_restores__+0x1c>

000008fa <vfprintf>:
 8fa:	ab e0       	ldi	r26, 0x0B	; 11
 8fc:	b0 e0       	ldi	r27, 0x00	; 0
 8fe:	e3 e8       	ldi	r30, 0x83	; 131
 900:	f4 e0       	ldi	r31, 0x04	; 4
 902:	0c 94 0e 07 	jmp	0xe1c	; 0xe1c <__prologue_saves__>
 906:	6c 01       	movw	r12, r24
 908:	7b 01       	movw	r14, r22
 90a:	8a 01       	movw	r16, r20
 90c:	fc 01       	movw	r30, r24
 90e:	17 82       	std	Z+7, r1	; 0x07
 910:	16 82       	std	Z+6, r1	; 0x06
 912:	83 81       	ldd	r24, Z+3	; 0x03
 914:	81 ff       	sbrs	r24, 1
 916:	cc c1       	rjmp	.+920    	; 0xcb0 <__stack+0x3b1>
 918:	ce 01       	movw	r24, r28
 91a:	01 96       	adiw	r24, 0x01	; 1
 91c:	3c 01       	movw	r6, r24
 91e:	f6 01       	movw	r30, r12
 920:	93 81       	ldd	r25, Z+3	; 0x03
 922:	f7 01       	movw	r30, r14
 924:	93 fd       	sbrc	r25, 3
 926:	85 91       	lpm	r24, Z+
 928:	93 ff       	sbrs	r25, 3
 92a:	81 91       	ld	r24, Z+
 92c:	7f 01       	movw	r14, r30
 92e:	88 23       	and	r24, r24
 930:	09 f4       	brne	.+2      	; 0x934 <__stack+0x35>
 932:	ba c1       	rjmp	.+884    	; 0xca8 <__stack+0x3a9>
 934:	85 32       	cpi	r24, 0x25	; 37
 936:	39 f4       	brne	.+14     	; 0x946 <__stack+0x47>
 938:	93 fd       	sbrc	r25, 3
 93a:	85 91       	lpm	r24, Z+
 93c:	93 ff       	sbrs	r25, 3
 93e:	81 91       	ld	r24, Z+
 940:	7f 01       	movw	r14, r30
 942:	85 32       	cpi	r24, 0x25	; 37
 944:	29 f4       	brne	.+10     	; 0x950 <__stack+0x51>
 946:	b6 01       	movw	r22, r12
 948:	90 e0       	ldi	r25, 0x00	; 0
 94a:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 94e:	e7 cf       	rjmp	.-50     	; 0x91e <__stack+0x1f>
 950:	91 2c       	mov	r9, r1
 952:	21 2c       	mov	r2, r1
 954:	31 2c       	mov	r3, r1
 956:	ff e1       	ldi	r31, 0x1F	; 31
 958:	f3 15       	cp	r31, r3
 95a:	d8 f0       	brcs	.+54     	; 0x992 <__stack+0x93>
 95c:	8b 32       	cpi	r24, 0x2B	; 43
 95e:	79 f0       	breq	.+30     	; 0x97e <__stack+0x7f>
 960:	38 f4       	brcc	.+14     	; 0x970 <__stack+0x71>
 962:	80 32       	cpi	r24, 0x20	; 32
 964:	79 f0       	breq	.+30     	; 0x984 <__stack+0x85>
 966:	83 32       	cpi	r24, 0x23	; 35
 968:	a1 f4       	brne	.+40     	; 0x992 <__stack+0x93>
 96a:	23 2d       	mov	r18, r3
 96c:	20 61       	ori	r18, 0x10	; 16
 96e:	1d c0       	rjmp	.+58     	; 0x9aa <__stack+0xab>
 970:	8d 32       	cpi	r24, 0x2D	; 45
 972:	61 f0       	breq	.+24     	; 0x98c <__stack+0x8d>
 974:	80 33       	cpi	r24, 0x30	; 48
 976:	69 f4       	brne	.+26     	; 0x992 <__stack+0x93>
 978:	23 2d       	mov	r18, r3
 97a:	21 60       	ori	r18, 0x01	; 1
 97c:	16 c0       	rjmp	.+44     	; 0x9aa <__stack+0xab>
 97e:	83 2d       	mov	r24, r3
 980:	82 60       	ori	r24, 0x02	; 2
 982:	38 2e       	mov	r3, r24
 984:	e3 2d       	mov	r30, r3
 986:	e4 60       	ori	r30, 0x04	; 4
 988:	3e 2e       	mov	r3, r30
 98a:	2a c0       	rjmp	.+84     	; 0x9e0 <__stack+0xe1>
 98c:	f3 2d       	mov	r31, r3
 98e:	f8 60       	ori	r31, 0x08	; 8
 990:	1d c0       	rjmp	.+58     	; 0x9cc <__stack+0xcd>
 992:	37 fc       	sbrc	r3, 7
 994:	2d c0       	rjmp	.+90     	; 0x9f0 <__stack+0xf1>
 996:	20 ed       	ldi	r18, 0xD0	; 208
 998:	28 0f       	add	r18, r24
 99a:	2a 30       	cpi	r18, 0x0A	; 10
 99c:	40 f0       	brcs	.+16     	; 0x9ae <__stack+0xaf>
 99e:	8e 32       	cpi	r24, 0x2E	; 46
 9a0:	b9 f4       	brne	.+46     	; 0x9d0 <__stack+0xd1>
 9a2:	36 fc       	sbrc	r3, 6
 9a4:	81 c1       	rjmp	.+770    	; 0xca8 <__stack+0x3a9>
 9a6:	23 2d       	mov	r18, r3
 9a8:	20 64       	ori	r18, 0x40	; 64
 9aa:	32 2e       	mov	r3, r18
 9ac:	19 c0       	rjmp	.+50     	; 0x9e0 <__stack+0xe1>
 9ae:	36 fe       	sbrs	r3, 6
 9b0:	06 c0       	rjmp	.+12     	; 0x9be <__stack+0xbf>
 9b2:	8a e0       	ldi	r24, 0x0A	; 10
 9b4:	98 9e       	mul	r9, r24
 9b6:	20 0d       	add	r18, r0
 9b8:	11 24       	eor	r1, r1
 9ba:	92 2e       	mov	r9, r18
 9bc:	11 c0       	rjmp	.+34     	; 0x9e0 <__stack+0xe1>
 9be:	ea e0       	ldi	r30, 0x0A	; 10
 9c0:	2e 9e       	mul	r2, r30
 9c2:	20 0d       	add	r18, r0
 9c4:	11 24       	eor	r1, r1
 9c6:	22 2e       	mov	r2, r18
 9c8:	f3 2d       	mov	r31, r3
 9ca:	f0 62       	ori	r31, 0x20	; 32
 9cc:	3f 2e       	mov	r3, r31
 9ce:	08 c0       	rjmp	.+16     	; 0x9e0 <__stack+0xe1>
 9d0:	8c 36       	cpi	r24, 0x6C	; 108
 9d2:	21 f4       	brne	.+8      	; 0x9dc <__stack+0xdd>
 9d4:	83 2d       	mov	r24, r3
 9d6:	80 68       	ori	r24, 0x80	; 128
 9d8:	38 2e       	mov	r3, r24
 9da:	02 c0       	rjmp	.+4      	; 0x9e0 <__stack+0xe1>
 9dc:	88 36       	cpi	r24, 0x68	; 104
 9de:	41 f4       	brne	.+16     	; 0x9f0 <__stack+0xf1>
 9e0:	f7 01       	movw	r30, r14
 9e2:	93 fd       	sbrc	r25, 3
 9e4:	85 91       	lpm	r24, Z+
 9e6:	93 ff       	sbrs	r25, 3
 9e8:	81 91       	ld	r24, Z+
 9ea:	7f 01       	movw	r14, r30
 9ec:	81 11       	cpse	r24, r1
 9ee:	b3 cf       	rjmp	.-154    	; 0x956 <__stack+0x57>
 9f0:	98 2f       	mov	r25, r24
 9f2:	9f 7d       	andi	r25, 0xDF	; 223
 9f4:	95 54       	subi	r25, 0x45	; 69
 9f6:	93 30       	cpi	r25, 0x03	; 3
 9f8:	28 f4       	brcc	.+10     	; 0xa04 <__stack+0x105>
 9fa:	0c 5f       	subi	r16, 0xFC	; 252
 9fc:	1f 4f       	sbci	r17, 0xFF	; 255
 9fe:	9f e3       	ldi	r25, 0x3F	; 63
 a00:	99 83       	std	Y+1, r25	; 0x01
 a02:	0d c0       	rjmp	.+26     	; 0xa1e <__stack+0x11f>
 a04:	83 36       	cpi	r24, 0x63	; 99
 a06:	31 f0       	breq	.+12     	; 0xa14 <__stack+0x115>
 a08:	83 37       	cpi	r24, 0x73	; 115
 a0a:	71 f0       	breq	.+28     	; 0xa28 <__stack+0x129>
 a0c:	83 35       	cpi	r24, 0x53	; 83
 a0e:	09 f0       	breq	.+2      	; 0xa12 <__stack+0x113>
 a10:	59 c0       	rjmp	.+178    	; 0xac4 <__stack+0x1c5>
 a12:	21 c0       	rjmp	.+66     	; 0xa56 <__stack+0x157>
 a14:	f8 01       	movw	r30, r16
 a16:	80 81       	ld	r24, Z
 a18:	89 83       	std	Y+1, r24	; 0x01
 a1a:	0e 5f       	subi	r16, 0xFE	; 254
 a1c:	1f 4f       	sbci	r17, 0xFF	; 255
 a1e:	88 24       	eor	r8, r8
 a20:	83 94       	inc	r8
 a22:	91 2c       	mov	r9, r1
 a24:	53 01       	movw	r10, r6
 a26:	13 c0       	rjmp	.+38     	; 0xa4e <__stack+0x14f>
 a28:	28 01       	movw	r4, r16
 a2a:	f2 e0       	ldi	r31, 0x02	; 2
 a2c:	4f 0e       	add	r4, r31
 a2e:	51 1c       	adc	r5, r1
 a30:	f8 01       	movw	r30, r16
 a32:	a0 80       	ld	r10, Z
 a34:	b1 80       	ldd	r11, Z+1	; 0x01
 a36:	36 fe       	sbrs	r3, 6
 a38:	03 c0       	rjmp	.+6      	; 0xa40 <__stack+0x141>
 a3a:	69 2d       	mov	r22, r9
 a3c:	70 e0       	ldi	r23, 0x00	; 0
 a3e:	02 c0       	rjmp	.+4      	; 0xa44 <__stack+0x145>
 a40:	6f ef       	ldi	r22, 0xFF	; 255
 a42:	7f ef       	ldi	r23, 0xFF	; 255
 a44:	c5 01       	movw	r24, r10
 a46:	0e 94 69 06 	call	0xcd2	; 0xcd2 <strnlen>
 a4a:	4c 01       	movw	r8, r24
 a4c:	82 01       	movw	r16, r4
 a4e:	f3 2d       	mov	r31, r3
 a50:	ff 77       	andi	r31, 0x7F	; 127
 a52:	3f 2e       	mov	r3, r31
 a54:	16 c0       	rjmp	.+44     	; 0xa82 <__stack+0x183>
 a56:	28 01       	movw	r4, r16
 a58:	22 e0       	ldi	r18, 0x02	; 2
 a5a:	42 0e       	add	r4, r18
 a5c:	51 1c       	adc	r5, r1
 a5e:	f8 01       	movw	r30, r16
 a60:	a0 80       	ld	r10, Z
 a62:	b1 80       	ldd	r11, Z+1	; 0x01
 a64:	36 fe       	sbrs	r3, 6
 a66:	03 c0       	rjmp	.+6      	; 0xa6e <__stack+0x16f>
 a68:	69 2d       	mov	r22, r9
 a6a:	70 e0       	ldi	r23, 0x00	; 0
 a6c:	02 c0       	rjmp	.+4      	; 0xa72 <__stack+0x173>
 a6e:	6f ef       	ldi	r22, 0xFF	; 255
 a70:	7f ef       	ldi	r23, 0xFF	; 255
 a72:	c5 01       	movw	r24, r10
 a74:	0e 94 5e 06 	call	0xcbc	; 0xcbc <strnlen_P>
 a78:	4c 01       	movw	r8, r24
 a7a:	f3 2d       	mov	r31, r3
 a7c:	f0 68       	ori	r31, 0x80	; 128
 a7e:	3f 2e       	mov	r3, r31
 a80:	82 01       	movw	r16, r4
 a82:	33 fc       	sbrc	r3, 3
 a84:	1b c0       	rjmp	.+54     	; 0xabc <__stack+0x1bd>
 a86:	82 2d       	mov	r24, r2
 a88:	90 e0       	ldi	r25, 0x00	; 0
 a8a:	88 16       	cp	r8, r24
 a8c:	99 06       	cpc	r9, r25
 a8e:	b0 f4       	brcc	.+44     	; 0xabc <__stack+0x1bd>
 a90:	b6 01       	movw	r22, r12
 a92:	80 e2       	ldi	r24, 0x20	; 32
 a94:	90 e0       	ldi	r25, 0x00	; 0
 a96:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 a9a:	2a 94       	dec	r2
 a9c:	f4 cf       	rjmp	.-24     	; 0xa86 <__stack+0x187>
 a9e:	f5 01       	movw	r30, r10
 aa0:	37 fc       	sbrc	r3, 7
 aa2:	85 91       	lpm	r24, Z+
 aa4:	37 fe       	sbrs	r3, 7
 aa6:	81 91       	ld	r24, Z+
 aa8:	5f 01       	movw	r10, r30
 aaa:	b6 01       	movw	r22, r12
 aac:	90 e0       	ldi	r25, 0x00	; 0
 aae:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 ab2:	21 10       	cpse	r2, r1
 ab4:	2a 94       	dec	r2
 ab6:	21 e0       	ldi	r18, 0x01	; 1
 ab8:	82 1a       	sub	r8, r18
 aba:	91 08       	sbc	r9, r1
 abc:	81 14       	cp	r8, r1
 abe:	91 04       	cpc	r9, r1
 ac0:	71 f7       	brne	.-36     	; 0xa9e <__stack+0x19f>
 ac2:	e8 c0       	rjmp	.+464    	; 0xc94 <__stack+0x395>
 ac4:	84 36       	cpi	r24, 0x64	; 100
 ac6:	11 f0       	breq	.+4      	; 0xacc <__stack+0x1cd>
 ac8:	89 36       	cpi	r24, 0x69	; 105
 aca:	41 f5       	brne	.+80     	; 0xb1c <__stack+0x21d>
 acc:	f8 01       	movw	r30, r16
 ace:	37 fe       	sbrs	r3, 7
 ad0:	07 c0       	rjmp	.+14     	; 0xae0 <__stack+0x1e1>
 ad2:	60 81       	ld	r22, Z
 ad4:	71 81       	ldd	r23, Z+1	; 0x01
 ad6:	82 81       	ldd	r24, Z+2	; 0x02
 ad8:	93 81       	ldd	r25, Z+3	; 0x03
 ada:	0c 5f       	subi	r16, 0xFC	; 252
 adc:	1f 4f       	sbci	r17, 0xFF	; 255
 ade:	08 c0       	rjmp	.+16     	; 0xaf0 <__stack+0x1f1>
 ae0:	60 81       	ld	r22, Z
 ae2:	71 81       	ldd	r23, Z+1	; 0x01
 ae4:	07 2e       	mov	r0, r23
 ae6:	00 0c       	add	r0, r0
 ae8:	88 0b       	sbc	r24, r24
 aea:	99 0b       	sbc	r25, r25
 aec:	0e 5f       	subi	r16, 0xFE	; 254
 aee:	1f 4f       	sbci	r17, 0xFF	; 255
 af0:	f3 2d       	mov	r31, r3
 af2:	ff 76       	andi	r31, 0x6F	; 111
 af4:	3f 2e       	mov	r3, r31
 af6:	97 ff       	sbrs	r25, 7
 af8:	09 c0       	rjmp	.+18     	; 0xb0c <__stack+0x20d>
 afa:	90 95       	com	r25
 afc:	80 95       	com	r24
 afe:	70 95       	com	r23
 b00:	61 95       	neg	r22
 b02:	7f 4f       	sbci	r23, 0xFF	; 255
 b04:	8f 4f       	sbci	r24, 0xFF	; 255
 b06:	9f 4f       	sbci	r25, 0xFF	; 255
 b08:	f0 68       	ori	r31, 0x80	; 128
 b0a:	3f 2e       	mov	r3, r31
 b0c:	2a e0       	ldi	r18, 0x0A	; 10
 b0e:	30 e0       	ldi	r19, 0x00	; 0
 b10:	a3 01       	movw	r20, r6
 b12:	0e 94 b0 06 	call	0xd60	; 0xd60 <__ultoa_invert>
 b16:	88 2e       	mov	r8, r24
 b18:	86 18       	sub	r8, r6
 b1a:	45 c0       	rjmp	.+138    	; 0xba6 <__stack+0x2a7>
 b1c:	85 37       	cpi	r24, 0x75	; 117
 b1e:	31 f4       	brne	.+12     	; 0xb2c <__stack+0x22d>
 b20:	23 2d       	mov	r18, r3
 b22:	2f 7e       	andi	r18, 0xEF	; 239
 b24:	b2 2e       	mov	r11, r18
 b26:	2a e0       	ldi	r18, 0x0A	; 10
 b28:	30 e0       	ldi	r19, 0x00	; 0
 b2a:	25 c0       	rjmp	.+74     	; 0xb76 <__stack+0x277>
 b2c:	93 2d       	mov	r25, r3
 b2e:	99 7f       	andi	r25, 0xF9	; 249
 b30:	b9 2e       	mov	r11, r25
 b32:	8f 36       	cpi	r24, 0x6F	; 111
 b34:	c1 f0       	breq	.+48     	; 0xb66 <__stack+0x267>
 b36:	18 f4       	brcc	.+6      	; 0xb3e <__stack+0x23f>
 b38:	88 35       	cpi	r24, 0x58	; 88
 b3a:	79 f0       	breq	.+30     	; 0xb5a <__stack+0x25b>
 b3c:	b5 c0       	rjmp	.+362    	; 0xca8 <__stack+0x3a9>
 b3e:	80 37       	cpi	r24, 0x70	; 112
 b40:	19 f0       	breq	.+6      	; 0xb48 <__stack+0x249>
 b42:	88 37       	cpi	r24, 0x78	; 120
 b44:	21 f0       	breq	.+8      	; 0xb4e <__stack+0x24f>
 b46:	b0 c0       	rjmp	.+352    	; 0xca8 <__stack+0x3a9>
 b48:	e9 2f       	mov	r30, r25
 b4a:	e0 61       	ori	r30, 0x10	; 16
 b4c:	be 2e       	mov	r11, r30
 b4e:	b4 fe       	sbrs	r11, 4
 b50:	0d c0       	rjmp	.+26     	; 0xb6c <__stack+0x26d>
 b52:	fb 2d       	mov	r31, r11
 b54:	f4 60       	ori	r31, 0x04	; 4
 b56:	bf 2e       	mov	r11, r31
 b58:	09 c0       	rjmp	.+18     	; 0xb6c <__stack+0x26d>
 b5a:	34 fe       	sbrs	r3, 4
 b5c:	0a c0       	rjmp	.+20     	; 0xb72 <__stack+0x273>
 b5e:	29 2f       	mov	r18, r25
 b60:	26 60       	ori	r18, 0x06	; 6
 b62:	b2 2e       	mov	r11, r18
 b64:	06 c0       	rjmp	.+12     	; 0xb72 <__stack+0x273>
 b66:	28 e0       	ldi	r18, 0x08	; 8
 b68:	30 e0       	ldi	r19, 0x00	; 0
 b6a:	05 c0       	rjmp	.+10     	; 0xb76 <__stack+0x277>
 b6c:	20 e1       	ldi	r18, 0x10	; 16
 b6e:	30 e0       	ldi	r19, 0x00	; 0
 b70:	02 c0       	rjmp	.+4      	; 0xb76 <__stack+0x277>
 b72:	20 e1       	ldi	r18, 0x10	; 16
 b74:	32 e0       	ldi	r19, 0x02	; 2
 b76:	f8 01       	movw	r30, r16
 b78:	b7 fe       	sbrs	r11, 7
 b7a:	07 c0       	rjmp	.+14     	; 0xb8a <__stack+0x28b>
 b7c:	60 81       	ld	r22, Z
 b7e:	71 81       	ldd	r23, Z+1	; 0x01
 b80:	82 81       	ldd	r24, Z+2	; 0x02
 b82:	93 81       	ldd	r25, Z+3	; 0x03
 b84:	0c 5f       	subi	r16, 0xFC	; 252
 b86:	1f 4f       	sbci	r17, 0xFF	; 255
 b88:	06 c0       	rjmp	.+12     	; 0xb96 <__stack+0x297>
 b8a:	60 81       	ld	r22, Z
 b8c:	71 81       	ldd	r23, Z+1	; 0x01
 b8e:	80 e0       	ldi	r24, 0x00	; 0
 b90:	90 e0       	ldi	r25, 0x00	; 0
 b92:	0e 5f       	subi	r16, 0xFE	; 254
 b94:	1f 4f       	sbci	r17, 0xFF	; 255
 b96:	a3 01       	movw	r20, r6
 b98:	0e 94 b0 06 	call	0xd60	; 0xd60 <__ultoa_invert>
 b9c:	88 2e       	mov	r8, r24
 b9e:	86 18       	sub	r8, r6
 ba0:	fb 2d       	mov	r31, r11
 ba2:	ff 77       	andi	r31, 0x7F	; 127
 ba4:	3f 2e       	mov	r3, r31
 ba6:	36 fe       	sbrs	r3, 6
 ba8:	0d c0       	rjmp	.+26     	; 0xbc4 <__stack+0x2c5>
 baa:	23 2d       	mov	r18, r3
 bac:	2e 7f       	andi	r18, 0xFE	; 254
 bae:	a2 2e       	mov	r10, r18
 bb0:	89 14       	cp	r8, r9
 bb2:	58 f4       	brcc	.+22     	; 0xbca <__stack+0x2cb>
 bb4:	34 fe       	sbrs	r3, 4
 bb6:	0b c0       	rjmp	.+22     	; 0xbce <__stack+0x2cf>
 bb8:	32 fc       	sbrc	r3, 2
 bba:	09 c0       	rjmp	.+18     	; 0xbce <__stack+0x2cf>
 bbc:	83 2d       	mov	r24, r3
 bbe:	8e 7e       	andi	r24, 0xEE	; 238
 bc0:	a8 2e       	mov	r10, r24
 bc2:	05 c0       	rjmp	.+10     	; 0xbce <__stack+0x2cf>
 bc4:	b8 2c       	mov	r11, r8
 bc6:	a3 2c       	mov	r10, r3
 bc8:	03 c0       	rjmp	.+6      	; 0xbd0 <__stack+0x2d1>
 bca:	b8 2c       	mov	r11, r8
 bcc:	01 c0       	rjmp	.+2      	; 0xbd0 <__stack+0x2d1>
 bce:	b9 2c       	mov	r11, r9
 bd0:	a4 fe       	sbrs	r10, 4
 bd2:	0f c0       	rjmp	.+30     	; 0xbf2 <__stack+0x2f3>
 bd4:	fe 01       	movw	r30, r28
 bd6:	e8 0d       	add	r30, r8
 bd8:	f1 1d       	adc	r31, r1
 bda:	80 81       	ld	r24, Z
 bdc:	80 33       	cpi	r24, 0x30	; 48
 bde:	21 f4       	brne	.+8      	; 0xbe8 <__stack+0x2e9>
 be0:	9a 2d       	mov	r25, r10
 be2:	99 7e       	andi	r25, 0xE9	; 233
 be4:	a9 2e       	mov	r10, r25
 be6:	09 c0       	rjmp	.+18     	; 0xbfa <__stack+0x2fb>
 be8:	a2 fe       	sbrs	r10, 2
 bea:	06 c0       	rjmp	.+12     	; 0xbf8 <__stack+0x2f9>
 bec:	b3 94       	inc	r11
 bee:	b3 94       	inc	r11
 bf0:	04 c0       	rjmp	.+8      	; 0xbfa <__stack+0x2fb>
 bf2:	8a 2d       	mov	r24, r10
 bf4:	86 78       	andi	r24, 0x86	; 134
 bf6:	09 f0       	breq	.+2      	; 0xbfa <__stack+0x2fb>
 bf8:	b3 94       	inc	r11
 bfa:	a3 fc       	sbrc	r10, 3
 bfc:	11 c0       	rjmp	.+34     	; 0xc20 <__stack+0x321>
 bfe:	a0 fe       	sbrs	r10, 0
 c00:	06 c0       	rjmp	.+12     	; 0xc0e <__stack+0x30f>
 c02:	b2 14       	cp	r11, r2
 c04:	88 f4       	brcc	.+34     	; 0xc28 <__stack+0x329>
 c06:	28 0c       	add	r2, r8
 c08:	92 2c       	mov	r9, r2
 c0a:	9b 18       	sub	r9, r11
 c0c:	0e c0       	rjmp	.+28     	; 0xc2a <__stack+0x32b>
 c0e:	b2 14       	cp	r11, r2
 c10:	60 f4       	brcc	.+24     	; 0xc2a <__stack+0x32b>
 c12:	b6 01       	movw	r22, r12
 c14:	80 e2       	ldi	r24, 0x20	; 32
 c16:	90 e0       	ldi	r25, 0x00	; 0
 c18:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 c1c:	b3 94       	inc	r11
 c1e:	f7 cf       	rjmp	.-18     	; 0xc0e <__stack+0x30f>
 c20:	b2 14       	cp	r11, r2
 c22:	18 f4       	brcc	.+6      	; 0xc2a <__stack+0x32b>
 c24:	2b 18       	sub	r2, r11
 c26:	02 c0       	rjmp	.+4      	; 0xc2c <__stack+0x32d>
 c28:	98 2c       	mov	r9, r8
 c2a:	21 2c       	mov	r2, r1
 c2c:	a4 fe       	sbrs	r10, 4
 c2e:	10 c0       	rjmp	.+32     	; 0xc50 <__stack+0x351>
 c30:	b6 01       	movw	r22, r12
 c32:	80 e3       	ldi	r24, 0x30	; 48
 c34:	90 e0       	ldi	r25, 0x00	; 0
 c36:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 c3a:	a2 fe       	sbrs	r10, 2
 c3c:	17 c0       	rjmp	.+46     	; 0xc6c <__stack+0x36d>
 c3e:	a1 fc       	sbrc	r10, 1
 c40:	03 c0       	rjmp	.+6      	; 0xc48 <__stack+0x349>
 c42:	88 e7       	ldi	r24, 0x78	; 120
 c44:	90 e0       	ldi	r25, 0x00	; 0
 c46:	02 c0       	rjmp	.+4      	; 0xc4c <__stack+0x34d>
 c48:	88 e5       	ldi	r24, 0x58	; 88
 c4a:	90 e0       	ldi	r25, 0x00	; 0
 c4c:	b6 01       	movw	r22, r12
 c4e:	0c c0       	rjmp	.+24     	; 0xc68 <__stack+0x369>
 c50:	8a 2d       	mov	r24, r10
 c52:	86 78       	andi	r24, 0x86	; 134
 c54:	59 f0       	breq	.+22     	; 0xc6c <__stack+0x36d>
 c56:	a1 fe       	sbrs	r10, 1
 c58:	02 c0       	rjmp	.+4      	; 0xc5e <__stack+0x35f>
 c5a:	8b e2       	ldi	r24, 0x2B	; 43
 c5c:	01 c0       	rjmp	.+2      	; 0xc60 <__stack+0x361>
 c5e:	80 e2       	ldi	r24, 0x20	; 32
 c60:	a7 fc       	sbrc	r10, 7
 c62:	8d e2       	ldi	r24, 0x2D	; 45
 c64:	b6 01       	movw	r22, r12
 c66:	90 e0       	ldi	r25, 0x00	; 0
 c68:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 c6c:	89 14       	cp	r8, r9
 c6e:	38 f4       	brcc	.+14     	; 0xc7e <__stack+0x37f>
 c70:	b6 01       	movw	r22, r12
 c72:	80 e3       	ldi	r24, 0x30	; 48
 c74:	90 e0       	ldi	r25, 0x00	; 0
 c76:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 c7a:	9a 94       	dec	r9
 c7c:	f7 cf       	rjmp	.-18     	; 0xc6c <__stack+0x36d>
 c7e:	8a 94       	dec	r8
 c80:	f3 01       	movw	r30, r6
 c82:	e8 0d       	add	r30, r8
 c84:	f1 1d       	adc	r31, r1
 c86:	80 81       	ld	r24, Z
 c88:	b6 01       	movw	r22, r12
 c8a:	90 e0       	ldi	r25, 0x00	; 0
 c8c:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 c90:	81 10       	cpse	r8, r1
 c92:	f5 cf       	rjmp	.-22     	; 0xc7e <__stack+0x37f>
 c94:	22 20       	and	r2, r2
 c96:	09 f4       	brne	.+2      	; 0xc9a <__stack+0x39b>
 c98:	42 ce       	rjmp	.-892    	; 0x91e <__stack+0x1f>
 c9a:	b6 01       	movw	r22, r12
 c9c:	80 e2       	ldi	r24, 0x20	; 32
 c9e:	90 e0       	ldi	r25, 0x00	; 0
 ca0:	0e 94 74 06 	call	0xce8	; 0xce8 <fputc>
 ca4:	2a 94       	dec	r2
 ca6:	f6 cf       	rjmp	.-20     	; 0xc94 <__stack+0x395>
 ca8:	f6 01       	movw	r30, r12
 caa:	86 81       	ldd	r24, Z+6	; 0x06
 cac:	97 81       	ldd	r25, Z+7	; 0x07
 cae:	02 c0       	rjmp	.+4      	; 0xcb4 <__stack+0x3b5>
 cb0:	8f ef       	ldi	r24, 0xFF	; 255
 cb2:	9f ef       	ldi	r25, 0xFF	; 255
 cb4:	2b 96       	adiw	r28, 0x0b	; 11
 cb6:	e2 e1       	ldi	r30, 0x12	; 18
 cb8:	0c 94 2a 07 	jmp	0xe54	; 0xe54 <__epilogue_restores__>

00000cbc <strnlen_P>:
 cbc:	fc 01       	movw	r30, r24
 cbe:	05 90       	lpm	r0, Z+
 cc0:	61 50       	subi	r22, 0x01	; 1
 cc2:	70 40       	sbci	r23, 0x00	; 0
 cc4:	01 10       	cpse	r0, r1
 cc6:	d8 f7       	brcc	.-10     	; 0xcbe <strnlen_P+0x2>
 cc8:	80 95       	com	r24
 cca:	90 95       	com	r25
 ccc:	8e 0f       	add	r24, r30
 cce:	9f 1f       	adc	r25, r31
 cd0:	08 95       	ret

00000cd2 <strnlen>:
 cd2:	fc 01       	movw	r30, r24
 cd4:	61 50       	subi	r22, 0x01	; 1
 cd6:	70 40       	sbci	r23, 0x00	; 0
 cd8:	01 90       	ld	r0, Z+
 cda:	01 10       	cpse	r0, r1
 cdc:	d8 f7       	brcc	.-10     	; 0xcd4 <strnlen+0x2>
 cde:	80 95       	com	r24
 ce0:	90 95       	com	r25
 ce2:	8e 0f       	add	r24, r30
 ce4:	9f 1f       	adc	r25, r31
 ce6:	08 95       	ret

00000ce8 <fputc>:
 ce8:	0f 93       	push	r16
 cea:	1f 93       	push	r17
 cec:	cf 93       	push	r28
 cee:	df 93       	push	r29
 cf0:	fb 01       	movw	r30, r22
 cf2:	23 81       	ldd	r18, Z+3	; 0x03
 cf4:	21 fd       	sbrc	r18, 1
 cf6:	03 c0       	rjmp	.+6      	; 0xcfe <fputc+0x16>
 cf8:	8f ef       	ldi	r24, 0xFF	; 255
 cfa:	9f ef       	ldi	r25, 0xFF	; 255
 cfc:	2c c0       	rjmp	.+88     	; 0xd56 <fputc+0x6e>
 cfe:	22 ff       	sbrs	r18, 2
 d00:	16 c0       	rjmp	.+44     	; 0xd2e <fputc+0x46>
 d02:	46 81       	ldd	r20, Z+6	; 0x06
 d04:	57 81       	ldd	r21, Z+7	; 0x07
 d06:	24 81       	ldd	r18, Z+4	; 0x04
 d08:	35 81       	ldd	r19, Z+5	; 0x05
 d0a:	42 17       	cp	r20, r18
 d0c:	53 07       	cpc	r21, r19
 d0e:	44 f4       	brge	.+16     	; 0xd20 <fputc+0x38>
 d10:	a0 81       	ld	r26, Z
 d12:	b1 81       	ldd	r27, Z+1	; 0x01
 d14:	9d 01       	movw	r18, r26
 d16:	2f 5f       	subi	r18, 0xFF	; 255
 d18:	3f 4f       	sbci	r19, 0xFF	; 255
 d1a:	31 83       	std	Z+1, r19	; 0x01
 d1c:	20 83       	st	Z, r18
 d1e:	8c 93       	st	X, r24
 d20:	26 81       	ldd	r18, Z+6	; 0x06
 d22:	37 81       	ldd	r19, Z+7	; 0x07
 d24:	2f 5f       	subi	r18, 0xFF	; 255
 d26:	3f 4f       	sbci	r19, 0xFF	; 255
 d28:	37 83       	std	Z+7, r19	; 0x07
 d2a:	26 83       	std	Z+6, r18	; 0x06
 d2c:	14 c0       	rjmp	.+40     	; 0xd56 <fputc+0x6e>
 d2e:	8b 01       	movw	r16, r22
 d30:	ec 01       	movw	r28, r24
 d32:	fb 01       	movw	r30, r22
 d34:	00 84       	ldd	r0, Z+8	; 0x08
 d36:	f1 85       	ldd	r31, Z+9	; 0x09
 d38:	e0 2d       	mov	r30, r0
 d3a:	09 95       	icall
 d3c:	89 2b       	or	r24, r25
 d3e:	e1 f6       	brne	.-72     	; 0xcf8 <fputc+0x10>
 d40:	d8 01       	movw	r26, r16
 d42:	16 96       	adiw	r26, 0x06	; 6
 d44:	8d 91       	ld	r24, X+
 d46:	9c 91       	ld	r25, X
 d48:	17 97       	sbiw	r26, 0x07	; 7
 d4a:	01 96       	adiw	r24, 0x01	; 1
 d4c:	17 96       	adiw	r26, 0x07	; 7
 d4e:	9c 93       	st	X, r25
 d50:	8e 93       	st	-X, r24
 d52:	16 97       	sbiw	r26, 0x06	; 6
 d54:	ce 01       	movw	r24, r28
 d56:	df 91       	pop	r29
 d58:	cf 91       	pop	r28
 d5a:	1f 91       	pop	r17
 d5c:	0f 91       	pop	r16
 d5e:	08 95       	ret

00000d60 <__ultoa_invert>:
 d60:	fa 01       	movw	r30, r20
 d62:	aa 27       	eor	r26, r26
 d64:	28 30       	cpi	r18, 0x08	; 8
 d66:	51 f1       	breq	.+84     	; 0xdbc <__ultoa_invert+0x5c>
 d68:	20 31       	cpi	r18, 0x10	; 16
 d6a:	81 f1       	breq	.+96     	; 0xdcc <__ultoa_invert+0x6c>
 d6c:	e8 94       	clt
 d6e:	6f 93       	push	r22
 d70:	6e 7f       	andi	r22, 0xFE	; 254
 d72:	6e 5f       	subi	r22, 0xFE	; 254
 d74:	7f 4f       	sbci	r23, 0xFF	; 255
 d76:	8f 4f       	sbci	r24, 0xFF	; 255
 d78:	9f 4f       	sbci	r25, 0xFF	; 255
 d7a:	af 4f       	sbci	r26, 0xFF	; 255
 d7c:	b1 e0       	ldi	r27, 0x01	; 1
 d7e:	3e d0       	rcall	.+124    	; 0xdfc <__ultoa_invert+0x9c>
 d80:	b4 e0       	ldi	r27, 0x04	; 4
 d82:	3c d0       	rcall	.+120    	; 0xdfc <__ultoa_invert+0x9c>
 d84:	67 0f       	add	r22, r23
 d86:	78 1f       	adc	r23, r24
 d88:	89 1f       	adc	r24, r25
 d8a:	9a 1f       	adc	r25, r26
 d8c:	a1 1d       	adc	r26, r1
 d8e:	68 0f       	add	r22, r24
 d90:	79 1f       	adc	r23, r25
 d92:	8a 1f       	adc	r24, r26
 d94:	91 1d       	adc	r25, r1
 d96:	a1 1d       	adc	r26, r1
 d98:	6a 0f       	add	r22, r26
 d9a:	71 1d       	adc	r23, r1
 d9c:	81 1d       	adc	r24, r1
 d9e:	91 1d       	adc	r25, r1
 da0:	a1 1d       	adc	r26, r1
 da2:	20 d0       	rcall	.+64     	; 0xde4 <__ultoa_invert+0x84>
 da4:	09 f4       	brne	.+2      	; 0xda8 <__ultoa_invert+0x48>
 da6:	68 94       	set
 da8:	3f 91       	pop	r19
 daa:	2a e0       	ldi	r18, 0x0A	; 10
 dac:	26 9f       	mul	r18, r22
 dae:	11 24       	eor	r1, r1
 db0:	30 19       	sub	r19, r0
 db2:	30 5d       	subi	r19, 0xD0	; 208
 db4:	31 93       	st	Z+, r19
 db6:	de f6       	brtc	.-74     	; 0xd6e <__ultoa_invert+0xe>
 db8:	cf 01       	movw	r24, r30
 dba:	08 95       	ret
 dbc:	46 2f       	mov	r20, r22
 dbe:	47 70       	andi	r20, 0x07	; 7
 dc0:	40 5d       	subi	r20, 0xD0	; 208
 dc2:	41 93       	st	Z+, r20
 dc4:	b3 e0       	ldi	r27, 0x03	; 3
 dc6:	0f d0       	rcall	.+30     	; 0xde6 <__ultoa_invert+0x86>
 dc8:	c9 f7       	brne	.-14     	; 0xdbc <__ultoa_invert+0x5c>
 dca:	f6 cf       	rjmp	.-20     	; 0xdb8 <__ultoa_invert+0x58>
 dcc:	46 2f       	mov	r20, r22
 dce:	4f 70       	andi	r20, 0x0F	; 15
 dd0:	40 5d       	subi	r20, 0xD0	; 208
 dd2:	4a 33       	cpi	r20, 0x3A	; 58
 dd4:	18 f0       	brcs	.+6      	; 0xddc <__ultoa_invert+0x7c>
 dd6:	49 5d       	subi	r20, 0xD9	; 217
 dd8:	31 fd       	sbrc	r19, 1
 dda:	40 52       	subi	r20, 0x20	; 32
 ddc:	41 93       	st	Z+, r20
 dde:	02 d0       	rcall	.+4      	; 0xde4 <__ultoa_invert+0x84>
 de0:	a9 f7       	brne	.-22     	; 0xdcc <__ultoa_invert+0x6c>
 de2:	ea cf       	rjmp	.-44     	; 0xdb8 <__ultoa_invert+0x58>
 de4:	b4 e0       	ldi	r27, 0x04	; 4
 de6:	a6 95       	lsr	r26
 de8:	97 95       	ror	r25
 dea:	87 95       	ror	r24
 dec:	77 95       	ror	r23
 dee:	67 95       	ror	r22
 df0:	ba 95       	dec	r27
 df2:	c9 f7       	brne	.-14     	; 0xde6 <__ultoa_invert+0x86>
 df4:	00 97       	sbiw	r24, 0x00	; 0
 df6:	61 05       	cpc	r22, r1
 df8:	71 05       	cpc	r23, r1
 dfa:	08 95       	ret
 dfc:	9b 01       	movw	r18, r22
 dfe:	ac 01       	movw	r20, r24
 e00:	0a 2e       	mov	r0, r26
 e02:	06 94       	lsr	r0
 e04:	57 95       	ror	r21
 e06:	47 95       	ror	r20
 e08:	37 95       	ror	r19
 e0a:	27 95       	ror	r18
 e0c:	ba 95       	dec	r27
 e0e:	c9 f7       	brne	.-14     	; 0xe02 <__ultoa_invert+0xa2>
 e10:	62 0f       	add	r22, r18
 e12:	73 1f       	adc	r23, r19
 e14:	84 1f       	adc	r24, r20
 e16:	95 1f       	adc	r25, r21
 e18:	a0 1d       	adc	r26, r0
 e1a:	08 95       	ret

00000e1c <__prologue_saves__>:
 e1c:	2f 92       	push	r2
 e1e:	3f 92       	push	r3
 e20:	4f 92       	push	r4
 e22:	5f 92       	push	r5
 e24:	6f 92       	push	r6
 e26:	7f 92       	push	r7
 e28:	8f 92       	push	r8
 e2a:	9f 92       	push	r9
 e2c:	af 92       	push	r10
 e2e:	bf 92       	push	r11
 e30:	cf 92       	push	r12
 e32:	df 92       	push	r13
 e34:	ef 92       	push	r14
 e36:	ff 92       	push	r15
 e38:	0f 93       	push	r16
 e3a:	1f 93       	push	r17
 e3c:	cf 93       	push	r28
 e3e:	df 93       	push	r29
 e40:	cd b7       	in	r28, 0x3d	; 61
 e42:	de b7       	in	r29, 0x3e	; 62
 e44:	ca 1b       	sub	r28, r26
 e46:	db 0b       	sbc	r29, r27
 e48:	0f b6       	in	r0, 0x3f	; 63
 e4a:	f8 94       	cli
 e4c:	de bf       	out	0x3e, r29	; 62
 e4e:	0f be       	out	0x3f, r0	; 63
 e50:	cd bf       	out	0x3d, r28	; 61
 e52:	09 94       	ijmp

00000e54 <__epilogue_restores__>:
 e54:	2a 88       	ldd	r2, Y+18	; 0x12
 e56:	39 88       	ldd	r3, Y+17	; 0x11
 e58:	48 88       	ldd	r4, Y+16	; 0x10
 e5a:	5f 84       	ldd	r5, Y+15	; 0x0f
 e5c:	6e 84       	ldd	r6, Y+14	; 0x0e
 e5e:	7d 84       	ldd	r7, Y+13	; 0x0d
 e60:	8c 84       	ldd	r8, Y+12	; 0x0c
 e62:	9b 84       	ldd	r9, Y+11	; 0x0b
 e64:	aa 84       	ldd	r10, Y+10	; 0x0a
 e66:	b9 84       	ldd	r11, Y+9	; 0x09
 e68:	c8 84       	ldd	r12, Y+8	; 0x08
 e6a:	df 80       	ldd	r13, Y+7	; 0x07
 e6c:	ee 80       	ldd	r14, Y+6	; 0x06
 e6e:	fd 80       	ldd	r15, Y+5	; 0x05
 e70:	0c 81       	ldd	r16, Y+4	; 0x04
 e72:	1b 81       	ldd	r17, Y+3	; 0x03
 e74:	aa 81       	ldd	r26, Y+2	; 0x02
 e76:	b9 81       	ldd	r27, Y+1	; 0x01
 e78:	ce 0f       	add	r28, r30
 e7a:	d1 1d       	adc	r29, r1
 e7c:	0f b6       	in	r0, 0x3f	; 63
 e7e:	f8 94       	cli
 e80:	de bf       	out	0x3e, r29	; 62
 e82:	0f be       	out	0x3f, r0	; 63
 e84:	cd bf       	out	0x3d, r28	; 61
 e86:	ed 01       	movw	r28, r26
 e88:	08 95       	ret

00000e8a <_exit>:
 e8a:	f8 94       	cli

00000e8c <__stop_program>:
 e8c:	ff cf       	rjmp	.-2      	; 0xe8c <__stop_program>
