<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="xilinx_one_port_ram_sync.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilin_one_port_ram_sync.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="xilin_one_port_ram_sync.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="xilin_one_port_ram_sync.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="xilin_one_port_ram_sync.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="xilin_one_port_ram_sync.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="xilin_one_port_ram_sync.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilin_one_port_ram_sync.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="xilin_one_port_ram_sync.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="xilin_one_port_ram_sync.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="xilin_one_port_ram_sync.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="xilin_one_port_ram_sync.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="xilin_one_port_ram_sync.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="xilin_one_port_ram_sync.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xilin_one_port_ram_sync.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="xilin_one_port_ram_sync.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="xilin_one_port_ram_sync.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="xilin_one_port_ram_sync.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="xilin_one_port_ram_sync.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="xilin_one_port_ram_sync.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="xilin_one_port_ram_sync.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilin_one_port_ram_sync.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="xilin_one_port_ram_sync.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="xilin_one_port_ram_sync.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilin_one_port_ram_sync_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="xilin_one_port_ram_sync_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilin_one_port_ram_sync_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilin_one_port_ram_sync_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilin_one_port_ram_sync_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="xilin_one_port_ram_sync_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilin_one_port_ram_sync_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilin_one_port_ram_sync_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="xilin_one_port_ram_sync_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="xilin_one_port_ram_sync_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilin_one_port_ram_sync_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilin_one_port_ram_sync_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="xilin_one_port_ram_sync_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="xilin_one_port_ram_sync_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilin_one_port_ram_sync_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3289535345804216995" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6755913228436935194" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2138726156510411355" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1435714681" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3068175912030214736" xil_pn:start_ts="1435714681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436525504" xil_pn:in_ck="-2436054630554560856" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1583977933593012249" xil_pn:start_ts="1436525494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.lso"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ngc"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ngr"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.prj"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.stx"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.syr"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.xst"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1436525504" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7989311716188333190" xil_pn:start_ts="1436525504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436525509" xil_pn:in_ck="3467653940258655306" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6832163816282721353" xil_pn:start_ts="1436525504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.bld"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ngd"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1436525517" xil_pn:in_ck="3467653940258655307" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1436525509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.pcf"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_map.map"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_map.mrp"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_map.ncd"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_map.ngm"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_map.xrpt"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_summary.xml"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1436525526" xil_pn:in_ck="-5921352646207092508" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1436525517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ncd"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.pad"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.par"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ptwx"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.unroutes"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.xpi"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_pad.csv"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_pad.txt"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1436525538" xil_pn:in_ck="3467653940258655175" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1436525526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.bgn"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.bit"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.drc"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.ut"/>
    </transform>
    <transform xil_pn:end_ts="1436525542" xil_pn:in_ck="3467653940258642321" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1436525538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436525526" xil_pn:in_ck="3467653940258655175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1436525524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.twr"/>
      <outfile xil_pn:name="xilin_one_port_ram_sync.twx"/>
    </transform>
  </transforms>

</generated_project>
