{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732665684986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732665684991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:01:14 2024 " "Processing started: Tue Nov 26 21:01:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732665684991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665684991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscsingle -c riscsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665684991 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1732665685281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-test " "Found design unit 1: top-test" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691911 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/imem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/imem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "../src/imem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691914 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../src/imem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/dmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/dmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "../src/dmem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691915 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../src/dmem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/riscvsingle.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/riscvsingle.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscvsingle-behavioral " "Found design unit 1: riscvsingle-behavioral" {  } { { "../src/riscvsingle.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691917 ""} { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "../src/riscvsingle.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/maindec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/maindec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behavioral " "Found design unit 1: maindec-behavioral" {  } { { "../src/maindec.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691919 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../src/maindec.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavioral " "Found design unit 1: datapath-behavioral" {  } { { "../src/datapath.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691921 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/datapath.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "../src/controller.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691923 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../src/controller.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/aludec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/aludec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behavioral " "Found design unit 1: aludec-behavioral" {  } { { "../src/aludec.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691925 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/aludec.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/extend.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/extend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-behavioral " "Found design unit 1: extend-behavioral" {  } { { "../src/extend.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691928 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../src/extend.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioral " "Found design unit 1: regfile-behavioral" {  } { { "../src/regfile.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691929 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/riscv_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/riscv_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "../src/riscv_pkg.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 riscv_pkg-body " "Found design unit 2: riscv_pkg-body" {  } { { "../src/riscv_pkg.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl" 247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "../src/alu.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/adder.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Found design unit 1: adder-behavioral" {  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-efficient " "Found design unit 2: adder-efficient" {  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cfg_adder " "Found design unit 3: cfg_adder" {  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691935 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691937 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux4.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux4.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/flopr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behavioral " "Found design unit 1: flopr-behavioral" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691939 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691941 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/isaac/onedrive/documentos/_my_projects/vhdl_study/riscsingle/src/mux3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavioral " "Found design unit 1: mux3-behavioral" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691942 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665691942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665691942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732665691983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:rvsingle\"" {  } { { "../src/top.vhdl" "rvsingle" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:rvsingle\|controller:c\"" {  } { { "../src/riscvsingle.vhdl" "c" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:rvsingle\|controller:c\|maindec:mdec " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|maindec:mdec\"" {  } { { "../src/controller.vhdl" "mdec" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:rvsingle\|controller:c\|aludec:adec " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|aludec:adec\"" {  } { { "../src/controller.vhdl" "adec" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\"" {  } { { "../src/riscvsingle.vhdl" "dp" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "../src/datapath.vhdl" "pcreg" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "../src/datapath.vhdl" "pcadd4" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665691994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst\"" {  } { { "../src/adder.vhdl" "adder_inst" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst " "Elaborated megafunction instantiation \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst\"" {  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst " "Instantiated megafunction \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732665692017 ""}  } { { "../src/adder.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732665692017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bhg " "Found entity 1: add_sub_bhg" {  } { { "db/add_sub_bhg.tdf" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/quartus/db/add_sub_bhg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732665692056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665692056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bhg riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst\|add_sub_bhg:auto_generated " "Elaborating entity \"add_sub_bhg\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\|LPM_ADD_SUB:adder_inst\|add_sub_bhg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "../src/datapath.vhdl" "pcmux" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "../src/datapath.vhdl" "ext" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "../src/datapath.vhdl" "rf" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:rvsingle\|datapath:dp\|alu:alunit " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|alu:alunit\"" {  } { { "../src/datapath.vhdl" "alunit" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "../src/datapath.vhdl" "resultmux" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem1\"" {  } { { "../src/top.vhdl" "imem1" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692077 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem imem.vhdl(49) " "VHDL Signal Declaration warning at imem.vhdl(49): used explicit default value for signal \"mem\" because signal was never assigned a value" {  } { { "../src/imem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1732665692077 "|top|imem:imem1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem imem.vhdl(55) " "VHDL Process Statement warning at imem.vhdl(55): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/imem.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732665692077 "|top|imem:imem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem1\"" {  } { { "../src/top.vhdl" "dmem1" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665692078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|WriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|DataAdr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732665692849 "|top|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732665692849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2112 " "2112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732665692864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732665693020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732665693020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732665693088 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../src/top.vhdl" "" { Text "C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732665693088 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732665693088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732665693088 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732665693088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732665693088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732665693114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:01:33 2024 " "Processing ended: Tue Nov 26 21:01:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732665693114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732665693114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732665693114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732665693114 ""}
