<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v</a>
time_elapsed: 0.004s
ram usage: 9752 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e simple_if <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v</a>
proc %simple_if.always.226.0 (i1$ %enable, i1$ %din) -&gt; (i1$ %latch) {
0:
    br %init
init:
    %enable1 = prb i1$ %enable
    %din1 = prb i1$ %din
    wait %check, %enable, %din
check:
    %enable2 = prb i1$ %enable
    %impledge = neq i1 %enable1, %enable2
    %din2 = prb i1$ %din
    %impledge1 = neq i1 %din1, %din2
    %event_or = or i1 %impledge, %impledge1
    br %event_or, %init, %event
event:
    %enable3 = prb i1$ %enable
    br %enable3, %if_false, %if_true
if_true:
    %din3 = prb i1$ %din
    %1 = const time 0s 1d
    drv i1$ %latch, %din3, %1
    br %if_exit
if_false:
    br %if_exit
if_exit:
    br %0
}

entity @simple_if () -&gt; () {
    %0 = const i1 0
    %latch = sig i1 %0
    %1 = const i1 0
    %enable = sig i1 %1
    %2 = const i1 0
    %din = sig i1 %2
    inst %simple_if.always.226.0 (i1$ %enable, i1$ %din) -&gt; (i1$ %latch)
}

</pre>
</body>