ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 1


   1              	# 1 "../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s"
   1              	/**
   1              	...
   0              	
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f207xx.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V2.2.0
   6              	  * @date      17-March-2017
   7              	  * @brief     STM32F207xx Devices vector table for Atollic TrueSTUDIO toolchain. 
   8              	  *            This module performs:
   9              	  *                - Set the initial SP
  10              	  *                - Set the initial PC == Reset_Handler,
  11              	  *                - Set the vector table entries with the exceptions ISR address
  12              	  *                - Branches to main in the C library (which eventually
  13              	  *                  calls main()).
  14              	  *            After Reset the Cortex-M3 processor is in Thread mode,
  15              	  *            priority is Privileged, and the Stack is set to Main.
  16              	  ******************************************************************************
  17              	  * @attention
  18              	  *
  19              	  * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  20              	  *
  21              	  * Redistribution and use in source and binary forms, with or without modification,
  22              	  * are permitted provided that the following conditions are met:
  23              	  *   1. Redistributions of source code must retain the above copyright notice,
  24              	  *      this list of conditions and the following disclaimer.
  25              	  *   2. Redistributions in binary form must reproduce the above copyright notice,
  26              	  *      this list of conditions and the following disclaimer in the documentation
  27              	  *      and/or other materials provided with the distribution.
  28              	  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  29              	  *      may be used to endorse or promote products derived from this software
  30              	  *      without specific prior written permission.
  31              	  *
  32              	  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  33              	  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  34              	  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  35              	  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  36              	  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37              	  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  38              	  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  39              	  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  40              	  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  41              	  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  42              	  *
  43              	  ******************************************************************************
  44              	  */
  45              	
  46              	  .syntax unified
  47              	  .cpu cortex-m3
  48              	  .thumb
  49              	
  50              	.global  g_pfnVectors
  51              	.global  Default_Handler
  52              	
  53              	/* start address for the initialization values of the .data section. 
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 2


  54              	defined in linker script */
  55 0000 00000000 	.word  _sidata
  56              	/* start address for the .data section. defined in linker script */
  57 0004 00000000 	.word  _sdata
  58              	/* end address for the .data section. defined in linker script */
  59 0008 00000000 	.word  _edata
  60              	/* start address for the .bss section. defined in linker script */
  61 000c 00000000 	.word  _sbss
  62              	/* end address for the .bss section. defined in linker script */
  63 0010 00000000 	.word  _ebss
  64              	/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
  65              	
  66              	/**
  67              	 * @brief  This is the code that gets called when the processor first
  68              	 *          starts execution following a reset event. Only the absolutely
  69              	 *          necessary set is performed, after which the application
  70              	 *          supplied main() routine is called. 
  71              	 * @param  None
  72              	 * @retval : None
  73              	*/
  74              	
  75              	    .section  .text.Reset_Handler
  76              	  .weak  Reset_Handler
  77              	  .type  Reset_Handler, %function
  78              	Reset_Handler:  
  79 0000 DFF834D0 	  ldr   sp, =_estack     /* set stack pointer */
  80              	
  81              	/* Copy the data segment initializers from flash to SRAM */
  82 0004 0021     	  movs  r1, #0
  83 0006 03E0     	  b  LoopCopyDataInit
  84              	
  85              	CopyDataInit:
  86 0008 0C4B     	  ldr  r3, =_sidata
  87 000a 5B58     	  ldr  r3, [r3, r1]
  88 000c 4350     	  str  r3, [r0, r1]
  89 000e 0431     	  adds  r1, r1, #4
  90              	
  91              	LoopCopyDataInit:
  92 0010 0B48     	  ldr  r0, =_sdata
  93 0012 0C4B     	  ldr  r3, =_edata
  94 0014 4218     	  adds  r2, r0, r1
  95 0016 9A42     	  cmp  r2, r3
  96 0018 F6D3     	  bcc  CopyDataInit
  97 001a 0B4A     	  ldr  r2, =_sbss
  98 001c 02E0     	  b  LoopFillZerobss
  99              	/* Zero fill the bss segment. */
 100              	FillZerobss:
 101 001e 0023     	  movs  r3, #0
 102 0020 42F8043B 	  str  r3, [r2], #4
 103              	
 104              	LoopFillZerobss:
 105 0024 094B     	  ldr  r3, = _ebss
 106 0026 9A42     	  cmp  r2, r3
 107 0028 F9D3     	  bcc  FillZerobss
 108              	
 109              	/* Call the clock system initialization function.*/
 110 002a FFF7FEFF 	  bl  SystemInit
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 3


 111              	/* Call static constructors */
 112 002e FFF7FEFF 	    bl __libc_init_array
 113              	/* Call the application's entry point.*/
 114 0032 FFF7FEFF 	  bl  main
 115 0036 7047     	  bx  lr
 116              	.size  Reset_Handler, .-Reset_Handler
 117              	
 118              	/**
 119              	 * @brief  This is the code that gets called when the processor receives an 
 120              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 121              	 *         the system state for examination by a debugger.
 122              	 * @param  None     
 123              	 * @retval None       
 124              	*/
 125              	    .section  .text.Default_Handler,"ax",%progbits
 126              	Default_Handler:
 127              	Infinite_Loop:
 128 0000 FEE7     	  b  Infinite_Loop
 129              	  .size  Default_Handler, .-Default_Handler
 130              	/******************************************************************************
 131              	*
 132              	* The minimal vector table for a Cortex M3. Note that the proper constructs
 133              	* must be placed on this to ensure that it ends up at physical address
 134              	* 0x0000.0000.
 135              	* 
 136              	*******************************************************************************/
 137              	   .section  .isr_vector,"a",%progbits
 138              	  .type  g_pfnVectors, %object
 139              	  .size  g_pfnVectors, .-g_pfnVectors
 140              	    
 141              	    
 142              	g_pfnVectors:
 143 0000 00000000 	  .word  _estack
 144 0004 00000000 	  .word  Reset_Handler
 145 0008 00000000 	  .word  NMI_Handler
 146 000c 00000000 	  .word  HardFault_Handler
 147 0010 00000000 	  .word  MemManage_Handler
 148 0014 00000000 	  .word  BusFault_Handler
 149 0018 00000000 	  .word  UsageFault_Handler
 150 001c 00000000 	  .word  0
 151 0020 00000000 	  .word  0
 152 0024 00000000 	  .word  0
 153 0028 00000000 	  .word  0
 154 002c 00000000 	  .word  SVC_Handler
 155 0030 00000000 	  .word  DebugMon_Handler
 156 0034 00000000 	  .word  0
 157 0038 00000000 	  .word  PendSV_Handler
 158 003c 00000000 	  .word  SysTick_Handler
 159              	  
 160              	  /* External Interrupts */
 161 0040 00000000 	  .word     WWDG_IRQHandler                   /* Window WatchDog              */
 162 0044 00000000 	  .word     PVD_IRQHandler                    /* PVD through EXTI Line detection */
 163 0048 00000000 	  .word     TAMP_STAMP_IRQHandler             /* Tamper and TimeStamps through the EXTI line */
 164 004c 00000000 	  .word     RTC_WKUP_IRQHandler               /* RTC Wakeup through the EXTI line */
 165 0050 00000000 	  .word     FLASH_IRQHandler                  /* FLASH                        */
 166 0054 00000000 	  .word     RCC_IRQHandler                    /* RCC                          */
 167 0058 00000000 	  .word     EXTI0_IRQHandler                  /* EXTI Line0                   */
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 4


 168 005c 00000000 	  .word     EXTI1_IRQHandler                  /* EXTI Line1                   */
 169 0060 00000000 	  .word     EXTI2_IRQHandler                  /* EXTI Line2                   */
 170 0064 00000000 	  .word     EXTI3_IRQHandler                  /* EXTI Line3                   */
 171 0068 00000000 	  .word     EXTI4_IRQHandler                  /* EXTI Line4                   */
 172 006c 00000000 	  .word     DMA1_Stream0_IRQHandler           /* DMA1 Stream 0                */
 173 0070 00000000 	  .word     DMA1_Stream1_IRQHandler           /* DMA1 Stream 1                */
 174 0074 00000000 	  .word     DMA1_Stream2_IRQHandler           /* DMA1 Stream 2                */
 175 0078 00000000 	  .word     DMA1_Stream3_IRQHandler           /* DMA1 Stream 3                */
 176 007c 00000000 	  .word     DMA1_Stream4_IRQHandler           /* DMA1 Stream 4                */
 177 0080 00000000 	  .word     DMA1_Stream5_IRQHandler           /* DMA1 Stream 5                */
 178 0084 00000000 	  .word     DMA1_Stream6_IRQHandler           /* DMA1 Stream 6                */
 179 0088 00000000 	  .word     ADC_IRQHandler                    /* ADC1, ADC2 and ADC3s         */
 180 008c 00000000 	  .word     CAN1_TX_IRQHandler                /* CAN1 TX                      */
 181 0090 00000000 	  .word     CAN1_RX0_IRQHandler               /* CAN1 RX0                     */
 182 0094 00000000 	  .word     CAN1_RX1_IRQHandler               /* CAN1 RX1                     */
 183 0098 00000000 	  .word     CAN1_SCE_IRQHandler               /* CAN1 SCE                     */
 184 009c 00000000 	  .word     EXTI9_5_IRQHandler                /* External Line[9:5]s          */
 185 00a0 00000000 	  .word     TIM1_BRK_TIM9_IRQHandler          /* TIM1 Break and TIM9          */
 186 00a4 00000000 	  .word     TIM1_UP_TIM10_IRQHandler          /* TIM1 Update and TIM10        */
 187 00a8 00000000 	  .word     TIM1_TRG_COM_TIM11_IRQHandler     /* TIM1 Trigger and Commutation and TIM11 */
 188 00ac 00000000 	  .word     TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */
 189 00b0 00000000 	  .word     TIM2_IRQHandler                   /* TIM2                         */
 190 00b4 00000000 	  .word     TIM3_IRQHandler                   /* TIM3                         */
 191 00b8 00000000 	  .word     TIM4_IRQHandler                   /* TIM4                         */
 192 00bc 00000000 	  .word     I2C1_EV_IRQHandler                /* I2C1 Event                   */
 193 00c0 00000000 	  .word     I2C1_ER_IRQHandler                /* I2C1 Error                   */
 194 00c4 00000000 	  .word     I2C2_EV_IRQHandler                /* I2C2 Event                   */
 195 00c8 00000000 	  .word     I2C2_ER_IRQHandler                /* I2C2 Error                   */
 196 00cc 00000000 	  .word     SPI1_IRQHandler                   /* SPI1                         */
 197 00d0 00000000 	  .word     SPI2_IRQHandler                   /* SPI2                         */
 198 00d4 00000000 	  .word     USART1_IRQHandler                 /* USART1                       */
 199 00d8 00000000 	  .word     USART2_IRQHandler                 /* USART2                       */
 200 00dc 00000000 	  .word     USART3_IRQHandler                 /* USART3                       */
 201 00e0 00000000 	  .word     EXTI15_10_IRQHandler              /* External Line[15:10]s        */
 202 00e4 00000000 	  .word     RTC_Alarm_IRQHandler              /* RTC Alarm (A and B) through EXTI Line */
 203 00e8 00000000 	  .word     OTG_FS_WKUP_IRQHandler            /* USB OTG FS Wakeup through EXTI line */
 204 00ec 00000000 	  .word     TIM8_BRK_TIM12_IRQHandler         /* TIM8 Break and TIM12         */
 205 00f0 00000000 	  .word     TIM8_UP_TIM13_IRQHandler          /* TIM8 Update and TIM13        */
 206 00f4 00000000 	  .word     TIM8_TRG_COM_TIM14_IRQHandler     /* TIM8 Trigger and Commutation and TIM14 */
 207 00f8 00000000 	  .word     TIM8_CC_IRQHandler                /* TIM8 Capture Compare         */
 208 00fc 00000000 	  .word     DMA1_Stream7_IRQHandler           /* DMA1 Stream7                 */
 209 0100 00000000 	  .word     FSMC_IRQHandler                   /* FSMC                         */
 210 0104 00000000 	  .word     SDIO_IRQHandler                   /* SDIO                         */
 211 0108 00000000 	  .word     TIM5_IRQHandler                   /* TIM5                         */
 212 010c 00000000 	  .word     SPI3_IRQHandler                   /* SPI3                         */
 213 0110 00000000 	  .word     UART4_IRQHandler                  /* UART4                        */
 214 0114 00000000 	  .word     UART5_IRQHandler                  /* UART5                        */
 215 0118 00000000 	  .word     TIM6_DAC_IRQHandler               /* TIM6 and DAC1&2 underrun errors */
 216 011c 00000000 	  .word     TIM7_IRQHandler                   /* TIM7                         */
 217 0120 00000000 	  .word     DMA2_Stream0_IRQHandler           /* DMA2 Stream 0                */
 218 0124 00000000 	  .word     DMA2_Stream1_IRQHandler           /* DMA2 Stream 1                */
 219 0128 00000000 	  .word     DMA2_Stream2_IRQHandler           /* DMA2 Stream 2                */
 220 012c 00000000 	  .word     DMA2_Stream3_IRQHandler           /* DMA2 Stream 3                */
 221 0130 00000000 	  .word     DMA2_Stream4_IRQHandler           /* DMA2 Stream 4                */
 222 0134 00000000 	  .word     ETH_IRQHandler                    /* Ethernet                     */
 223 0138 00000000 	  .word     ETH_WKUP_IRQHandler               /* Ethernet Wakeup through EXTI line */
 224 013c 00000000 	  .word     CAN2_TX_IRQHandler                /* CAN2 TX                      */
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 5


 225 0140 00000000 	  .word     CAN2_RX0_IRQHandler               /* CAN2 RX0                     */
 226 0144 00000000 	  .word     CAN2_RX1_IRQHandler               /* CAN2 RX1                     */
 227 0148 00000000 	  .word     CAN2_SCE_IRQHandler               /* CAN2 SCE                     */
 228 014c 00000000 	  .word     OTG_FS_IRQHandler                 /* USB OTG FS                   */
 229 0150 00000000 	  .word     DMA2_Stream5_IRQHandler           /* DMA2 Stream 5                */
 230 0154 00000000 	  .word     DMA2_Stream6_IRQHandler           /* DMA2 Stream 6                */
 231 0158 00000000 	  .word     DMA2_Stream7_IRQHandler           /* DMA2 Stream 7                */
 232 015c 00000000 	  .word     USART6_IRQHandler                 /* USART6                       */
 233 0160 00000000 	  .word     I2C3_EV_IRQHandler                /* I2C3 event                   */
 234 0164 00000000 	  .word     I2C3_ER_IRQHandler                /* I2C3 error                   */
 235 0168 00000000 	  .word     OTG_HS_EP1_OUT_IRQHandler         /* USB OTG HS End Point 1 Out   */
 236 016c 00000000 	  .word     OTG_HS_EP1_IN_IRQHandler          /* USB OTG HS End Point 1 In    */
 237 0170 00000000 	  .word     OTG_HS_WKUP_IRQHandler            /* USB OTG HS Wakeup through EXTI */
 238 0174 00000000 	  .word     OTG_HS_IRQHandler                 /* USB OTG HS                   */
 239 0178 00000000 	  .word     DCMI_IRQHandler                   /* DCMI                         */
 240 017c 00000000 	  .word     0                                 /* CRYP crypto                  */
 241 0180 00000000 	  .word     HASH_RNG_IRQHandler               /* Hash and Rng                 */
 242              	                         
 243              	                         
 244              	/*******************************************************************************
 245              	*
 246              	* Provide weak aliases for each Exception handler to the Default_Handler. 
 247              	* As they are weak aliases, any function with the same name will override 
 248              	* this definition.
 249              	* 
 250              	*******************************************************************************/
 251              	   .weak      NMI_Handler
 252              	   .thumb_set NMI_Handler,Default_Handler
 253              	
 254              	   .weak      HardFault_Handler
 255              	   .thumb_set HardFault_Handler,Default_Handler
 256              	
 257              	   .weak      MemManage_Handler
 258              	   .thumb_set MemManage_Handler,Default_Handler
 259              	
 260              	   .weak      BusFault_Handler
 261              	   .thumb_set BusFault_Handler,Default_Handler
 262              	
 263              	   .weak      UsageFault_Handler
 264              	   .thumb_set UsageFault_Handler,Default_Handler
 265              	
 266              	   .weak      SVC_Handler
 267              	   .thumb_set SVC_Handler,Default_Handler
 268              	
 269              	   .weak      DebugMon_Handler
 270              	   .thumb_set DebugMon_Handler,Default_Handler
 271              	
 272              	   .weak      PendSV_Handler
 273              	   .thumb_set PendSV_Handler,Default_Handler
 274              	
 275              	   .weak      SysTick_Handler
 276              	   .thumb_set SysTick_Handler,Default_Handler
 277              	
 278              	   .weak      WWDG_IRQHandler
 279              	   .thumb_set WWDG_IRQHandler,Default_Handler
 280              	
 281              	   .weak      PVD_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 6


 282              	   .thumb_set PVD_IRQHandler,Default_Handler
 283              	
 284              	   .weak      TAMP_STAMP_IRQHandler
 285              	   .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
 286              	
 287              	   .weak      RTC_WKUP_IRQHandler
 288              	   .thumb_set RTC_WKUP_IRQHandler,Default_Handler
 289              	
 290              	   .weak      FLASH_IRQHandler
 291              	   .thumb_set FLASH_IRQHandler,Default_Handler
 292              	
 293              	   .weak      RCC_IRQHandler
 294              	   .thumb_set RCC_IRQHandler,Default_Handler
 295              	
 296              	   .weak      EXTI0_IRQHandler
 297              	   .thumb_set EXTI0_IRQHandler,Default_Handler
 298              	
 299              	   .weak      EXTI1_IRQHandler
 300              	   .thumb_set EXTI1_IRQHandler,Default_Handler
 301              	
 302              	   .weak      EXTI2_IRQHandler
 303              	   .thumb_set EXTI2_IRQHandler,Default_Handler 
 304              	
 305              	   .weak      EXTI3_IRQHandler
 306              	   .thumb_set EXTI3_IRQHandler,Default_Handler
 307              	
 308              	   .weak      EXTI4_IRQHandler
 309              	   .thumb_set EXTI4_IRQHandler,Default_Handler
 310              	
 311              	   .weak      DMA1_Stream0_IRQHandler
 312              	   .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
 313              	
 314              	   .weak      DMA1_Stream1_IRQHandler
 315              	   .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
 316              	
 317              	   .weak      DMA1_Stream2_IRQHandler
 318              	   .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
 319              	
 320              	   .weak      DMA1_Stream3_IRQHandler
 321              	   .thumb_set DMA1_Stream3_IRQHandler,Default_Handler 
 322              	
 323              	   .weak      DMA1_Stream4_IRQHandler
 324              	   .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
 325              	
 326              	   .weak      DMA1_Stream5_IRQHandler
 327              	   .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
 328              	
 329              	   .weak      DMA1_Stream6_IRQHandler
 330              	   .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
 331              	
 332              	   .weak      ADC_IRQHandler
 333              	   .thumb_set ADC_IRQHandler,Default_Handler
 334              	
 335              	   .weak      CAN1_TX_IRQHandler
 336              	   .thumb_set CAN1_TX_IRQHandler,Default_Handler
 337              	
 338              	   .weak      CAN1_RX0_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 7


 339              	   .thumb_set CAN1_RX0_IRQHandler,Default_Handler
 340              	
 341              	   .weak      CAN1_RX1_IRQHandler
 342              	   .thumb_set CAN1_RX1_IRQHandler,Default_Handler
 343              	
 344              	   .weak      CAN1_SCE_IRQHandler
 345              	   .thumb_set CAN1_SCE_IRQHandler,Default_Handler
 346              	
 347              	   .weak      EXTI9_5_IRQHandler
 348              	   .thumb_set EXTI9_5_IRQHandler,Default_Handler
 349              	
 350              	   .weak      TIM1_BRK_TIM9_IRQHandler
 351              	   .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
 352              	
 353              	   .weak      TIM1_UP_TIM10_IRQHandler
 354              	   .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
 355              	
 356              	   .weak      TIM1_TRG_COM_TIM11_IRQHandler
 357              	   .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
 358              	
 359              	   .weak      TIM1_CC_IRQHandler
 360              	   .thumb_set TIM1_CC_IRQHandler,Default_Handler
 361              	
 362              	   .weak      TIM2_IRQHandler
 363              	   .thumb_set TIM2_IRQHandler,Default_Handler
 364              	
 365              	   .weak      TIM3_IRQHandler
 366              	   .thumb_set TIM3_IRQHandler,Default_Handler
 367              	
 368              	   .weak      TIM4_IRQHandler
 369              	   .thumb_set TIM4_IRQHandler,Default_Handler
 370              	
 371              	   .weak      I2C1_EV_IRQHandler
 372              	   .thumb_set I2C1_EV_IRQHandler,Default_Handler
 373              	
 374              	   .weak      I2C1_ER_IRQHandler
 375              	   .thumb_set I2C1_ER_IRQHandler,Default_Handler
 376              	
 377              	   .weak      I2C2_EV_IRQHandler
 378              	   .thumb_set I2C2_EV_IRQHandler,Default_Handler
 379              	
 380              	   .weak      I2C2_ER_IRQHandler
 381              	   .thumb_set I2C2_ER_IRQHandler,Default_Handler
 382              	
 383              	   .weak      SPI1_IRQHandler
 384              	   .thumb_set SPI1_IRQHandler,Default_Handler
 385              	
 386              	   .weak      SPI2_IRQHandler
 387              	   .thumb_set SPI2_IRQHandler,Default_Handler
 388              	
 389              	   .weak      USART1_IRQHandler
 390              	   .thumb_set USART1_IRQHandler,Default_Handler
 391              	
 392              	   .weak      USART2_IRQHandler
 393              	   .thumb_set USART2_IRQHandler,Default_Handler
 394              	
 395              	   .weak      USART3_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 8


 396              	   .thumb_set USART3_IRQHandler,Default_Handler
 397              	
 398              	   .weak      EXTI15_10_IRQHandler
 399              	   .thumb_set EXTI15_10_IRQHandler,Default_Handler
 400              	
 401              	   .weak      RTC_Alarm_IRQHandler
 402              	   .thumb_set RTC_Alarm_IRQHandler,Default_Handler
 403              	
 404              	   .weak      OTG_FS_WKUP_IRQHandler
 405              	   .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
 406              	
 407              	   .weak      TIM8_BRK_TIM12_IRQHandler
 408              	   .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
 409              	
 410              	   .weak      TIM8_UP_TIM13_IRQHandler
 411              	   .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
 412              	
 413              	   .weak      TIM8_TRG_COM_TIM14_IRQHandler
 414              	   .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
 415              	
 416              	   .weak      TIM8_CC_IRQHandler
 417              	   .thumb_set TIM8_CC_IRQHandler,Default_Handler
 418              	
 419              	   .weak      DMA1_Stream7_IRQHandler
 420              	   .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
 421              	
 422              	   .weak      FSMC_IRQHandler
 423              	   .thumb_set FSMC_IRQHandler,Default_Handler
 424              	
 425              	   .weak      SDIO_IRQHandler
 426              	   .thumb_set SDIO_IRQHandler,Default_Handler
 427              	
 428              	   .weak      TIM5_IRQHandler
 429              	   .thumb_set TIM5_IRQHandler,Default_Handler
 430              	
 431              	   .weak      SPI3_IRQHandler
 432              	   .thumb_set SPI3_IRQHandler,Default_Handler
 433              	
 434              	   .weak      UART4_IRQHandler
 435              	   .thumb_set UART4_IRQHandler,Default_Handler
 436              	
 437              	   .weak      UART5_IRQHandler
 438              	   .thumb_set UART5_IRQHandler,Default_Handler
 439              	
 440              	   .weak      TIM6_DAC_IRQHandler
 441              	   .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 442              	
 443              	   .weak      TIM7_IRQHandler
 444              	   .thumb_set TIM7_IRQHandler,Default_Handler
 445              	
 446              	   .weak      DMA2_Stream0_IRQHandler
 447              	   .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
 448              	
 449              	   .weak      DMA2_Stream1_IRQHandler
 450              	   .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
 451              	
 452              	   .weak      DMA2_Stream2_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 9


 453              	   .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
 454              	
 455              	   .weak      DMA2_Stream3_IRQHandler
 456              	   .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
 457              	
 458              	   .weak      DMA2_Stream4_IRQHandler
 459              	   .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
 460              	
 461              	   .weak      ETH_IRQHandler
 462              	   .thumb_set ETH_IRQHandler,Default_Handler
 463              	
 464              	   .weak      ETH_WKUP_IRQHandler
 465              	   .thumb_set ETH_WKUP_IRQHandler,Default_Handler
 466              	
 467              	   .weak      CAN2_TX_IRQHandler
 468              	   .thumb_set CAN2_TX_IRQHandler,Default_Handler
 469              	
 470              	   .weak      CAN2_RX0_IRQHandler
 471              	   .thumb_set CAN2_RX0_IRQHandler,Default_Handler
 472              	
 473              	   .weak      CAN2_RX1_IRQHandler
 474              	   .thumb_set CAN2_RX1_IRQHandler,Default_Handler
 475              	
 476              	   .weak      CAN2_SCE_IRQHandler
 477              	   .thumb_set CAN2_SCE_IRQHandler,Default_Handler
 478              	
 479              	   .weak      OTG_FS_IRQHandler
 480              	   .thumb_set OTG_FS_IRQHandler,Default_Handler
 481              	
 482              	   .weak      DMA2_Stream5_IRQHandler
 483              	   .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
 484              	
 485              	   .weak      DMA2_Stream6_IRQHandler
 486              	   .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
 487              	
 488              	   .weak      DMA2_Stream7_IRQHandler
 489              	   .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
 490              	
 491              	   .weak      USART6_IRQHandler
 492              	   .thumb_set USART6_IRQHandler,Default_Handler
 493              	
 494              	   .weak      I2C3_EV_IRQHandler
 495              	   .thumb_set I2C3_EV_IRQHandler,Default_Handler
 496              	
 497              	   .weak      I2C3_ER_IRQHandler
 498              	   .thumb_set I2C3_ER_IRQHandler,Default_Handler
 499              	
 500              	   .weak      OTG_HS_EP1_OUT_IRQHandler
 501              	   .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler
 502              	
 503              	   .weak      OTG_HS_EP1_IN_IRQHandler
 504              	   .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler
 505              	
 506              	   .weak      OTG_HS_WKUP_IRQHandler
 507              	   .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler
 508              	
 509              	   .weak      OTG_HS_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 10


 510              	   .thumb_set OTG_HS_IRQHandler,Default_Handler
 511              	
 512              	   .weak      DCMI_IRQHandler
 513              	   .thumb_set DCMI_IRQHandler,Default_Handler
 514              	
 515              	   .weak      HASH_RNG_IRQHandler
 516              	   .thumb_set HASH_RNG_IRQHandler,Default_Handler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 11


DEFINED SYMBOLS
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:142    .isr_vector:0000000000000000 g_pfnVectors
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 Default_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:78     .text.Reset_Handler:0000000000000000 Reset_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:79     .text.Reset_Handler:0000000000000000 $t
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:91     .text.Reset_Handler:0000000000000010 LoopCopyDataInit
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:85     .text.Reset_Handler:0000000000000008 CopyDataInit
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:104    .text.Reset_Handler:0000000000000024 LoopFillZerobss
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:100    .text.Reset_Handler:000000000000001e FillZerobss
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:127    .text.Default_Handler:0000000000000000 Infinite_Loop
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:128    .text.Default_Handler:0000000000000000 $t
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 NMI_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 HardFault_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 MemManage_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 BusFault_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 UsageFault_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SVC_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DebugMon_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 PendSV_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SysTick_Handler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 WWDG_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 PVD_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TAMP_STAMP_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 RTC_WKUP_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 FLASH_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 RCC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI0_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI2_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI4_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream0_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream2_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream4_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream5_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream6_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 ADC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN1_TX_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN1_RX0_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN1_RX1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN1_SCE_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI9_5_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM1_UP_TIM10_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM1_TRG_COM_TIM11_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM1_CC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM2_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM4_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C1_EV_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C1_ER_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C2_EV_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C2_ER_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SPI1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SPI2_IRQHandler
ARM GAS  /var/folders/wp/0r5bcm5d1gq_q14c1hhgl4lm0000gn/T//ccU48Yjx.s 			page 12


../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 USART1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 USART2_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 USART3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 EXTI15_10_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 RTC_Alarm_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_FS_WKUP_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM8_BRK_TIM12_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM8_UP_TIM13_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM8_TRG_COM_TIM14_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM8_CC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA1_Stream7_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 FSMC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SDIO_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM5_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 SPI3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 UART4_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 UART5_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM6_DAC_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 TIM7_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream0_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream2_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream3_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream4_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 ETH_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 ETH_WKUP_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN2_TX_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN2_RX0_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN2_RX1_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 CAN2_SCE_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_FS_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream5_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream6_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DMA2_Stream7_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 USART6_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C3_EV_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 I2C3_ER_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_HS_EP1_OUT_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_HS_EP1_IN_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_HS_WKUP_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 OTG_HS_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 DCMI_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:126    .text.Default_Handler:0000000000000000 HASH_RNG_IRQHandler
../../stm32f2_cube/cmsis_dev_startup/startup_stm32f207xx.s:516    .text.Reset_Handler:0000000000000038 $d
                            .text:0000000000000000 $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
_estack
SystemInit
__libc_init_array
main
