// Seed: 2373757816
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply1 module_0,
    input tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri id_15,
    input tri1 id_16,
    input supply0 id_17,
    input wor id_18,
    output supply0 id_19,
    input wor id_20,
    output wor id_21
);
  assign id_19 = id_13;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    output logic id_4,
    output wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8
);
  always id_4 = #1 1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_0,
      id_5,
      id_1,
      id_6,
      id_1,
      id_3,
      id_5,
      id_1,
      id_5,
      id_5,
      id_1,
      id_1,
      id_0,
      id_2,
      id_6,
      id_1,
      id_5,
      id_2,
      id_8
  );
endmodule
