Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri May 31 11:53:27 2019
| Host         : travis-job-177def8f-aa1b-4551-a049-acf17097ef93 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   203 |
| Unused register locations in slices containing registers |   406 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             318 |          143 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |            1080 |          383 |
| Yes          | No                    | No                     |             443 |          151 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2105 |          713 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
| Clock Signal |                                   Enable Signal                                  |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_1_n_0                                                                | sys_rst                                                 |                1 |              1 |
|  clk200_clk  |                                                                                  |                                                         |                1 |              1 |
|  sys_clk     | netsoc_spiflash_i_i_1_n_0                                                        | sys_rst                                                 |                1 |              1 |
|  sys_clk     | netsoc_netsoc_sdram_tfawcon_ready_reg042_in                                      | netsoc_netsoc_sdram_tfawcon_ready_i_1_n_0               |                1 |              1 |
|  sys_clk     |                                                                                  | netsoc_netsoc_sdram_tccdcon_ready_i_1_n_0               |                1 |              1 |
|  clk200_clk  |                                                                                  | xilinxasyncresetsynchronizerimpl0                       |                1 |              2 |
|  eth_rx_clk  |                                                                                  | ethphy_reset0                                           |                1 |              2 |
|  eth_tx_clk  |                                                                                  | ethphy_reset0                                           |                1 |              2 |
|  sys_clk     |                                                                                  | xilinxasyncresetsynchronizerimpl0                       |                1 |              2 |
|  sys_clk     | multiplexer_next_state                                                           | sys_rst                                                 |                2 |              4 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                                    | picorv32/mem_wstrb[3]_i_1_n_0                           |                2 |              4 |
|  sys_clk     | bankmachine0_next_state                                                          | sys_rst                                                 |                1 |              4 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_syncfifo_re                                           | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                2 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                 |                2 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                3 |              4 |
|  sys_clk     | netsoc_spiflash_bitbang_storage_full[3]_i_1_n_0                                  | sys_rst                                                 |                3 |              4 |
|  sys_clk     | netsoc_a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                          | sys_rst                                                 |                1 |              4 |
|  eth_tx_clk  | liteethmacgap_state                                                              | ethmac_tx_gap_inserter_sink_ready                       |                1 |              4 |
|  sys_clk     | bankmachine7_next_state                                                          | sys_rst                                                 |                3 |              4 |
|  sys_clk     | bankmachine3_next_state                                                          | sys_rst                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_syncfifo_re                                           | sys_rst                                                 |                1 |              4 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_wrport_we                                             | sys_rst                                                 |                1 |              4 |
|  sys_clk     | picorv32/sel                                                                     | picorv32/pcpi_mul/SS[0]                                 |                1 |              4 |
|  clk200_clk  | netsoc_reset_counter[3]_i_1_n_0                                                  | clk200_rst                                              |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                          | sys_rst                                                 |                2 |              4 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_wrport_we                                             | sys_rst                                                 |                1 |              4 |
|  sys_clk     | bankmachine1_next_state                                                          | sys_rst                                                 |                3 |              4 |
|  sys_clk     |                                                                                  | picorv32/pcpi_div/instr_rem_i_1_n_0                     |                1 |              4 |
|  sys_clk     |                                                                                  | netsoc_interface6_bank_bus_dat_r[3]_i_1_n_0             |                3 |              4 |
|  sys_clk     | netsoc_netsoc_sdram_time1[3]_i_1_n_0                                             | sys_rst                                                 |                2 |              4 |
|  sys_clk     |                                                                                  | picorv32/pcpi_mul/instr_mulhu_i_1_n_0                   |                1 |              4 |
|  sys_clk     | bankmachine6_next_state                                                          | sys_rst                                                 |                3 |              4 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]   | sys_rst                                                 |                2 |              4 |
|  sys_clk     |                                                                                  | netsoc_interface1_bank_bus_dat_r[3]_i_1_n_0             |                3 |              4 |
|  sys_clk     | bankmachine2_next_state                                                          | sys_rst                                                 |                3 |              4 |
|  sys_clk     | bankmachine5_next_state                                                          | sys_rst                                                 |                3 |              4 |
|  sys_clk     | netsoc_netsoc_uart_phy_sink_ready1377_out                                        | netsoc_netsoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | netsoc_netsoc_uart_phy_rx_bitcount                                               | netsoc_netsoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | picorv32/latched_rd[4]_i_1_n_0                                                   |                                                         |                2 |              5 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_level0[4]_i_1_n_0                                     | sys_rst                                                 |                1 |              5 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_level0[4]_i_1_n_0                                     | sys_rst                                                 |                2 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_generator_counter[4]_i_1_n_0                                 | sys_rst                                                 |                2 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_time0[4]_i_1_n_0                                             | sys_rst                                                 |                2 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_storage_full[3]_i_1_n_0                                      | sys_rst                                                 |                2 |              5 |
|  sys_clk     | picorv32/instr_lui0                                                              | picorv32/decoded_rs1[0]_i_1_n_0                         |                1 |              5 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0              | sys_rst                                                 |                2 |              6 |
|  sys_clk     | netsoc_csrbank5_dfii_pi1_command0_re                                             | sys_rst                                                 |                2 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0              | sys_rst                                                 |                1 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0              | sys_rst                                                 |                1 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0              | sys_rst                                                 |                2 |              6 |
|  sys_clk     | netsoc_csrbank5_dfii_pi0_command0_re                                             | sys_rst                                                 |                5 |              6 |
|  sys_clk     | netsoc_csrbank5_dfii_pi2_command0_re                                             | sys_rst                                                 |                1 |              6 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_command_storage_full[5]_i_1_n_0               | sys_rst                                                 |                3 |              6 |
|  sys_clk     | netsoc_dna_cnt[6]_i_1_n_0                                                        | sys_rst                                                 |                3 |              7 |
|  sys_clk     | picorv32/pcpi_div/E[0]                                                           |                                                         |                3 |              7 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[31]_i_1_n_0                               | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[15]_i_1_n_0                                      | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0               | sys_rst                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[7]_i_1_n_0                                | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                                 |                5 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0               | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[31]_i_1_n_0                                      | sys_rst                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[7]_i_1_n_0                              | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[7]_i_1_n_0                                       | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[31]_i_1_n_0                             | sys_rst                                                 |                5 |              8 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_syncfifo_re                                           |                                                         |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[23]_i_1_n_0                             | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0               | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_reload_storage_full[15]_i_1_n_0                             | sys_rst                                                 |                2 |              8 |
|  sys_clk     | picorv32/E[0]                                                                    | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_syncfifo_re                                           |                                                         |                2 |              8 |
|  sys_clk     | netsoc_netsoc_ctrl_storage_full[23]_i_1_n_0                                      | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0               | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_rx_reg                                                    | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                                 |                4 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_source_payload_data[7]_i_1_n_0                            | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[23]_i_1_n_0                               | sys_rst                                                 |                2 |              8 |
|  sys_clk     | p_4_out[23]                                                                      | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_uart_phy_tx_reg[7]_i_1_n_0                                         | sys_rst                                                 |                2 |              8 |
|  sys_clk     | ethmac_reader_length_storage_full[7]_i_1_n_0                                     | sys_rst                                                 |                4 |              8 |
|  sys_clk     | p_4_out[15]                                                                      | sys_rst                                                 |                1 |              8 |
|  sys_clk     | p_4_out[7]                                                                       | sys_rst                                                 |                1 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                                 |                3 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0               | sys_rst                                                 |                5 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                | sys_rst                                                 |                2 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface0_bank_bus_dat_r[7]_i_1_n_0             |                5 |              8 |
|  sys_clk     | netsoc_spiflash_i                                                                | sys_rst                                                 |                4 |              8 |
|  sys_clk     | p_4_out[31]                                                                      | sys_rst                                                 |                2 |              8 |
|  sys_clk     | netsoc_netsoc_timer0_load_storage_full[15]_i_1_n_0                               | sys_rst                                                 |                2 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface7_bank_bus_dat_r[7]_i_1_n_0             |                7 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0               | sys_rst                                                 |                1 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface4_bank_bus_dat_r[7]_i_1_n_0             |                6 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface2_bank_bus_dat_r[7]_i_1_n_0             |                7 |              8 |
|  sys_clk     | netsoc_netsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0               | sys_rst                                                 |                4 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface8_bank_bus_dat_r[7]_i_1_n_0             |                3 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface9_bank_bus_dat_r[7]_i_1_n_0             |                3 |              8 |
|  sys_clk     |                                                                                  | netsoc_interface5_bank_bus_dat_r[7]_i_1_n_0             |                6 |              8 |
|  eth_rx_clk  |                                                                                  | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0        |                3 |              9 |
|  sys_clk     | ethphy_counter_ce                                                                | sys_rst                                                 |                3 |              9 |
|  sys_clk     | ethmac_reader_counter_ce                                                         | ethmac_reader_counter[10]_i_1_n_0                       |                3 |              9 |
|  sys_clk     | netsoc_netsoc_sdram_timer_count[9]_i_2_n_0                                       | netsoc_netsoc_sdram_timer_count[9]_i_1_n_0              |                3 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0                     | eth_rx_rst                                              |                4 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0                    | eth_rx_rst                                              |                6 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[39]_i_1_n_0                    | eth_rx_rst                                              |                5 |             10 |
|  eth_rx_clk  | ethmac_rx_converter_converter_source_payload_data[19]_i_1_n_0                    | eth_rx_rst                                              |                4 |             10 |
|  sys_clk     | netsoc_vccbram_status                                                            | sys_rst                                                 |                2 |             12 |
|  sys_clk     | netsoc_vccint_status                                                             | sys_rst                                                 |                4 |             12 |
|  sys_clk     | netsoc_temperature_status                                                        | sys_rst                                                 |                4 |             12 |
|  sys_clk     | netsoc_vccaux_status                                                             | sys_rst                                                 |                3 |             12 |
|  sys_clk     | picorv32/mem_rdata_q[24]_i_2_n_0                                                 | picorv32/mem_rdata_q[24]_i_1_n_0                        |                4 |             13 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_row                                             | sys_rst                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_row                                             | sys_rst                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_row                                             | sys_rst                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_row                                             | sys_rst                                                 |                4 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_row                                             | sys_rst                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_row                                             | sys_rst                                                 |                4 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_row                                             | sys_rst                                                 |                3 |             14 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_row                                             | sys_rst                                                 |                3 |             14 |
|  eth_tx_clk  | ethmac_padding_inserter_counter_ce                                               | ethmac_padding_inserter_counter[14]                     |                4 |             15 |
|  sys_clk     | netsoc_netsoc_uart_rx_fifo_wrport_we                                             |                                                         |                2 |             16 |
|  eth_rx_clk  | ethmac_crc32_checker_syncfifo_wrport_we                                          |                                                         |                2 |             16 |
|  sys_clk     | storage_14_reg_0_1_0_5_i_1_n_0                                                   |                                                         |                2 |             16 |
|  sys_clk     | netsoc_netsoc_uart_tx_fifo_wrport_we                                             |                                                         |                2 |             16 |
|  eth_rx_clk  |                                                                                  |                                                         |                7 |             19 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                     | picorv32/decoded_imm[31]_i_1_n_0                        |                7 |             20 |
|  sys_clk     | picorv32/mem_rdata_q_reg[24]_0                                                   | picorv32/netsoc_count_reg_19_sn_1                       |                5 |             20 |
|  eth_tx_clk  |                                                                                  | eth_tx_rst                                              |                8 |             21 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                     | picorv32/pcpi_mul/mem_state2                            |                6 |             22 |
|  eth_tx_clk  |                                                                                  |                                                         |                8 |             22 |
|  sys_clk     | netsoc_spiflash_sr[31]_i_1_n_0                                                   | sys_rst                                                 |               10 |             22 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine5_cmd_buffer_pipe_ce                              | sys_rst                                                 |                8 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce                              | sys_rst                                                 |                6 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine3_cmd_buffer_pipe_ce                              | sys_rst                                                 |                6 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine6_cmd_buffer_pipe_ce                              | sys_rst                                                 |                8 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine4_cmd_buffer_pipe_ce                              | sys_rst                                                 |                6 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine0_cmd_buffer_pipe_ce                              | sys_rst                                                 |                9 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine2_cmd_buffer_pipe_ce                              | sys_rst                                                 |                8 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0            | sys_rst                                                 |                6 |             23 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                 | netsoc_netsoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_nreads                                             | netsoc_netsoc_sdram_bandwidth_nwrites                   |                6 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip0_value                                                   | netsoc_a7ddrphy_bitslip7_value                          |               10 |             24 |
|  sys_clk     | netsoc_a7ddrphy_bitslip8_value                                                   | netsoc_a7ddrphy_bitslip15_value                         |               12 |             24 |
|  eth_rx_clk  |                                                                                  | eth_rx_rst                                              |               11 |             27 |
|  sys_clk     |                                                                                  | netsoc_netsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                        | picorv32/pcpi_div/divisor[30]_i_1_n_0                   |               10 |             31 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                                  | picorv32/pcpi_mul/rs1[62]_i_1_n_0                       |                6 |             31 |
|  sys_clk     | netsoc_netsoc_ctrl_bus_errors                                                    | sys_rst                                                 |                8 |             32 |
|  sys_clk     | picorv32/pcpi_mul/pcpi_wr0                                                       |                                                         |               12 |             32 |
|  sys_clk     | picorv32/timer                                                                   | picorv32/pcpi_mul/mem_state2                            |               20 |             32 |
|  sys_clk     | ethmac_ps_crc_error_o                                                            | sys_rst                                                 |                8 |             32 |
|  sys_clk     | picorv32/reg_op1[31]_i_1_n_0                                                     |                                                         |               13 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient                                                       | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0              |               11 |             32 |
|  sys_clk     | netsoc_netsoc_timer0_update_value_re                                             | sys_rst                                                 |                6 |             32 |
|  sys_clk     | ethmac_ps_preamble_error_o                                                       | sys_rst                                                 |                8 |             32 |
|  eth_rx_clk  | ethmac_crc32_checker_crc_reg[31]_i_1_n_0                                         | ethmac_crc32_checker_syncfifo_produce[2]_i_1_n_0        |               15 |             32 |
|  sys_clk     | p_422_out                                                                        | ethmac_writer_counter[0]_i_1_n_0                        |                8 |             32 |
|  sys_clk     | ethmac_writer_errors_status_next_value_ce                                        | sys_rst                                                 |                9 |             32 |
|  sys_clk     |                                                                                  | netsoc_netsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  eth_tx_clk  | ethmac_crc32_inserter_ce                                                         | ethmac_crc32_inserter_reg                               |               11 |             32 |
|  sys_clk     | picorv32/irq_mask                                                                | picorv32/pcpi_mul/mem_state2                            |               17 |             32 |
|  sys_clk     | picorv32/reg_op2[31]_i_1_n_0                                                     |                                                         |               15 |             32 |
|  sys_clk     | picorv32/pcpi_div/quotient_msk[31]_i_2_n_0                                       | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0              |               11 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/mem_wdata[31]_i_1_n_0                                                   |                                                         |               11 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/pcpi_div/dividend                                                       |                                                         |               12 |             32 |
|  sys_clk     | picorv32/pcpi_div/divisor                                                        |                                                         |                9 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[2]_0  |                                                         |                4 |             32 |
|  sys_clk     | picorv32/netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0      |                                                         |                4 |             32 |
|  sys_clk     | picorv32/instr_lui0                                                              |                                                         |               10 |             35 |
|  sys_clk     | picorv32/mem_addr[31]_i_1_n_0                                                    |                                                         |               19 |             39 |
|  sys_clk     | ethmac_writer_fifo_wrport_we__0                                                  |                                                         |                6 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_period                                             | sys_rst                                                 |               11 |             48 |
|  sys_clk     | netsoc_netsoc_sdram_bandwidth_update_re                                          | sys_rst                                                 |               13 |             48 |
|  sys_clk     | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0                                     |                                                         |               18 |             52 |
|  sys_clk     | netsoc_dna_status                                                                | sys_rst                                                 |               14 |             57 |
|  sys_clk     | picorv32/cpu_state_reg_n_0_[6]                                                   | picorv32/pcpi_mul/mem_state2                            |               32 |             64 |
|  sys_clk     | picorv32/irq_delay                                                               | picorv32/pcpi_mul/mem_state2                            |               17 |             65 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                                  | picorv32/pcpi_mul/mul_counter[6]                        |               31 |             85 |
|  sys_clk     |                                                                                  | picorv32/pcpi_mul/mem_state2                            |               30 |             85 |
|  sys_clk     | picorv32/p_0_in__0                                                               |                                                         |               22 |             88 |
|  sys_clk     | picorv32/pcpi_mul/rs1_reg[32]_1                                                  |                                                         |               23 |             97 |
|  sys_clk     | netsoc_netsoc_sdram_inti_p0_rddata_valid                                         | sys_rst                                                 |               58 |            128 |
|  sys_clk     |                                                                                  |                                                         |              128 |            278 |
|  sys_clk     |                                                                                  | sys_rst                                                 |              269 |            802 |
+--------------+----------------------------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     4 |
| 4      |                    34 |
| 5      |                     7 |
| 6      |                     8 |
| 7      |                     2 |
| 8      |                    51 |
| 9      |                     3 |
| 10     |                     5 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                    70 |
+--------+-----------------------+


