Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: fir.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : fir
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\OneDrive\Documents\TUe\2IN35\firstage.v" into library work
Parsing module <firstage>.
Analyzing Verilog file "D:\OneDrive\Documents\TUe\2IN35\fir.v" into library work
Parsing module <fir>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fir>.
Reading initialization file \"coef.txt\".

Elaborating module <firstage(DWIDTH=16,DDWIDTH=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fir>.
    Related source file is "D:\OneDrive\Documents\TUe\2IN35\fir.v".
        NR_STAGES = 32
        DWIDTH = 16
        CWIDTH = 512
        DDWIDTH = 32
    Set property "KEEP_HIERARCHY = YES".
INFO:Xst:3210 - "D:\OneDrive\Documents\TUe\2IN35\fir.v" line 27: Output port <a_out> of the instance <stage[31].comp> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'h_in_reg', unconnected in block 'fir', is tied to its initial value.
    Found 16-bit register for signal <b_out>.
    Found 16-bit register for signal <a_in_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fir> synthesized.

Synthesizing Unit <firstage>.
    Related source file is "D:\OneDrive\Documents\TUe\2IN35\firstage.v".
        DWIDTH = 16
        DDWIDTH = 32
    Found 16-bit register for signal <x>.
    Found 32-bit adder for signal <b_out> created at line 19.
    Found 16x16-bit multiplier for signal <n0014> created at line 19.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <firstage> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 16x16-bit multiplier                                  : 32
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 32
# Registers                                            : 34
 16-bit register                                       : 34

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

Synthesizing (advanced) Unit <firstage>.
	Multiplier <Mmult_n0014> in block <firstage> and adder/subtractor <Madd_b_out> in block <firstage> are combined into a MAC<Maddsub_n0014>.
Unit <firstage> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 32
 16x16-to-32-bit MAC                                   : 32
# Registers                                            : 544
 Flip-Flops                                            : 544

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fir> ...

Optimizing unit <firstage> ...
WARNING:Xst:2677 - Node <x_15> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_14> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_13> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_12> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_11> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_10> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_9> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_8> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_7> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_6> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_5> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_4> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_3> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_2> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_1> of sequential type is unconnected in block <stage[31].comp>.
WARNING:Xst:2677 - Node <x_0> of sequential type is unconnected in block <stage[31].comp>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 528
 Flip-Flops                                            : 528

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fir.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 66
#      GND                         : 33
#      VCC                         : 33
# FlipFlops/Latches                : 528
#      FDE                         : 528
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
# DSPs                             : 32
#      DSP48E1                     : 32

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             528  out of  126800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    528
   Number with an unused Flip Flop:       0  out of    528     0%  
   Number with an unused LUT:           528  out of    528   100%  
   Number of fully used LUT-FF pairs:     0  out of    528     0%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     32  out of    240    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 528   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 64.660ns (Maximum Frequency: 15.466MHz)
   Minimum input arrival time before clock: 0.653ns
   Maximum output required time after clock: 0.700ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 64.660ns (frequency: 15.466MHz)
  Total number of paths / destination ports: 3863796331801248200000000000000000000000000000000000000 / 512
-------------------------------------------------------------------------
Delay:               64.660ns (Levels of Logic = 64)
  Source:            a_in_reg_0 (FF)
  Destination:       b_out_reg_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a_in_reg_0 to b_out_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.361   0.356  a_in_reg_0 (a_in_reg_0)
     begin scope: 'stage[0].comp:a_in<0>'
     DSP48E1:B15->P31     17   3.076   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[0].comp:b_out<0>'
     begin scope: 'stage[1].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[1].comp:b_out<0>'
     begin scope: 'stage[2].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[2].comp:b_out<0>'
     begin scope: 'stage[3].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[3].comp:b_out<0>'
     begin scope: 'stage[4].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[4].comp:b_out<0>'
     begin scope: 'stage[5].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[5].comp:b_out<0>'
     begin scope: 'stage[6].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[6].comp:b_out<0>'
     begin scope: 'stage[7].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[7].comp:b_out<0>'
     begin scope: 'stage[8].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[8].comp:b_out<0>'
     begin scope: 'stage[9].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[9].comp:b_out<0>'
     begin scope: 'stage[10].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[10].comp:b_out<0>'
     begin scope: 'stage[11].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[11].comp:b_out<0>'
     begin scope: 'stage[12].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[12].comp:b_out<0>'
     begin scope: 'stage[13].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[13].comp:b_out<0>'
     begin scope: 'stage[14].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[14].comp:b_out<0>'
     begin scope: 'stage[15].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[15].comp:b_out<0>'
     begin scope: 'stage[16].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[16].comp:b_out<0>'
     begin scope: 'stage[17].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[17].comp:b_out<0>'
     begin scope: 'stage[18].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[18].comp:b_out<0>'
     begin scope: 'stage[19].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[19].comp:b_out<0>'
     begin scope: 'stage[20].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[20].comp:b_out<0>'
     begin scope: 'stage[21].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[21].comp:b_out<0>'
     begin scope: 'stage[22].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[22].comp:b_out<0>'
     begin scope: 'stage[23].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[23].comp:b_out<0>'
     begin scope: 'stage[24].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[24].comp:b_out<0>'
     begin scope: 'stage[25].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[25].comp:b_out<0>'
     begin scope: 'stage[26].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[26].comp:b_out<0>'
     begin scope: 'stage[27].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[27].comp:b_out<0>'
     begin scope: 'stage[28].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[28].comp:b_out<0>'
     begin scope: 'stage[29].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[29].comp:b_out<0>'
     begin scope: 'stage[30].comp:b_in<0>'
     DSP48E1:C31->P31     17   1.523   0.429  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[30].comp:b_out<0>'
     begin scope: 'stage[31].comp:b_in<0>'
     DSP48E1:C31->P31      1   1.523   0.339  Maddsub_n0014 (b_out<0>)
     end scope: 'stage[31].comp:b_out<0>'
     FDE:D                     0.008          b_out_reg_0
    ----------------------------------------
    Total                     64.660ns (50.658ns logic, 14.002ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 544 / 544
-------------------------------------------------------------------------
Offset:              0.653ns (Levels of Logic = 1)
  Source:            enabled (PAD)
  Destination:       a_in_reg_15 (FF)
  Destination Clock: clk rising

  Data Path: enabled to a_in_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           528   0.001   0.557  enabled_IBUF (enabled_IBUF)
     FDE:CE                    0.095          a_in_reg_15
    ----------------------------------------
    Total                      0.653ns (0.096ns logic, 0.557ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.700ns (Levels of Logic = 1)
  Source:            b_out_reg_0 (FF)
  Destination:       b_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: b_out_reg_0 to b_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.339  b_out_reg_0 (b_out_reg_0)
     OBUF:I->O                 0.000          b_out_0_OBUF (b_out<0>)
    ----------------------------------------
    Total                      0.700ns (0.361ns logic, 0.339ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   64.660|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.91 secs
 
--> 

Total memory usage is 780796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    1 (   0 filtered)

